
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Sat Nov 25 20:17:14 2023
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                         
********************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                  
 Clock                          Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                        20.000       {0 10}         Declared                   148          10  {sys_clk}                                       
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       5142           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                       2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                       2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                       2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk               10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        207           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                      100.000      {0 50}         Generated (sys_clk)        239           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                      40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
   clk_200m                     5.000        {0 2.5}        Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
   clk_125m                     8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT4}                 
 cmos1_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit             23.800       {0 11.9}       Generated (cmos1_pclk)    3684           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit             23.800       {0 11.9}       Generated (cmos2_pclk)    1115           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 pix_clk_in                     6.734        {0 3.367}      Declared                   383           0  {pix_clk_in}                                    
 hdmi_ddr_ov5640_top|rgmii_rxc  1000.000     {0 500}        Declared                  1710           1  {rgmii_rxc}                                     
 DebugCore_JCLK                 50.000       {0 25}         Declared                   729           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE              100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
========================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     155.618 MHz         20.000          6.426         13.574
 ddrphy_clkin               100.000 MHz     127.405 MHz         10.000          7.849          2.151
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     371.058 MHz         11.900          2.695          9.205
 cmos2_pclk                  84.034 MHz     265.322 MHz         11.900          3.769          8.131
 cmos1_pclk_16bit            42.017 MHz      96.219 MHz         23.800         10.393         13.407
 cmos2_pclk_16bit            42.017 MHz      91.701 MHz         23.800         10.905         12.895
 pix_clk                     78.000 MHz     166.051 MHz         12.821          6.022          6.798
 cfg_clk                     10.000 MHz     193.050 MHz        100.000          5.180         94.820
 clk_25M                     25.000 MHz     321.750 MHz         40.000          3.108         36.892
 pix_clk_in                 148.500 MHz     229.095 MHz          6.734          4.365          2.369
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     126.024 MHz       1000.000          7.935        992.065
 DebugCore_JCLK              20.000 MHz      94.913 MHz         50.000         10.536         39.464
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.574       0.000              0            468
 ddrphy_clkin           ddrphy_clkin                 2.151       0.000              0          17754
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.205       0.000              0             64
 cmos2_pclk             cmos2_pclk                   8.131       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             6.930       0.000              0          11311
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.374       0.000              0           6986
 pix_clk                pix_clk                      6.798       0.000              0           1012
 cfg_clk                cfg_clk                     94.820       0.000              0           1102
 clk_25M                clk_25M                     36.892       0.000              0             31
 pix_clk_in             pix_clk_in                   2.369       0.000              0           1508
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   992.065       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK              22.964       0.000              0           2280
 DebugCore_CAPTURE      DebugCore_JCLK              21.618       0.000              0            138
 DebugCore_JCLK         DebugCore_CAPTURE           44.927       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.297       0.000              0            468
 ddrphy_clkin           ddrphy_clkin                -0.053      -0.053              1          17754
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.187       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.438       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.165      -1.153             15          11311
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.161      -0.887             19           6986
 pix_clk                pix_clk                      0.343       0.000              0           1012
 cfg_clk                cfg_clk                      0.344       0.000              0           1102
 clk_25M                clk_25M                      0.428       0.000              0             31
 pix_clk_in             pix_clk_in                   0.175       0.000              0           1508
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.314       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0           2280
 DebugCore_CAPTURE      DebugCore_JCLK              21.839       0.000              0            138
 DebugCore_JCLK         DebugCore_CAPTURE            3.342       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.306       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 4.792       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.693       0.000              0           2067
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.163       0.000              0            139
 pix_clk                pix_clk                      9.975       0.000              0             24
 cfg_clk                cfg_clk                     96.977       0.000              0              1
 pix_clk_in             pix_clk_in                   4.297       0.000              0             28
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.605       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.461       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.412       0.000              0           2067
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.806       0.000              0            139
 pix_clk                pix_clk                      0.743       0.000              0             24
 cfg_clk                cfg_clk                      1.328       0.000              0              1
 pix_clk_in             pix_clk_in                   0.514       0.000              0             28
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            148
 ddrphy_clkin                                        3.100       0.000              0           5142
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.530       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   10.000       0.000              0           3684
 cmos2_pclk_16bit                                   10.000       0.000              0           1115
 pix_clk                                             4.893       0.000              0            207
 cfg_clk                                            49.102       0.000              0            239
 clk_25M                                            19.580       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            383
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1710
 DebugCore_JCLK                                     24.102       0.000              0            729
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.427       0.000              0            468
 ddrphy_clkin           ddrphy_clkin                 4.357       0.000              0          17754
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.915       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.148       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             8.276       0.000              0          11311
 cmos2_pclk_16bit       cmos2_pclk_16bit             8.555       0.000              0           6986
 pix_clk                pix_clk                      8.357       0.000              0           1012
 cfg_clk                cfg_clk                     96.305       0.000              0           1102
 clk_25M                clk_25M                     37.699       0.000              0             31
 pix_clk_in             pix_clk_in                   3.431       0.000              0           1508
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   994.322       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK              23.553       0.000              0           2280
 DebugCore_CAPTURE      DebugCore_JCLK              22.367       0.000              0            138
 DebugCore_JCLK         DebugCore_CAPTURE           46.600       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.253       0.000              0            468
 ddrphy_clkin           ddrphy_clkin                -0.097      -0.097              1          17754
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.102       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.261       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.173      -1.927             23          11311
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.170      -2.227             33           6986
 pix_clk                pix_clk                      0.268       0.000              0           1012
 cfg_clk                cfg_clk                      0.269       0.000              0           1102
 clk_25M                clk_25M                      0.335       0.000              0             31
 pix_clk_in             pix_clk_in                   0.101       0.000              0           1508
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.252       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           2280
 DebugCore_CAPTURE      DebugCore_JCLK              23.209       0.000              0            138
 DebugCore_JCLK         DebugCore_CAPTURE            2.288       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.990       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.102       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             8.852       0.000              0           2067
 cmos2_pclk_16bit       cmos2_pclk_16bit             8.429       0.000              0            139
 pix_clk                pix_clk                     10.766       0.000              0             24
 cfg_clk                cfg_clk                     97.775       0.000              0              1
 pix_clk_in             pix_clk_in                   4.927       0.000              0             28
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.458       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.298       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.263       0.000              0           2067
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.543       0.000              0            139
 pix_clk                pix_clk                      0.556       0.000              0             24
 cfg_clk                cfg_clk                      1.014       0.000              0              1
 pix_clk_in             pix_clk_in                   0.322       0.000              0             28
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            148
 ddrphy_clkin                                        3.480       0.000              0           5142
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.614       0.000              0             41
 cmos2_pclk                                          5.454       0.000              0             41
 cmos1_pclk_16bit                                   10.380       0.000              0           3684
 cmos2_pclk_16bit                                   10.380       0.000              0           1115
 pix_clk                                             5.197       0.000              0            207
 cfg_clk                                            49.282       0.000              0            239
 clk_25M                                            19.664       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            383
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           1710
 DebugCore_JCLK                                     24.282       0.000              0            729
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_50_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_249/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.016       7.730         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.288       8.018 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.259      10.277         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_50_252/Y0                    td                    0.285      10.562 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.551      11.113         _N23369          
                                   td                    0.474      11.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.587         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
 CLMA_46_252/COUT                  td                    0.058      11.645 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.645         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15807
                                   td                    0.058      11.703 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.703         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15809
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.703         Logic Levels: 3  
                                                                                   Logic: 1.450ns(23.104%), Route: 4.826ns(76.896%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_46_256/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Setup time                                             -0.167      25.277                          

 Data required time                                                 25.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.277                          
 Data arrival time                                                  11.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_50_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_249/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.016       7.730         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.288       8.018 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.259      10.277         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_50_252/Y0                    td                    0.285      10.562 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.551      11.113         _N23369          
                                   td                    0.474      11.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.587         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
 CLMA_46_252/COUT                  td                    0.058      11.645 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.645         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15807
 CLMA_46_256/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.645         Logic Levels: 3  
                                                                                   Logic: 1.392ns(22.387%), Route: 4.826ns(77.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_46_256/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Setup time                                             -0.170      25.274                          

 Data required time                                                 25.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.274                          
 Data arrival time                                                  11.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_50_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_249/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.016       7.730         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.288       8.018 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        2.259      10.277         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_50_252/Y0                    td                    0.285      10.562 r       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.551      11.113         _N23369          
                                   td                    0.458      11.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.571         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.571         Logic Levels: 2  
                                                                                   Logic: 1.318ns(21.452%), Route: 4.826ns(78.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMA_46_252/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Setup time                                             -0.167      25.277                          

 Data required time                                                 25.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.277                          
 Data arrival time                                                  11.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.706                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_gamma/u_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK
Endpoint    : key_ctl_gamma/u_btn_deb/cnt[0][18]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.704
  Launch Clock Delay      :  2.016
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       0.813       2.016         nt_sys_clk       
 CLMA_302_232/CLK                                                          r       key_ctl_gamma/u_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK

 CLMA_302_232/Q2                   tco                   0.224       2.240 f       key_ctl_gamma/u_btn_deb/cnt[0][16]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.187       2.427         key_ctl_gamma/u_btn_deb/cnt[0] [15]
 CLMA_302_232/COUT                 td                    0.241       2.668 f       key_ctl_gamma/u_btn_deb/cnt[0][16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.668         key_ctl_gamma/u_btn_deb/_N17745
 CLMA_302_236/CIN                                                          f       key_ctl_gamma/u_btn_deb/cnt[0][18]/opit_0_A2Q21/Cin

 Data arrival time                                                   2.668         Logic Levels: 1  
                                                                                   Logic: 0.465ns(71.319%), Route: 0.187ns(28.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.250       2.704         nt_sys_clk       
 CLMA_302_236/CLK                                                          r       key_ctl_gamma/u_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       2.453                          
 clock uncertainty                                       0.000       2.453                          

 Hold time                                              -0.082       2.371                          

 Data required time                                                  2.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.371                          
 Data arrival time                                                   2.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.977
  Launch Clock Delay      :  3.351
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.148       3.351         nt_sys_clk       
 CLMS_214_93/CLK                                                           r       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMS_214_93/Q0                    tco                   0.222       3.573 f       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.086       3.659         key_ctl_saturation/btn_deb
 CLMA_214_92/B4                                                            f       key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.659         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.523       3.977         nt_sys_clk       
 CLMA_214_92/CLK                                                           r       key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.583       3.394                          
 clock uncertainty                                       0.000       3.394                          

 Hold time                                              -0.035       3.359                          

 Data required time                                                  3.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.359                          
 Data arrival time                                                   3.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_rotate/u_btn_deb/btn_in_reg[0]/opit_0/CLK
Endpoint    : key_ctl_rotate/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.019
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.596

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.195       3.398         nt_sys_clk       
 CLMS_162_293/CLK                                                          r       key_ctl_rotate/u_btn_deb/btn_in_reg[0]/opit_0/CLK

 CLMS_162_293/Q2                   tco                   0.224       3.622 f       key_ctl_rotate/u_btn_deb/btn_in_reg[0]/opit_0/Q
                                   net (fanout=1)        0.085       3.707         key_ctl_rotate/u_btn_deb/btn_in_reg [0]
 CLMS_162_293/A4                                                           f       key_ctl_rotate/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.707         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.565       4.019         nt_sys_clk       
 CLMS_162_293/CLK                                                          r       key_ctl_rotate/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.596       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                              -0.035       3.388                          

 Data required time                                                  3.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.388                          
 Data arrival time                                                   3.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_22_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_185/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.603      11.846         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_18_208/Y3                    td                    0.287      12.133 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.406      12.539         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.016 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.016         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_209/Y3                    td                    0.501      13.517 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.473      13.990         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_30_209/Y1                    td                    0.212      14.202 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.764      14.966         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_22_232/COUT                  td                    0.507      15.473 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.473         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15879
 CLMA_22_236/Y0                    td                    0.269      15.742 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.408      16.150         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_18_237/Y3                    td                    0.210      16.360 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.613      16.973         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27550
 CLMA_30_232/Y1                    td                    0.460      17.433 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[8]/gateop/F
                                   net (fanout=1)        0.594      18.027         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27719
 CLMS_22_241/A3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  18.027         Logic Levels: 7  
                                                                                   Logic: 3.212ns(45.412%), Route: 3.861ns(54.588%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_22_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.397      20.178                          

 Data required time                                                 20.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.178                          
 Data arrival time                                                  18.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_14_209/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/CLK

 CLMS_14_209/Y0                    tco                   0.375      11.329 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/Q
                                   net (fanout=4)        1.035      12.364         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [38]
 CLMS_42_181/Y3                    td                    0.315      12.679 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_33/gateop_perm/Z
                                   net (fanout=1)        1.282      13.961         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N98341
 CLMA_18_260/Y3                    td                    0.197      14.158 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_41/gateop_perm/Z
                                   net (fanout=2)        1.391      15.549         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N89904
 CLMA_66_212/Y3                    td                    0.210      15.759 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N21_1/gateop_perm/Z
                                   net (fanout=4)        1.027      16.786         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N98350
 CLMS_18_225/Y2                    td                    0.210      16.996 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gate_check/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.468      17.464         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N16
 CLMS_34_225/Y2                    td                    0.210      17.674 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N57_12_or[1]/gateop_perm/Z
                                   net (fanout=1)        0.605      18.279         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_next_state [1]
 CLMS_18_225/B4                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.279         Logic Levels: 5  
                                                                                   Logic: 1.517ns(20.710%), Route: 5.808ns(79.290%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_18_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.120      20.448                          

 Data required time                                                 20.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.448                          
 Data arrival time                                                  18.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_22_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_185/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.603      11.846         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_18_208/Y3                    td                    0.287      12.133 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.406      12.539         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.016 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.016         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_209/Y3                    td                    0.501      13.517 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.473      13.990         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_30_209/Y1                    td                    0.212      14.202 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.764      14.966         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_22_232/COUT                  td                    0.507      15.473 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.473         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15879
 CLMA_22_236/Y0                    td                    0.269      15.742 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.408      16.150         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_18_237/Y3                    td                    0.210      16.360 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.763      17.123         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27550
 CLMA_30_244/Y3                    td                    0.303      17.426 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/gateop/F
                                   net (fanout=1)        0.491      17.917         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27726
 CLMS_22_249/A3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.917         Logic Levels: 7  
                                                                                   Logic: 3.055ns(43.875%), Route: 3.908ns(56.125%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_22_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.397      20.178                          

 Data required time                                                 20.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.178                          
 Data arrival time                                                  17.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMA_70_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/CLK

 CLMA_70_160/Q3                    tco                   0.221      10.607 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/Q
                                   net (fanout=2)        0.342      10.949         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [13]
 CLMS_62_165/BD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WD

 Data arrival time                                                  10.949         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.254%), Route: 0.342ns(60.746%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_62_165/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.949                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/CLK

 CLMA_10_232/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085      10.695         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass
 CLMA_10_232/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.695         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMA_46_112/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_112/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.086      10.696         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [1]
 CLMA_46_112/B3                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.696         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMA_46_112/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                  10.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_230_28/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_28/Q2                    tco                   0.290       5.811 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.446       6.257         cmos1_href_d0    
 CLMA_230_37/Y2                    td                    0.295       6.552 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.761       7.313         cmos1_8_16bit/N11
 CLMA_242_68/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   7.313         Logic Levels: 1  
                                                                                   Logic: 0.585ns(32.645%), Route: 1.207ns(67.355%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N47             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_242_68/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.205                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_230_28/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_28/Q2                    tco                   0.290       5.811 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.446       6.257         cmos1_href_d0    
 CLMA_230_37/Y2                    td                    0.295       6.552 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.761       7.313         cmos1_8_16bit/N11
 CLMA_242_68/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   7.313         Logic Levels: 1  
                                                                                   Logic: 0.585ns(32.645%), Route: 1.207ns(67.355%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N47             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_242_68/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.205                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_230_28/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_28/Q2                    tco                   0.290       5.811 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.446       6.257         cmos1_href_d0    
 CLMA_230_37/Y2                    td                    0.295       6.552 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.761       7.313         cmos1_8_16bit/N11
 CLMA_242_68/CE                                                            f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   7.313         Logic Levels: 1  
                                                                                   Logic: 0.585ns(32.645%), Route: 1.207ns(67.355%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N47             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_242_68/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.205                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r1/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_242_52/CLK                                                           r       cmos1_8_16bit/de_i_r1/opit_0/CLK

 CLMA_242_52/Q2                    tco                   0.224       5.412 f       cmos1_8_16bit/de_i_r1/opit_0/Q
                                   net (fanout=1)        0.084       5.496         cmos1_8_16bit/de_i_r1
 CLMA_242_52/D0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.496         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_242_52/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.079       5.309                          

 Data required time                                                  5.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.309                          
 Data arrival time                                                   5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_230_37/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_230_37/Q1                    tco                   0.224       5.412 f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.188       5.600         cmos1_8_16bit/cnt [1]
 CLMA_230_37/B4                                                            f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.600         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.369%), Route: 0.188ns(45.631%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_230_37/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.035       5.353                          

 Data required time                                                  5.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.353                          
 Data arrival time                                                   5.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_202_108/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMA_202_108/Q0                   tco                   0.222       5.410 f       cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.192       5.602         cmos1_8_16bit/enble
 CLMA_202_108/A4                                                           f       cmos1_8_16bit/enble/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.602         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.623%), Route: 0.192ns(46.377%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_202_108/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.035       5.353                          

 Data required time                                                  5.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.353                          
 Data arrival time                                                   5.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.201         ntclkbufg_8      
 CLMS_134_13/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_134_13/Q3                    tco                   0.288       6.489 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.753       7.242         cmos2_href_d0    
 CLMA_154_20/Y3                    td                    0.288       7.530 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.519       9.049         cmos2_8_16bit/N11
 CLMS_226_21/CE                                                            f       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   9.049         Logic Levels: 1  
                                                                                   Logic: 0.576ns(20.225%), Route: 2.272ns(79.775%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.919 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_8      
 CLMS_226_21/CLK                                                           r       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.597      18.047                          
 clock uncertainty                                      -0.250      17.797                          

 Setup time                                             -0.617      17.180                          

 Data required time                                                 17.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.180                          
 Data arrival time                                                   9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.131                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.201         ntclkbufg_8      
 CLMS_134_13/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_134_13/Q3                    tco                   0.288       6.489 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.753       7.242         cmos2_href_d0    
 CLMA_154_20/Y3                    td                    0.288       7.530 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.519       9.049         cmos2_8_16bit/N11
 CLMS_226_21/CE                                                            f       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CE

 Data arrival time                                                   9.049         Logic Levels: 1  
                                                                                   Logic: 0.576ns(20.225%), Route: 2.272ns(79.775%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.919 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_8      
 CLMS_226_21/CLK                                                           r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                         0.597      18.047                          
 clock uncertainty                                      -0.250      17.797                          

 Setup time                                             -0.617      17.180                          

 Data required time                                                 17.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.180                          
 Data arrival time                                                   9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.131                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.201         ntclkbufg_8      
 CLMS_134_13/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_134_13/Q3                    tco                   0.288       6.489 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.753       7.242         cmos2_href_d0    
 CLMA_154_20/Y3                    td                    0.288       7.530 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.519       9.049         cmos2_8_16bit/N11
 CLMS_226_21/CE                                                            f       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CE

 Data arrival time                                                   9.049         Logic Levels: 1  
                                                                                   Logic: 0.576ns(20.225%), Route: 2.272ns(79.775%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.919 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_8      
 CLMS_226_21/CLK                                                           r       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                         0.597      18.047                          
 clock uncertainty                                      -0.250      17.797                          

 Setup time                                             -0.617      17.180                          

 Data required time                                                 17.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.180                          
 Data arrival time                                                   9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.131                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r1/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.019 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_8      
 CLMA_138_40/CLK                                                           r       cmos2_8_16bit/de_i_r1/opit_0/CLK

 CLMA_138_40/Q2                    tco                   0.224       5.774 f       cmos2_8_16bit/de_i_r1/opit_0/Q
                                   net (fanout=1)        0.293       6.067         cmos2_8_16bit/de_i_r1
 CLMA_138_40/A1                                                            f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.067         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.327%), Route: 0.293ns(56.673%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.201         ntclkbufg_8      
 CLMA_138_40/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.651       5.550                          
 clock uncertainty                                       0.200       5.750                          

 Hold time                                              -0.121       5.629                          

 Data required time                                                  5.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.629                          
 Data arrival time                                                   6.067                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.019 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_8      
 CLMA_138_40/CLK                                                           r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMA_138_40/Q1                    tco                   0.224       5.774 f       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.187       5.961         cmos2_8_16bit/de_i_r
 CLMA_138_40/A2                                                            f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.961         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.201         ntclkbufg_8      
 CLMA_138_40/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.651       5.550                          
 clock uncertainty                                       0.200       5.750                          

 Hold time                                              -0.235       5.515                          

 Data required time                                                  5.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.515                          
 Data arrival time                                                   5.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.615

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.019 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_8      
 CLMA_226_20/CLK                                                           r       cmos2_d_d0[3]/opit_0/CLK

 CLMA_226_20/Q0                    tco                   0.226       5.776 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.451       6.227         cmos2_d_d0[3]    
 CLMS_222_33/M3                                                            r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   6.227         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.383%), Route: 0.451ns(66.617%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.616 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.201         ntclkbufg_8      
 CLMS_222_33/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.615       5.586                          
 clock uncertainty                                       0.200       5.786                          

 Hold time                                              -0.014       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N47             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_230_88/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_88/Q3                    tco                   0.319      18.355 r       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436      18.791         cmos1_mix/saturation_data_raw [3]
 CLMA_230_109/Y1                   td                    0.460      19.251 r       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.912      20.163         cmos1_mix/rx_RGB_DATA_B [6]
 CLMS_242_137/Y3                   td                    0.303      20.466 r       cmos1_mix/u_rgb_togrey/N22_m2_m2_a1_ab3/gateop_perm/Z
                                   net (fanout=2)        0.405      20.871         cmos1_mix/u_rgb_togrey/_N7510
 CLMA_246_132/COUT                 td                    0.515      21.386 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.386         cmos1_mix/u_rgb_togrey/_N16839
 CLMA_246_136/Y0                   td                    0.269      21.655 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.546      22.201         cmos1_mix/u_rgb_togrey/_N1142
                                   td                    0.326      22.527 f       cmos1_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      22.527         cmos1_mix/u_rgb_togrey/_N16901
                                                                           f       cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin

 Data arrival time                                                  22.527         Logic Levels: 4  
                                                                                   Logic: 2.192ns(48.809%), Route: 2.299ns(51.191%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N47             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 CLMA_242_136/CLK                                                          r       cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Setup time                                             -0.150      29.457                          

 Data required time                                                 29.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.457                          
 Data arrival time                                                  22.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.930                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/I01
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N47             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_230_88/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_88/Q3                    tco                   0.319      18.355 r       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436      18.791         cmos1_mix/saturation_data_raw [3]
 CLMA_230_109/Y1                   td                    0.460      19.251 r       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.912      20.163         cmos1_mix/rx_RGB_DATA_B [6]
 CLMS_242_137/Y3                   td                    0.303      20.466 r       cmos1_mix/u_rgb_togrey/N22_m2_m2_a1_ab3/gateop_perm/Z
                                   net (fanout=2)        0.405      20.871         cmos1_mix/u_rgb_togrey/_N7510
 CLMA_246_132/COUT                 td                    0.515      21.386 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.386         cmos1_mix/u_rgb_togrey/_N16839
 CLMA_246_136/Y1                   td                    0.498      21.884 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.398      22.282         cmos1_mix/u_rgb_togrey/_N1143
 CLMA_242_136/C1                                                           r       cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/I01

 Data arrival time                                                  22.282         Logic Levels: 4  
                                                                                   Logic: 2.095ns(49.341%), Route: 2.151ns(50.659%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N47             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 CLMA_242_136/CLK                                                          r       cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Setup time                                             -0.234      29.373                          

 Data required time                                                 29.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.373                          
 Data arrival time                                                  22.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.091                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/I11
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N47             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_230_88/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_88/Q3                    tco                   0.319      18.355 r       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.436      18.791         cmos1_mix/saturation_data_raw [3]
 CLMA_230_109/Y1                   td                    0.460      19.251 r       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.912      20.163         cmos1_mix/rx_RGB_DATA_B [6]
 CLMS_242_137/Y3                   td                    0.303      20.466 r       cmos1_mix/u_rgb_togrey/N22_m2_m2_a1_ab3/gateop_perm/Z
                                   net (fanout=2)        0.405      20.871         cmos1_mix/u_rgb_togrey/_N7510
 CLMA_246_132/COUT                 td                    0.515      21.386 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.386         cmos1_mix/u_rgb_togrey/_N16839
 CLMA_246_136/Y0                   td                    0.269      21.655 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.546      22.201         cmos1_mix/u_rgb_togrey/_N1142
 CLMA_242_136/B1                                                           r       cmos1_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/I11

 Data arrival time                                                  22.201         Logic Levels: 4  
                                                                                   Logic: 1.866ns(44.802%), Route: 2.299ns(55.198%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N47             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 CLMA_242_136/CLK                                                          r       cmos1_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Setup time                                             -0.213      29.394                          

 Data required time                                                 29.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.394                          
 Data arrival time                                                  22.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.193                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N47             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_274_108/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_274_108/Q0                   tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.229       6.015         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_270_105/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WADM4

 Data arrival time                                                   6.015         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.224%), Route: 0.229ns(50.776%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N47             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_270_105/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WCLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.380       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.015                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.165                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N47             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_274_108/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_274_108/Q0                   tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.229       6.015         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_270_105/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WADM4

 Data arrival time                                                   6.015         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.224%), Route: 0.229ns(50.776%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N47             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_270_105/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Hold time                                               0.380       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.015                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.165                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_28_6/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N47             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMA_254_168/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_254_168/Q0                   tco                   0.222       5.786 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.227       6.013         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_254_165/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_28_6/ram32x1dp/WADM4

 Data arrival time                                                   6.013         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N47             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_254_165/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_28_6/ram32x1dp/WCLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.380       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   6.013                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.160                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/Y[2]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.326
  Launch Clock Delay      :  12.086
  Clock Pessimism Removal :  1.697

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.375      19.840         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.188 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.188         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.188 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.376         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.376 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.610      23.986         ntclkbufg_2      
 CLMA_242_40/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_40/Q2                    tco                   0.318      24.304 r       cmos2_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.617      24.921         cmos2_mix/saturation_data_raw [7]
 CLMA_226_40/Y0                    td                    0.210      25.131 r       cmos2_mix/N50[7]/gateop_perm/Z
                                   net (fanout=1)        0.786      25.917         cmos2_mix/rx_RGB_DATA_G [4]
 APM_206_28/Y[2]                                                           r       cmos2_mix/u_rgb_togrey/N16/gopapm/Y[2]

 Data arrival time                                                  25.917         Logic Levels: 1  
                                                                                   Logic: 0.528ns(27.343%), Route: 1.403ns(72.657%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194      30.194         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.443 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.443         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.443 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.595         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.595 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      34.126         ntclkbufg_2      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.697      35.823                          
 clock uncertainty                                      -0.250      35.573                          

 Setup time                                             -2.282      33.291                          

 Data required time                                                 33.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.291                          
 Data arrival time                                                  25.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.374                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.326
  Launch Clock Delay      :  12.086
  Clock Pessimism Removal :  1.697

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.375      19.840         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.188 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.188         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.188 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.376         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.376 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.610      23.986         ntclkbufg_2      
 CLMA_230_44/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_44/Q0                    tco                   0.318      24.304 r       cmos2_mix/u_saturation/saturation_data_raw[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.418      24.722         cmos2_mix/saturation_data_raw [2]
 CLMA_222_48/Y2                    td                    0.478      25.200 r       cmos2_mix/N50[2]/gateop_perm/Z
                                   net (fanout=9)        0.462      25.662         cmos2_mix/rx_RGB_DATA_B [5]
 CLMA_210_49/Y2                    td                    0.487      26.149 r       cmos2_mix/u_rgb_togrey/N22_m2_m2_a1_maj1_3/gateop_perm/Z
                                   net (fanout=1)        0.403      26.552         cmos2_mix/u_rgb_togrey/_N100543
 CLMA_210_53/Y3                    td                    0.691      27.243 r       cmos2_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.401      27.644         cmos2_mix/u_rgb_togrey/_N1530
                                   td                    0.327      27.971 f       cmos2_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      27.971         cmos2_mix/u_rgb_togrey/_N17167
                                                                           f       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin

 Data arrival time                                                  27.971         Logic Levels: 3  
                                                                                   Logic: 2.301ns(57.742%), Route: 1.684ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194      30.194         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.443 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.443         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.443 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.595         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.595 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      34.126         ntclkbufg_2      
 CLMA_210_56/CLK                                                           r       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         1.697      35.823                          
 clock uncertainty                                      -0.250      35.573                          

 Setup time                                             -0.150      35.423                          

 Data required time                                                 35.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.423                          
 Data arrival time                                                  27.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.452                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/Y[1]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.326
  Launch Clock Delay      :  12.086
  Clock Pessimism Removal :  1.697

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.375      19.840         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.188 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.188         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.188 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.376         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.376 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.610      23.986         ntclkbufg_2      
 CLMA_230_40/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_40/Q0                    tco                   0.318      24.304 r       cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.267      24.571         cmos2_mix/saturation_data_raw [6]
 CLMA_226_40/Y2                    td                    0.492      25.063 f       cmos2_mix/N50[6]/gateop_perm/Z
                                   net (fanout=1)        0.746      25.809         cmos2_mix/rx_RGB_DATA_G [3]
 APM_206_28/Y[1]                                                           f       cmos2_mix/u_rgb_togrey/N16/gopapm/Y[1]

 Data arrival time                                                  25.809         Logic Levels: 1  
                                                                                   Logic: 0.810ns(44.432%), Route: 1.013ns(55.568%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194      30.194         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.443 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.443         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.443 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.595         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.595 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      34.126         ntclkbufg_2      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.697      35.823                          
 clock uncertainty                                      -0.250      35.573                          

 Setup time                                             -2.282      33.291                          

 Data required time                                                 33.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.291                          
 Data arrival time                                                  25.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.482                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_3_4/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.608
  Launch Clock Delay      :  10.326
  Clock Pessimism Removal :  -1.253

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194       6.394         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.643 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.643         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.643 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.795         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.795 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      10.326         ntclkbufg_2      
 CLMA_190_108/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_190_108/Q0                   tco                   0.222      10.548 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.226      10.774         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_190_105/CE                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_3_4/ram32x1dp/WADM4

 Data arrival time                                                  10.774         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.033       7.484         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.832 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.832         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.832 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.023         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      10.023 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.585      11.608         ntclkbufg_2      
 CLMS_190_105/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_3_4/ram32x1dp/WCLK
 clock pessimism                                        -1.253      10.355                          
 clock uncertainty                                       0.200      10.555                          

 Hold time                                               0.380      10.935                          

 Data required time                                                 10.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.935                          
 Data arrival time                                                  10.774                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.161                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_2/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.608
  Launch Clock Delay      :  10.326
  Clock Pessimism Removal :  -1.253

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194       6.394         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.643 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.643         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.643 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.795         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.795 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      10.326         ntclkbufg_2      
 CLMA_174_152/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_174_152/Q0                   tco                   0.222      10.548 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.227      10.775         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_174_149/CE                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_2/ram32x1dp/WADM4

 Data arrival time                                                  10.775         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.033       7.484         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.832 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.832         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.832 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.023         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      10.023 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.585      11.608         ntclkbufg_2      
 CLMS_174_149/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_2/ram32x1dp/WCLK
 clock pessimism                                        -1.253      10.355                          
 clock uncertainty                                       0.200      10.555                          

 Hold time                                               0.380      10.935                          

 Data required time                                                 10.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.935                          
 Data arrival time                                                  10.775                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.160                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_3/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.608
  Launch Clock Delay      :  10.326
  Clock Pessimism Removal :  -1.253

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194       6.394         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.643 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.643         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.643 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.795         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.795 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      10.326         ntclkbufg_2      
 CLMA_174_152/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_174_152/Q0                   tco                   0.222      10.548 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.227      10.775         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_174_149/CE                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_3/ram32x1dp/WADM4

 Data arrival time                                                  10.775         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.033       7.484         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.832 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.832         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.832 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.023         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      10.023 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.585      11.608         ntclkbufg_2      
 CLMS_174_149/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_3/ram32x1dp/WCLK
 clock pessimism                                        -1.253      10.355                          
 clock uncertainty                                       0.200      10.555                          

 Hold time                                               0.380      10.935                          

 Data required time                                                 10.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.935                          
 Data arrival time                                                  10.775                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.160                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[10]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[2]                 tco                   2.307       7.391 f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=1)        2.333       9.724         fram_buf/rd_buf/rd_cell3/rd_data_raw [10]
 CLMA_166_324/Y0                   td                    0.320      10.044 r       fram_buf/rd_buf/N31_5[10]/gateop_perm/Z
                                   net (fanout=1)        0.660      10.704         fram_buf/rd_buf/_N34182
 CLMS_174_309/C0                                                           r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  10.704         Logic Levels: 1  
                                                                                   Logic: 2.627ns(46.744%), Route: 2.993ns(53.256%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 CLMS_174_309/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Setup time                                             -0.196      17.502                          

 Data required time                                                 17.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.502                          
 Data arrival time                                                  10.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.798                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[8]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[0]                 tco                   2.307       7.391 f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        2.423       9.814         fram_buf/rd_buf/rd_cell3/rd_data_raw [8]
 CLMA_166_324/Y1                   td                    0.304      10.118 r       fram_buf/rd_buf/N31_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.585      10.703         fram_buf/rd_buf/_N34180
 CLMS_174_309/A0                                                           r       fram_buf/rd_buf/genblk1.read_data[8]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  10.703         Logic Levels: 1  
                                                                                   Logic: 2.611ns(46.467%), Route: 3.008ns(53.533%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 CLMS_174_309/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[8]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Setup time                                             -0.194      17.504                          

 Data required time                                                 17.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.504                          
 Data arrival time                                                  10.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.801                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[9]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[1]                 tco                   2.307       7.391 f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        2.396       9.787         fram_buf/rd_buf/rd_cell3/rd_data_raw [9]
 CLMA_166_324/Y2                   td                    0.286      10.073 r       fram_buf/rd_buf/N31_5[9]/gateop_perm/Z
                                   net (fanout=1)        0.623      10.696         fram_buf/rd_buf/_N34181
 CLMS_174_309/D0                                                           r       fram_buf/rd_buf/genblk1.read_data[9]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  10.696         Logic Levels: 1  
                                                                                   Logic: 2.593ns(46.205%), Route: 3.019ns(53.795%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 CLMS_174_309/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[9]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Setup time                                             -0.197      17.501                          

 Data required time                                                 17.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.501                          
 Data arrival time                                                  10.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.805                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMA_170_280/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_170_280/Q3                   tco                   0.221       4.959 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       5.047         sync_vg/h_count [0]
 CLMA_170_280/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.047         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMA_170_280/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.034       4.704                          

 Data required time                                                  4.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.704                          
 Data arrival time                                                   5.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/y_cnt[2]/opit_0_A2Q21/I00
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMA_182_289/CLK                                                          r       fram_buf/rd_buf/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_289/Q0                   tco                   0.222       4.960 f       fram_buf/rd_buf/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       5.046         fram_buf/rd_buf/y_cnt [0]
 CLMA_182_288/A0                                                           f       fram_buf/rd_buf/y_cnt[2]/opit_0_A2Q21/I00

 Data arrival time                                                   5.046         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMA_182_288/CLK                                                          r       fram_buf/rd_buf/y_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Hold time                                              -0.094       4.673                          

 Data required time                                                  4.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.673                          
 Data arrival time                                                   5.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMA_174_288/CLK                                                          r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_288/Q0                   tco                   0.222       4.960 f       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.047         fram_buf/rd_buf/x_cnt [0]
 CLMS_174_289/A0                                                           f       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   5.047         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMS_174_289/CLK                                                          r       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Hold time                                              -0.094       4.673                          

 Data required time                                                  4.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.673                          
 Data arrival time                                                   5.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_100/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_100/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.416       5.661         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_294_105/Y1                   td                    0.460       6.121 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop/Z
                                   net (fanout=2)        0.396       6.517         ms72xx_ctl/ms7200_ctl/_N88270
 CLMA_298_104/Y1                   td                    0.288       6.805 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=18)       0.586       7.391         ms72xx_ctl/ms7200_ctl/N261
 CLMA_302_85/Y0                    td                    0.285       7.676 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.448       8.124         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_92/Y2                    td                    0.210       8.334 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.419       8.753         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_298_89/Y0                    td                    0.196       8.949 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.383       9.332         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_88/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.332         Logic Levels: 5  
                                                                                   Logic: 1.729ns(39.502%), Route: 2.648ns(60.498%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N49             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMA_302_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.820                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_100/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_100/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.416       5.661         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_294_105/Y1                   td                    0.460       6.121 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop/Z
                                   net (fanout=2)        0.396       6.517         ms72xx_ctl/ms7200_ctl/_N88270
 CLMA_298_104/Y1                   td                    0.288       6.805 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=18)       0.586       7.391         ms72xx_ctl/ms7200_ctl/N261
 CLMA_302_85/Y0                    td                    0.285       7.676 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.448       8.124         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_92/Y2                    td                    0.210       8.334 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.419       8.753         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_298_89/Y0                    td                    0.196       8.949 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.383       9.332         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_88/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.332         Logic Levels: 5  
                                                                                   Logic: 1.729ns(39.502%), Route: 2.648ns(60.498%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N49             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMA_302_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.820                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_100/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_100/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.416       5.661         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_294_105/Y1                   td                    0.460       6.121 r       ms72xx_ctl/ms7200_ctl/N1914_3/gateop/Z
                                   net (fanout=2)        0.398       6.519         ms72xx_ctl/ms7200_ctl/_N88270
 CLMA_298_104/Y0                   td                    0.210       6.729 r       ms72xx_ctl/ms7200_ctl/N1341_2/gateop_perm/Z
                                   net (fanout=6)        0.449       7.178         ms72xx_ctl/ms7200_ctl/_N88363
 CLMS_298_97/Y3                    td                    0.210       7.388 r       ms72xx_ctl/ms7200_ctl/N1877/gateop_perm/Z
                                   net (fanout=5)        0.273       7.661         ms72xx_ctl/ms7200_ctl/N1321
 CLMS_298_93/Y3                    td                    0.459       8.120 r       ms72xx_ctl/ms7200_ctl/N1844_7_or[1]_4/gateop_perm/Z
                                   net (fanout=5)        0.269       8.389         ms72xx_ctl/ms7200_ctl/_N88403
 CLMA_302_92/Y0                    td                    0.210       8.599 r       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.411       9.010         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMS_298_89/Y2                    td                    0.286       9.296 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.458       9.754         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_314_88/B4                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.754         Logic Levels: 6  
                                                                                   Logic: 2.125ns(44.280%), Route: 2.674ns(55.720%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N49             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMA_314_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.120     104.649                          

 Data required time                                                104.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.649                          
 Data arrival time                                                   9.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.895                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_298_128/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK

 CLMA_298_128/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.089       4.923         ms72xx_ctl/iic_dri_tx/trans_byte [2]
 CLMA_298_128/D4                                                           f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_128/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMS_318_89/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_318_89/Q0                    tco                   0.222       4.835 f       ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.089       4.924         ms72xx_ctl/iic_dri_rx/fre_cnt [1]
 CLMS_318_89/B4                                                            f       ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMS_318_89/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.035       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_322_96/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_322_96/Q1                    tco                   0.224       4.837 f       ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.925         ms72xx_ctl/iic_dri_rx/twr_cnt [1]
 CLMA_322_96/C4                                                            f       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_322_96/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.290       5.247 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.412       5.659         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y0                    td                    0.478       6.137 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.263       6.400         coms1_reg_config/_N1849
 CLMS_218_17/Y0                    td                    0.285       6.685 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.409       7.094         coms1_reg_config/N8
                                   td                    0.477       7.571 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.571         coms1_reg_config/_N14719
 CLMA_222_12/COUT                  td                    0.058       7.629 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.629         coms1_reg_config/_N14721
                                   td                    0.058       7.687 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.687         coms1_reg_config/_N14723
 CLMA_222_16/COUT                  td                    0.058       7.745 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.745         coms1_reg_config/_N14725
 CLMA_222_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.745         Logic Levels: 4  
                                                                                   Logic: 1.704ns(61.119%), Route: 1.084ns(38.881%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N49             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.170      44.637                          

 Data required time                                                 44.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.637                          
 Data arrival time                                                   7.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.892                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.290       5.247 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.412       5.659         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y0                    td                    0.478       6.137 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.263       6.400         coms1_reg_config/_N1849
 CLMS_218_17/Y0                    td                    0.285       6.685 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.409       7.094         coms1_reg_config/N8
                                   td                    0.477       7.571 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.571         coms1_reg_config/_N14719
 CLMA_222_12/COUT                  td                    0.058       7.629 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.629         coms1_reg_config/_N14721
                                   td                    0.058       7.687 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.687         coms1_reg_config/_N14723
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.687         Logic Levels: 3  
                                                                                   Logic: 1.646ns(60.293%), Route: 1.084ns(39.707%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N49             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
 Data arrival time                                                   7.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.924                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.290       5.247 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.412       5.659         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y0                    td                    0.478       6.137 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.263       6.400         coms1_reg_config/_N1849
 CLMS_218_17/Y0                    td                    0.285       6.685 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.409       7.094         coms1_reg_config/N8
                                   td                    0.477       7.571 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.571         coms1_reg_config/_N14719
 CLMA_222_12/COUT                  td                    0.058       7.629 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.629         coms1_reg_config/_N14721
 CLMA_222_16/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.629         Logic Levels: 3  
                                                                                   Logic: 1.588ns(59.431%), Route: 1.084ns(40.569%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N49             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.979                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_222_16/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_222_16/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_222_20/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMA_222_20/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_222_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_222_12/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         coms1_reg_config/clock_20k_cnt [1]
 CLMA_222_12/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_222_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 DRM_178_68/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_68/QB0[4]                 tco                   2.307       8.742 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=2)        1.040       9.782         hdmi_in/u_image_scaler/ram0_rd_data [4]
 CLMA_174_20/COUT                  td                    0.507      10.289 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.289         hdmi_in/u_image_scaler/_N15251
                                   td                    0.058      10.347 r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.347         hdmi_in/u_image_scaler/_N15253
                                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.347         Logic Levels: 1  
                                                                                   Logic: 2.872ns(73.415%), Route: 1.040ns(26.585%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N46             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_4      
 CLMA_174_24/CLK                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.167      12.716                          

 Data required time                                                 12.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.716                          
 Data arrival time                                                  10.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.369                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 DRM_178_68/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_68/QB0[4]                 tco                   2.307       8.742 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=2)        1.040       9.782         hdmi_in/u_image_scaler/ram0_rd_data [4]
 CLMA_174_20/COUT                  td                    0.507      10.289 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.289         hdmi_in/u_image_scaler/_N15251
 CLMA_174_24/CIN                                                           r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.289         Logic Levels: 1  
                                                                                   Logic: 2.814ns(73.015%), Route: 1.040ns(26.985%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N46             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_4      
 CLMA_174_24/CLK                                                           r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.170      12.713                          

 Data required time                                                 12.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.713                          
 Data arrival time                                                  10.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.424                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[23]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 DRM_178_24/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_24/QB0[4]                 tco                   2.307       8.742 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=2)        0.841       9.583         hdmi_in/u_image_scaler/ram0_rd_data [20]
 CLMS_174_49/COUT                  td                    0.507      10.090 r       hdmi_in/u_image_scaler/pix[19]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.090         hdmi_in/u_image_scaler/_N15233
                                   td                    0.058      10.148 r       hdmi_in/u_image_scaler/pix[21]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.148         hdmi_in/u_image_scaler/_N15235
                                                                           r       hdmi_in/u_image_scaler/pix[23]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.148         Logic Levels: 1  
                                                                                   Logic: 2.872ns(77.350%), Route: 0.841ns(22.650%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N46             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_4      
 CLMS_174_53/CLK                                                           r       hdmi_in/u_image_scaler/pix[23]/opit_0_A2Q21/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.167      12.716                          

 Data required time                                                 12.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.716                          
 Data arrival time                                                  10.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.568                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[2]/opit_0_A2Q21/I00
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_4      
 CLMA_138_44/CLK                                                           r       hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[0]/opit_0_L5Q_perm/CLK

 CLMA_138_44/Q0                    tco                   0.222       6.173 f       hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       6.261         hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line [0]
 CLMA_138_45/A0                                                            f       hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[2]/opit_0_A2Q21/I00

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 CLMA_138_45/CLK                                                           r       hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.094       6.086                          

 Data required time                                                  6.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.086                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/pix_vld/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/black_cnt[4]/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_4      
 CLMA_134_48/CLK                                                           r       hdmi_in/u_image_scaler/pix_vld/opit_0_L5Q_perm/CLK

 CLMA_134_48/Q0                    tco                   0.222       6.173 f       hdmi_in/u_image_scaler/pix_vld/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.092       6.265         hdmi_in/u_image_scaler/pix_vld
 CLMS_134_49/A0                                                            f       hdmi_in/u_image_scaler/black_cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.265         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 CLMS_134_49/CLK                                                           r       hdmi_in/u_image_scaler/black_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.094       6.086                          

 Data required time                                                  6.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.086                          
 Data arrival time                                                   6.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/o_pixel[6]/opit_0/CLK
Endpoint    : hdmi_in/data_out[6]/opit_0_L5Q_perm/L1
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_4      
 CLMA_138_68/CLK                                                           r       hdmi_in/u_image_scaler/o_pixel[6]/opit_0/CLK

 CLMA_138_68/Q2                    tco                   0.224       6.175 f       hdmi_in/u_image_scaler/o_pixel[6]/opit_0/Q
                                   net (fanout=1)        0.084       6.259         hdmi_in/o_data_scaler [6]
 CLMA_138_69/B1                                                            f       hdmi_in/data_out[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.259         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 CLMA_138_69/CLK                                                           r       hdmi_in/data_out[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.106       6.074                          

 Data required time                                                  6.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.074                          
 Data arrival time                                                   6.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_202_152/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_202_152/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.400      10.719         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_202_148/Y1                   td                    0.468      11.187 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.587      11.774         ethernet_test/eth_udp_test/_N100064
 CLMA_198_172/Y0                   td                    0.285      12.059 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.404      12.463         ethernet_test/eth_udp_test/_N100088
 CLMS_198_169/Y1                   td                    0.212      12.675 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.564      13.239         ethernet_test/eth_udp_test/N710 [5]
 CLMS_202_177/Y2                   td                    0.487      13.726 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.441      14.167         ethernet_test/eth_udp_test/_N34061
                                   td                    0.477      14.644 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.644         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_210_176/COUT                 td                    0.058      14.702 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.702         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_210_180/Y0                   td                    0.269      14.971 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.443      15.414         ethernet_test/eth_udp_test/N94
 CLMS_202_177/Y3                   td                    0.468      15.882 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.581      16.463         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_202_152/RSCO                 td                    0.147      16.610 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.610         ntR413           
 CLMA_202_156/RSCO                 td                    0.147      16.757 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.757         ntR412           
 CLMA_202_160/RSCO                 td                    0.147      16.904 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.904         ntR411           
 CLMA_202_164/RSCO                 td                    0.147      17.051 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.051         ntR410           
 CLMA_202_168/RSCO                 td                    0.147      17.198 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.198         ntR409           
 CLMA_202_172/RSCO                 td                    0.147      17.345 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.345         ntR408           
 CLMA_202_176/RSCO                 td                    0.147      17.492 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.492         ntR407           
 CLMA_202_180/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  17.492         Logic Levels: 14 
                                                                                   Logic: 4.042ns(54.168%), Route: 3.420ns(45.832%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531    1008.446         ethernet_test/rgmii_clk
 CLMA_202_180/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.555    1010.001                          
 clock uncertainty                                      -0.050    1009.951                          

 Setup time                                             -0.394    1009.557                          

 Data required time                                               1009.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.557                          
 Data arrival time                                                  17.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.065                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_202_152/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_202_152/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.400      10.719         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_202_148/Y1                   td                    0.468      11.187 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.587      11.774         ethernet_test/eth_udp_test/_N100064
 CLMA_198_172/Y0                   td                    0.285      12.059 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.404      12.463         ethernet_test/eth_udp_test/_N100088
 CLMS_198_169/Y1                   td                    0.212      12.675 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.564      13.239         ethernet_test/eth_udp_test/N710 [5]
 CLMS_202_177/Y2                   td                    0.487      13.726 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.441      14.167         ethernet_test/eth_udp_test/_N34061
                                   td                    0.477      14.644 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.644         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_210_176/COUT                 td                    0.058      14.702 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.702         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_210_180/Y0                   td                    0.269      14.971 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.443      15.414         ethernet_test/eth_udp_test/N94
 CLMS_202_177/Y3                   td                    0.468      15.882 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.581      16.463         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_202_152/RSCO                 td                    0.147      16.610 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.610         ntR413           
 CLMA_202_156/RSCO                 td                    0.147      16.757 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.757         ntR412           
 CLMA_202_160/RSCO                 td                    0.147      16.904 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.904         ntR411           
 CLMA_202_164/RSCO                 td                    0.147      17.051 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.051         ntR410           
 CLMA_202_168/RSCO                 td                    0.147      17.198 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.198         ntR409           
 CLMA_202_172/RSCO                 td                    0.147      17.345 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.345         ntR408           
 CLMA_202_176/RSCO                 td                    0.147      17.492 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.492         ntR407           
 CLMA_202_180/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  17.492         Logic Levels: 14 
                                                                                   Logic: 4.042ns(54.168%), Route: 3.420ns(45.832%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531    1008.446         ethernet_test/rgmii_clk
 CLMA_202_180/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.555    1010.001                          
 clock uncertainty                                      -0.050    1009.951                          

 Setup time                                             -0.394    1009.557                          

 Data required time                                               1009.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.557                          
 Data arrival time                                                  17.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.065                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_202_152/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_202_152/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.400      10.719         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_202_148/Y1                   td                    0.468      11.187 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.587      11.774         ethernet_test/eth_udp_test/_N100064
 CLMA_198_172/Y0                   td                    0.285      12.059 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.404      12.463         ethernet_test/eth_udp_test/_N100088
 CLMS_198_169/Y1                   td                    0.212      12.675 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.564      13.239         ethernet_test/eth_udp_test/N710 [5]
 CLMS_202_177/Y2                   td                    0.487      13.726 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.441      14.167         ethernet_test/eth_udp_test/_N34061
                                   td                    0.477      14.644 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.644         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_210_176/COUT                 td                    0.058      14.702 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.702         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_210_180/Y0                   td                    0.269      14.971 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.443      15.414         ethernet_test/eth_udp_test/N94
 CLMS_202_177/Y3                   td                    0.468      15.882 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.581      16.463         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_202_152/RSCO                 td                    0.147      16.610 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.610         ntR413           
 CLMA_202_156/RSCO                 td                    0.147      16.757 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.757         ntR412           
 CLMA_202_160/RSCO                 td                    0.147      16.904 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.904         ntR411           
 CLMA_202_164/RSCO                 td                    0.147      17.051 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.051         ntR410           
 CLMA_202_168/RSCO                 td                    0.147      17.198 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.198         ntR409           
 CLMA_202_172/RSCO                 td                    0.147      17.345 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.345         ntR408           
 CLMA_202_176/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  17.345         Logic Levels: 13 
                                                                                   Logic: 3.895ns(53.247%), Route: 3.420ns(46.753%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531    1008.446         ethernet_test/rgmii_clk
 CLMA_202_176/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.555    1010.001                          
 clock uncertainty                                      -0.050    1009.951                          

 Setup time                                             -0.394    1009.557                          

 Data required time                                               1009.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.557                          
 Data arrival time                                                  17.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.212                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[14]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[14]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531       8.446         ethernet_test/rgmii_clk
 CLMS_174_205/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[14]/opit_0_inv/CLK

 CLMS_174_205/Q0                   tco                   0.222       8.668 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[14]/opit_0_inv/Q
                                   net (fanout=2)        0.086       8.754         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [14]
 CLMA_174_204/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.754         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_174_204/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.035       8.440                          

 Data required time                                                  8.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.440                          
 Data arrival time                                                   8.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/crc32_gen/crc_temp[29]/opit_0_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/crc32_gen/crc_temp[7]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_182_269/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/crc32_gen/crc_temp[29]/opit_0_L5Q_perm/CLK

 CLMA_182_269/Q0                   tco                   0.222       8.789 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/crc32_gen/crc_temp[29]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.089       8.878         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/crc32_gen/crc_temp [29]
 CLMA_182_268/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/crc32_gen/crc_temp[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.878         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_182_268/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/crc32_gen/crc_temp[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_210_256/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_256/Q2                   tco                   0.224       8.791 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       8.878         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt [2]
 CLMA_210_257/A4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.878         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMA_210_257/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMA_302_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_302_100/Q0                   tco                   0.287       5.616 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.296       6.912         u_CORES/u_jtag_hub/data_ctrl
 CLMA_290_144/A2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.912         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.130%), Route: 1.296ns(81.870%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.464 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552      30.016         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.296                          
 clock uncertainty                                      -0.050      30.246                          

 Setup time                                             -0.370      29.876                          

 Data required time                                                 29.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.876                          
 Data arrival time                                                   6.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMA_302_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_302_100/Q0                   tco                   0.287       5.616 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.296       6.912         u_CORES/u_jtag_hub/data_ctrl
 CLMA_290_144/D1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.912         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.130%), Route: 1.296ns(81.870%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.464 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552      30.016         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.296                          
 clock uncertainty                                      -0.050      30.246                          

 Setup time                                             -0.193      30.053                          

 Data required time                                                 30.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.053                          
 Data arrival time                                                   6.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMA_302_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_302_100/Q0                   tco                   0.287       5.616 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.267       6.883         u_CORES/u_jtag_hub/data_ctrl
 CLMA_290_144/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.883         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.468%), Route: 1.267ns(81.532%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.464 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552      30.016         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.296                          
 clock uncertainty                                      -0.050      30.246                          

 Setup time                                             -0.194      30.052                          

 Data required time                                                 30.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.052                          
 Data arrival time                                                   6.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531       4.837         ntclkbufg_3      
 CLMA_242_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_124/Q0                   tco                   0.222       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.145         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26]
 CLMS_242_125/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMS_242_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.866                          
 clock uncertainty                                       0.000       4.866                          

 Hold time                                              -0.035       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531       4.837         ntclkbufg_3      
 CLMS_218_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_121/Q1                   tco                   0.224       5.061 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.147         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35]
 CLMA_218_120/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMA_218_120/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.866                          
 clock uncertainty                                       0.000       4.866                          

 Hold time                                              -0.034       4.832                          

 Data required time                                                  4.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.832                          
 Data arrival time                                                   5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[314]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531       4.837         ntclkbufg_3      
 CLMA_222_128/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_128/Q2                   tco                   0.224       5.061 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.147         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [315]
 CLMS_222_129/A4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[314]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.147         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMS_222_129/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[314]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.866                          
 clock uncertainty                                       0.000       4.866                          

 Hold time                                              -0.035       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.735  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  2.102
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.102      27.102         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_290_148/Y0                   tco                   0.375      27.477 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.708      28.185         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_286_157/Y3                   td                    0.303      28.488 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=6)        0.591      29.079         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_282_169/Y2                   td                    0.210      29.289 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.561      29.850         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_286_160/Y1                   td                    0.316      30.166 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N672/gateop_perm/Z
                                   net (fanout=2)        0.403      30.569         u_CORES/u_debug_core_0/u_rd_addr_gen/N672
 CLMA_286_168/Y2                   td                    0.322      30.891 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.297         u_CORES/u_debug_core_0/u_rd_addr_gen/_N107
 CLMS_282_173/Y3                   td                    0.210      31.507 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.630      32.137         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMS_266_165/Y3                   td                    0.303      32.440 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.495      32.935         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2241
 CLMS_274_173/C1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.935         Logic Levels: 6  
                                                                                   Logic: 2.039ns(34.956%), Route: 3.794ns(65.044%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531      54.837         ntclkbufg_3      
 CLMS_274_173/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.234      54.553                          

 Data required time                                                 54.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.553                          
 Data arrival time                                                  32.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.735  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  2.102
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.102      27.102         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_290_148/Y0                   tco                   0.375      27.477 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.708      28.185         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_286_157/Y3                   td                    0.303      28.488 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=6)        0.591      29.079         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_282_169/Y2                   td                    0.210      29.289 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.561      29.850         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_286_160/Y1                   td                    0.316      30.166 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N672/gateop_perm/Z
                                   net (fanout=2)        0.403      30.569         u_CORES/u_debug_core_0/u_rd_addr_gen/N672
 CLMA_286_168/Y2                   td                    0.322      30.891 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.297         u_CORES/u_debug_core_0/u_rd_addr_gen/_N107
 CLMS_282_173/Y3                   td                    0.210      31.507 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.624      32.131         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMS_274_169/A1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.131         Logic Levels: 5  
                                                                                   Logic: 1.736ns(34.520%), Route: 3.293ns(65.480%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531      54.837         ntclkbufg_3      
 CLMS_274_169/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.231      54.556                          

 Data required time                                                 54.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.556                          
 Data arrival time                                                  32.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.735  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  2.102
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.102      27.102         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_290_148/Y0                   tco                   0.375      27.477 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.708      28.185         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_286_157/Y3                   td                    0.303      28.488 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=6)        0.591      29.079         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_282_169/Y2                   td                    0.210      29.289 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.561      29.850         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_286_160/Y1                   td                    0.316      30.166 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N672/gateop_perm/Z
                                   net (fanout=2)        0.403      30.569         u_CORES/u_debug_core_0/u_rd_addr_gen/N672
 CLMA_286_168/Y2                   td                    0.322      30.891 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_2/gateop_perm/Z
                                   net (fanout=1)        0.406      31.297         u_CORES/u_debug_core_0/u_rd_addr_gen/_N107
 CLMS_282_173/Y3                   td                    0.210      31.507 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.629      32.136         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMS_274_169/C0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  32.136         Logic Levels: 5  
                                                                                   Logic: 1.736ns(34.485%), Route: 3.298ns(65.515%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.531      54.837         ntclkbufg_3      
 CLMS_274_169/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.196      54.591                          

 Data required time                                                 54.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.591                          
 Data arrival time                                                  32.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  1.750
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.750      26.750         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_290_148/Q2                   tco                   0.228      26.978 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.226      27.204         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_286_152/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.204         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.220%), Route: 0.226ns(49.780%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMA_286_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                              -0.014       5.365                          

 Data required time                                                  5.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.365                          
 Data arrival time                                                  27.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.707  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  1.622
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.622      26.622         u_CORES/capt_o   
 CLMA_290_140/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_290_140/Q1                   tco                   0.224      26.846 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.321      27.167         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_286_144/B0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.167         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.101%), Route: 0.321ns(58.899%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMA_286_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                              -0.080       5.299                          

 Data required time                                                  5.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.299                          
 Data arrival time                                                  27.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.868                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.707  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  1.622
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.622      26.622         u_CORES/capt_o   
 CLMA_290_140/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_290_140/Q0                   tco                   0.226      26.848 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=16)       0.386      27.234         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_286_152/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.234         Logic Levels: 0  
                                                                                   Logic: 0.226ns(36.928%), Route: 0.386ns(63.072%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.744 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.585       5.329         ntclkbufg_3      
 CLMA_286_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                              -0.014       5.365                          

 Data required time                                                  5.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.365                          
 Data arrival time                                                  27.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.750
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.832 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.610      80.442         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q0                   tco                   0.287      80.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.427      81.156         u_CORES/conf_sel [0]
 CLMA_290_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.156         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.196%), Route: 0.427ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.750     126.750         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.750                          
 clock uncertainty                                      -0.050     126.700                          

 Setup time                                             -0.617     126.083                          

 Data required time                                                126.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.083                          
 Data arrival time                                                  81.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.750
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.832 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.610      80.442         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q0                   tco                   0.287      80.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.427      81.156         u_CORES/conf_sel [0]
 CLMA_290_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.156         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.196%), Route: 0.427ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.750     126.750         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.750                          
 clock uncertainty                                      -0.050     126.700                          

 Setup time                                             -0.617     126.083                          

 Data required time                                                126.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.083                          
 Data arrival time                                                  81.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.750
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.832 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.610      80.442         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q0                   tco                   0.287      80.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.427      81.156         u_CORES/conf_sel [0]
 CLMA_290_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.156         Logic Levels: 0  
                                                                                   Logic: 0.287ns(40.196%), Route: 0.427ns(59.804%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.750     126.750         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.750                          
 clock uncertainty                                      -0.050     126.700                          

 Setup time                                             -0.617     126.083                          

 Data required time                                                126.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.083                          
 Data arrival time                                                  81.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.102
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.464 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552     130.016         ntclkbufg_3      
 CLMA_294_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_144/Q0                   tco                   0.249     130.265 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.215     130.480         u_CORES/id_o [2] 
 CLMA_290_148/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.480         Logic Levels: 0  
                                                                                   Logic: 0.249ns(53.664%), Route: 0.215ns(46.336%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.102     127.102         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.102                          
 clock uncertainty                                       0.050     127.152                          

 Hold time                                              -0.014     127.138                          

 Data required time                                                127.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.138                          
 Data arrival time                                                 130.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.914  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.102
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.464 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552     130.016         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q3                   tco                   0.221     130.237 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.319     130.556         u_CORES/id_o [4] 
 CLMA_290_148/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.556         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.926%), Route: 0.319ns(59.074%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.102     127.102         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.102                          
 clock uncertainty                                       0.050     127.152                          

 Hold time                                               0.053     127.205                          

 Data required time                                                127.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.205                          
 Data arrival time                                                 130.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.945
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.464 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      1.552     130.016         ntclkbufg_3      
 CLMA_294_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_144/Q0                   tco                   0.222     130.238 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.314     130.552         u_CORES/id_o [2] 
 CLMA_290_140/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.552         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.418%), Route: 0.314ns(58.582%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.945     126.945         u_CORES/capt_o   
 CLMA_290_140/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.945                          
 clock uncertainty                                       0.050     126.995                          

 Hold time                                               0.053     127.048                          

 Data required time                                                127.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.048                          
 Data arrival time                                                 130.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_302_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_302_68/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=737)      4.805      10.521         u_DDR3_50H/ddr_rstn
 CLMS_46_253/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.521         Logic Levels: 0  
                                                                                   Logic: 0.289ns(5.673%), Route: 4.805ns(94.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMS_46_253/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                          -0.617      24.827                          

 Data required time                                                 24.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.827                          
 Data arrival time                                                  10.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_302_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_302_68/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=737)      4.805      10.521         u_DDR3_50H/ddr_rstn
 CLMS_46_253/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.521         Logic Levels: 0  
                                                                                   Logic: 0.289ns(5.673%), Route: 4.805ns(94.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMS_46_253/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                          -0.617      24.827                          

 Data required time                                                 24.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.827                          
 Data arrival time                                                  10.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_302_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_302_68/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=737)      4.805      10.521         u_DDR3_50H/ddr_rstn
 CLMS_46_253/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.521         Logic Levels: 0  
                                                                                   Logic: 0.289ns(5.673%), Route: 4.805ns(94.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.652      25.216         u_DDR3_50H/pll_clkin
 CLMS_46_253/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.494                          
 clock uncertainty                                      -0.050      25.444                          

 Recovery time                                          -0.617      24.827                          

 Data required time                                                 24.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.827                          
 Data arrival time                                                  10.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_50_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_248/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.314       5.631         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_46_244/RSCO                  td                    0.105       5.736 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.736         ntR1062          
 CLMA_46_248/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.736         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.014%), Route: 0.314ns(48.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_46_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_50_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_248/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.314       5.631         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_46_244/RSCO                  td                    0.105       5.736 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.736         ntR1062          
 CLMA_46_248/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.736         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.014%), Route: 0.314ns(48.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_46_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_50_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_248/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.314       5.631         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_46_244/RSCO                  td                    0.105       5.736 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.736         ntR1062          
 CLMA_46_248/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.736         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.014%), Route: 0.314ns(48.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_46_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.708      11.077         ntclkbufg_0      
 CLMA_50_252/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_252/Q1                    tco                   0.291      11.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=882)      1.891      13.259         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_161/RSCO                  td                    0.147      13.406 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[226]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.406         ntR1391          
 CLMS_14_165/RSCO                  td                    0.147      13.553 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.553         ntR1390          
 CLMS_14_169/RSCO                  td                    0.147      13.700 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.700         ntR1389          
 CLMS_14_173/RSCO                  td                    0.147      13.847 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.847         ntR1388          
 CLMS_14_177/RSCO                  td                    0.147      13.994 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.994         ntR1387          
 CLMS_14_181/RSCO                  td                    0.147      14.141 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.141         ntR1386          
 CLMS_14_185/RSCO                  td                    0.147      14.288 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.288         ntR1385          
 CLMS_14_193/RSCO                  td                    0.147      14.435 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.435         ntR1384          
 CLMS_14_197/RSCO                  td                    0.147      14.582 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.582         ntR1383          
 CLMS_14_201/RSCO                  td                    0.147      14.729 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.729         ntR1382          
 CLMS_14_205/RSCO                  td                    0.147      14.876 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.876         ntR1381          
 CLMS_14_209/RSCO                  td                    0.147      15.023 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.023         ntR1380          
 CLMS_14_213/RSCO                  td                    0.147      15.170 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.170         ntR1379          
 CLMS_14_217/RSCO                  td                    0.147      15.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.317         ntR1378          
 CLMS_14_221/RSCO                  td                    0.147      15.464 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.464         ntR1377          
 CLMS_14_225/RSCO                  td                    0.147      15.611 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.611         ntR1376          
 CLMS_14_229/RSCO                  td                    0.147      15.758 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.758         ntR1375          
 CLMS_14_233/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.758         Logic Levels: 17 
                                                                                   Logic: 2.790ns(59.603%), Route: 1.891ns(40.397%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_14_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                           0.000      20.550                          

 Data required time                                                 20.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.550                          
 Data arrival time                                                  15.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.708      11.077         ntclkbufg_0      
 CLMA_50_252/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_252/Q1                    tco                   0.291      11.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=882)      1.891      13.259         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_161/RSCO                  td                    0.147      13.406 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[226]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.406         ntR1391          
 CLMS_14_165/RSCO                  td                    0.147      13.553 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.553         ntR1390          
 CLMS_14_169/RSCO                  td                    0.147      13.700 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.700         ntR1389          
 CLMS_14_173/RSCO                  td                    0.147      13.847 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.847         ntR1388          
 CLMS_14_177/RSCO                  td                    0.147      13.994 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.994         ntR1387          
 CLMS_14_181/RSCO                  td                    0.147      14.141 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.141         ntR1386          
 CLMS_14_185/RSCO                  td                    0.147      14.288 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.288         ntR1385          
 CLMS_14_193/RSCO                  td                    0.147      14.435 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.435         ntR1384          
 CLMS_14_197/RSCO                  td                    0.147      14.582 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.582         ntR1383          
 CLMS_14_201/RSCO                  td                    0.147      14.729 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.729         ntR1382          
 CLMS_14_205/RSCO                  td                    0.147      14.876 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.876         ntR1381          
 CLMS_14_209/RSCO                  td                    0.147      15.023 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.023         ntR1380          
 CLMS_14_213/RSCO                  td                    0.147      15.170 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.170         ntR1379          
 CLMS_14_217/RSCO                  td                    0.147      15.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.317         ntR1378          
 CLMS_14_221/RSCO                  td                    0.147      15.464 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.464         ntR1377          
 CLMS_14_225/RSCO                  td                    0.147      15.611 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.611         ntR1376          
 CLMS_14_229/RSCO                  td                    0.147      15.758 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.758         ntR1375          
 CLMS_14_233/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RS

 Data arrival time                                                  15.758         Logic Levels: 17 
                                                                                   Logic: 2.790ns(59.603%), Route: 1.891ns(40.397%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_14_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                           0.000      20.550                          

 Data required time                                                 20.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.550                          
 Data arrival time                                                  15.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.708      11.077         ntclkbufg_0      
 CLMA_50_252/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_252/Q1                    tco                   0.291      11.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=882)      1.891      13.259         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_161/RSCO                  td                    0.147      13.406 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[226]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.406         ntR1391          
 CLMS_14_165/RSCO                  td                    0.147      13.553 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.553         ntR1390          
 CLMS_14_169/RSCO                  td                    0.147      13.700 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.700         ntR1389          
 CLMS_14_173/RSCO                  td                    0.147      13.847 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.847         ntR1388          
 CLMS_14_177/RSCO                  td                    0.147      13.994 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.994         ntR1387          
 CLMS_14_181/RSCO                  td                    0.147      14.141 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.141         ntR1386          
 CLMS_14_185/RSCO                  td                    0.147      14.288 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.288         ntR1385          
 CLMS_14_193/RSCO                  td                    0.147      14.435 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.435         ntR1384          
 CLMS_14_197/RSCO                  td                    0.147      14.582 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.582         ntR1383          
 CLMS_14_201/RSCO                  td                    0.147      14.729 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.729         ntR1382          
 CLMS_14_205/RSCO                  td                    0.147      14.876 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.876         ntR1381          
 CLMS_14_209/RSCO                  td                    0.147      15.023 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.023         ntR1380          
 CLMS_14_213/RSCO                  td                    0.147      15.170 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.170         ntR1379          
 CLMS_14_217/RSCO                  td                    0.147      15.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.317         ntR1378          
 CLMS_14_221/RSCO                  td                    0.147      15.464 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.464         ntR1377          
 CLMS_14_225/RSCO                  td                    0.147      15.611 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.611         ntR1376          
 CLMS_14_229/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  15.611         Logic Levels: 16 
                                                                                   Logic: 2.643ns(58.293%), Route: 1.891ns(41.707%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      20.386         ntclkbufg_0      
 CLMS_14_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                           0.000      20.550                          

 Data required time                                                 20.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.550                          
 Data arrival time                                                  15.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMS_94_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_94_237/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=152)      0.475      11.083         nt_ddr_init_done 
 DRM_82_232/RSTA[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.083         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.851%), Route: 0.475ns(68.149%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 DRM_82_232/CLKA[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMS_94_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_94_237/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=152)      0.664      11.272         nt_ddr_init_done 
 DRM_82_252/RSTB[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                  11.272         Logic Levels: 0  
                                                                                   Logic: 0.222ns(25.056%), Route: 0.664ns(74.944%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.708      11.077         ntclkbufg_0      
 DRM_82_252/CLKB[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.514      10.563                          
 clock uncertainty                                       0.200      10.763                          

 Removal time                                            0.012      10.775                          

 Data required time                                                 10.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.775                          
 Data arrival time                                                  11.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/read_port_reg[0]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.531      10.386         ntclkbufg_0      
 CLMS_94_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_94_237/Q0                    tco                   0.226      10.612 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=152)      0.485      11.097         nt_ddr_init_done 
 CLMS_98_257/RS                                                            r       fram_buf/wr_rd_ctrl_top/rd_ctrl/read_port_reg[0]/opit_0_inv/RS

 Data arrival time                                                  11.097         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.786%), Route: 0.485ns(68.214%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.708      11.077         ntclkbufg_0      
 CLMS_98_257/CLK                                                           r       fram_buf/wr_rd_ctrl_top/rd_ctrl/read_port_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.514      10.563                          
 clock uncertainty                                       0.200      10.763                          

 Removal time                                           -0.226      10.537                          

 Data required time                                                 10.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.537                          
 Data arrival time                                                  11.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N47             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_210_120/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_210_120/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.255      18.609         cmos1_mix/saturation_vs
 CLMA_210_121/Y0                   td                    0.196      18.805 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       2.492      21.297         cmos1_mix/median_filter_rst
 CLMA_266_248/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  21.297         Logic Levels: 1  
                                                                                   Logic: 0.514ns(15.762%), Route: 2.747ns(84.238%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N47             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 CLMA_266_248/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  21.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.693                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N47             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_210_120/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_210_120/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.255      18.609         cmos1_mix/saturation_vs
 CLMA_210_121/Y0                   td                    0.196      18.805 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       2.492      21.297         cmos1_mix/median_filter_rst
 CLMA_266_248/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  21.297         Logic Levels: 1  
                                                                                   Logic: 0.514ns(15.762%), Route: 2.747ns(84.238%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N47             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531      29.364         ntclkbufg_1      
 CLMA_266_248/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.493      29.857                          
 clock uncertainty                                      -0.250      29.607                          

 Recovery time                                          -0.617      28.990                          

 Data required time                                                 28.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.990                          
 Data arrival time                                                  21.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.693                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N47             
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.610      18.036         ntclkbufg_1      
 CLMA_210_120/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_210_120/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.255      18.609         cmos1_mix/saturation_vs
 CLMA_210_121/Y0                   td                    0.196      18.805 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       2.515      21.320         cmos1_mix/median_filter_rst
 CLMS_262_261/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.320         Logic Levels: 1  
                                                                                   Logic: 0.514ns(15.652%), Route: 2.770ns(84.348%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N47             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.652      29.485         ntclkbufg_1      
 CLMS_262_261/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Recovery time                                          -0.617      29.111                          

 Data required time                                                 29.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.111                          
 Data arrival time                                                  21.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N47             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMS_202_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_202_149/Q1                   tco                   0.224       5.788 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=850)      0.319       6.107         u_CORES/u_debug_core_0/resetn
 CLMS_198_149/RSCO                 td                    0.105       6.212 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[34]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.212         ntR963           
 CLMS_198_153/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS

 Data arrival time                                                   6.212         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.772%), Route: 0.319ns(49.228%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N47             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_198_153/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[47]/opit_0_inv/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N47             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMS_202_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_202_149/Q1                   tco                   0.224       5.788 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=850)      0.350       6.138         u_CORES/u_debug_core_0/resetn
 CLMS_202_157/RSCO                 td                    0.105       6.243 r       u_CORES/u_debug_core_0/data_pipe[3][122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.243         ntR932           
 CLMS_202_161/RSCI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[47]/opit_0_inv/RS

 Data arrival time                                                   6.243         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.454%), Route: 0.350ns(51.546%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N47             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_202_161/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[47]/opit_0_inv/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Removal time                                            0.000       5.793                          

 Data required time                                                  5.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.793                          
 Data arrival time                                                   6.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[49]/opit_0_inv/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N47             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.531       5.564         ntclkbufg_1      
 CLMS_202_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_202_149/Q1                   tco                   0.224       5.788 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=850)      0.350       6.138         u_CORES/u_debug_core_0/resetn
 CLMS_202_157/RSCO                 td                    0.105       6.243 r       u_CORES/u_debug_core_0/data_pipe[3][122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.243         ntR932           
 CLMS_202_161/RSCI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[49]/opit_0_inv/RS

 Data arrival time                                                   6.243         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.454%), Route: 0.350ns(51.546%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N47             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.585       5.999         ntclkbufg_1      
 CLMS_202_161/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[49]/opit_0_inv/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Removal time                                            0.000       5.793                          

 Data required time                                                  5.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.793                          
 Data arrival time                                                   6.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/RST_M
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.326
  Launch Clock Delay      :  12.086
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.375      19.840         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.188 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.188         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.188 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.376         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.376 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.610      23.986         ntclkbufg_2      
 CLMA_150_128/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_150_128/Q0                   tco                   0.318      24.304 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.610      24.914         cmos2_mix/saturation_vs
 CLMS_146_121/Y1                   td                    0.290      25.204 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       1.979      27.183         cmos2_mix/median_filter_rst
 APM_206_28/RST_M                                                          f       cmos2_mix/u_rgb_togrey/N16/gopapm/RST_M

 Data arrival time                                                  27.183         Logic Levels: 1  
                                                                                   Logic: 0.608ns(19.018%), Route: 2.589ns(80.982%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194      30.194         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.443 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.443         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.443 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.595         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.595 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      34.126         ntclkbufg_2      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.681      35.807                          
 clock uncertainty                                      -0.250      35.557                          

 Recovery time                                          -1.211      34.346                          

 Data required time                                                 34.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.346                          
 Data arrival time                                                  27.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.163                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/add_16b[8]/opit_0_A2Q1/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.326
  Launch Clock Delay      :  12.086
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.375      19.840         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.188 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.188         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.188 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.376         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.376 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.610      23.986         ntclkbufg_2      
 CLMA_150_128/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_150_128/Q0                   tco                   0.318      24.304 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.610      24.914         cmos2_mix/saturation_vs
 CLMS_146_121/Y1                   td                    0.290      25.204 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       1.919      27.123         cmos2_mix/median_filter_rst
 CLMS_202_53/RS                                                            f       cmos2_mix/u_rgb_togrey/add_16b[8]/opit_0_A2Q1/RS

 Data arrival time                                                  27.123         Logic Levels: 1  
                                                                                   Logic: 0.608ns(19.382%), Route: 2.529ns(80.618%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194      30.194         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.443 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.443         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.443 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.595         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.595 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      34.126         ntclkbufg_2      
 CLMS_202_53/CLK                                                           r       cmos2_mix/u_rgb_togrey/add_16b[8]/opit_0_A2Q1/CLK
 clock pessimism                                         1.681      35.807                          
 clock uncertainty                                      -0.250      35.557                          

 Recovery time                                          -0.617      34.940                          

 Data required time                                                 34.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.940                          
 Data arrival time                                                  27.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.817                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/add_16b[10]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.326
  Launch Clock Delay      :  12.086
  Clock Pessimism Removal :  1.681

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.375      19.840         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.188 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.188         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.188 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.376         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.376 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.610      23.986         ntclkbufg_2      
 CLMA_150_128/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_150_128/Q0                   tco                   0.318      24.304 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.610      24.914         cmos2_mix/saturation_vs
 CLMS_146_121/Y1                   td                    0.290      25.204 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       1.919      27.123         cmos2_mix/median_filter_rst
 CLMS_202_53/RS                                                            f       cmos2_mix/u_rgb_togrey/add_16b[10]/opit_0_A2Q21/RS

 Data arrival time                                                  27.123         Logic Levels: 1  
                                                                                   Logic: 0.608ns(19.382%), Route: 2.529ns(80.618%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194      30.194         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.443 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.443         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.443 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.595         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.595 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      34.126         ntclkbufg_2      
 CLMS_202_53/CLK                                                           r       cmos2_mix/u_rgb_togrey/add_16b[10]/opit_0_A2Q21/CLK
 clock pessimism                                         1.681      35.807                          
 clock uncertainty                                      -0.250      35.557                          

 Recovery time                                          -0.617      34.940                          

 Data required time                                                 34.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.940                          
 Data arrival time                                                  27.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.817                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[6]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.608
  Launch Clock Delay      :  10.326
  Clock Pessimism Removal :  -1.228

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194       6.394         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.643 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.643         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.643 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.795         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.795 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      10.326         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       cmos2_mix/saturation_vs_1d/opit_0/CLK

 CLMA_146_128/Q0                   tco                   0.222      10.548 f       cmos2_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=2)        0.240      10.788         cmos2_mix/saturation_vs_1d
 CLMS_146_121/Y1                   td                    0.156      10.944 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       0.327      11.271         cmos2_mix/median_filter_rst
 CLMA_150_116/RSCO                 td                    0.115      11.386 f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.386         ntR145           
 CLMA_150_120/RSCI                                                         f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                  11.386         Logic Levels: 2  
                                                                                   Logic: 0.493ns(46.509%), Route: 0.567ns(53.491%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.033       7.484         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.832 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.832         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.832 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.023         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      10.023 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.585      11.608         ntclkbufg_2      
 CLMA_150_120/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.228      10.380                          
 clock uncertainty                                       0.200      10.580                          

 Removal time                                            0.000      10.580                          

 Data required time                                                 10.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.580                          
 Data arrival time                                                  11.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.806                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[8]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.608
  Launch Clock Delay      :  10.326
  Clock Pessimism Removal :  -1.228

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194       6.394         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.643 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.643         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.643 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.795         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.795 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      10.326         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       cmos2_mix/saturation_vs_1d/opit_0/CLK

 CLMA_146_128/Q0                   tco                   0.222      10.548 f       cmos2_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=2)        0.240      10.788         cmos2_mix/saturation_vs_1d
 CLMS_146_121/Y1                   td                    0.156      10.944 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       0.327      11.271         cmos2_mix/median_filter_rst
 CLMA_150_116/RSCO                 td                    0.115      11.386 f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.386         ntR145           
 CLMA_150_120/RSCI                                                         f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                  11.386         Logic Levels: 2  
                                                                                   Logic: 0.493ns(46.509%), Route: 0.567ns(53.491%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.033       7.484         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.832 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.832         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.832 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.023         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      10.023 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.585      11.608         ntclkbufg_2      
 CLMA_150_120/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.228      10.380                          
 clock uncertainty                                       0.200      10.580                          

 Removal time                                            0.000      10.580                          

 Data required time                                                 10.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.580                          
 Data arrival time                                                  11.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.806                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.608
  Launch Clock Delay      :  10.326
  Clock Pessimism Removal :  -1.228

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.194       6.394         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.643 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.643         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.643 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.795         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.795 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.531      10.326         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       cmos2_mix/saturation_vs_1d/opit_0/CLK

 CLMA_146_128/Q0                   tco                   0.222      10.548 f       cmos2_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=2)        0.240      10.788         cmos2_mix/saturation_vs_1d
 CLMS_146_121/Y1                   td                    0.156      10.944 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       0.327      11.271         cmos2_mix/median_filter_rst
 CLMA_150_116/RS                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/RS

 Data arrival time                                                  11.271         Logic Levels: 1  
                                                                                   Logic: 0.378ns(40.000%), Route: 0.567ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.033       7.484         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.832 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.832         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.832 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.023         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      10.023 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     1.585      11.608         ntclkbufg_2      
 CLMA_150_116/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.228      10.380                          
 clock uncertainty                                       0.200      10.580                          

 Removal time                                           -0.220      10.360                          

 Data required time                                                 10.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.360                          
 Data arrival time                                                  11.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.911                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.289       5.373 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.328       7.701         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_336/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.701         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.043%), Route: 2.328ns(88.957%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 DRM_26_336/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.310      17.868                          
 clock uncertainty                                      -0.150      17.718                          

 Recovery time                                          -0.042      17.676                          

 Data required time                                                 17.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.676                          
 Data arrival time                                                   7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.975                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.289       5.373 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.070       7.443         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_316/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.443         Logic Levels: 0  
                                                                                   Logic: 0.289ns(12.251%), Route: 2.070ns(87.749%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652      17.558         ntclkbufg_6      
 DRM_178_316/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   7.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.213                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.291       5.375 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.868       7.243         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_232/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.243         Logic Levels: 0  
                                                                                   Logic: 0.291ns(13.478%), Route: 1.868ns(86.522%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      15.906 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.531      17.437         ntclkbufg_6      
 DRM_26_232/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Recovery time                                          -0.096      17.481                          

 Data required time                                                 17.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.481                          
 Data arrival time                                                   7.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.238                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.224       4.962 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.567       5.529         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_292/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.529         Logic Levels: 0  
                                                                                   Logic: 0.224ns(28.319%), Route: 0.567ns(71.681%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_82_292/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                            0.012       4.786                          

 Data required time                                                  4.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.786                          
 Data arrival time                                                   5.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.743                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.224       4.962 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.589       5.551         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_272/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.551         Logic Levels: 0  
                                                                                   Logic: 0.224ns(27.552%), Route: 0.589ns(72.448%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_82_272/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                            0.012       4.786                          

 Data required time                                                  4.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.786                          
 Data arrival time                                                   5.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.765                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.652       4.738         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.224       4.962 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.865       5.827         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_272/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.827         Logic Levels: 0  
                                                                                   Logic: 0.224ns(20.569%), Route: 0.865ns(79.431%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.708       5.084         ntclkbufg_6      
 DRM_54_272/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                            0.012       4.786                          

 Data required time                                                  4.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.786                          
 Data arrival time                                                   5.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.041                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMA_298_60/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_298_60/Q2                    tco                   0.290       5.245 r       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.291       5.536         rstn_1ms[7]      
 CLMS_298_69/Y0                    td                    0.487       6.023 r       N154_10/gateop_perm/Z
                                   net (fanout=2)        0.433       6.456         _N96814          
 CLMS_298_61/Y0                    td                    0.341       6.797 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.385       7.182         ms72xx_ctl/N0_rnmt
 CLMS_298_69/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.182         Logic Levels: 2  
                                                                                   Logic: 1.118ns(50.202%), Route: 1.109ns(49.798%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N49             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_5      
 CLMS_298_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Recovery time                                          -0.617     104.159                          

 Data required time                                                104.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.159                          
 Data arrival time                                                   7.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.977                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N49             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_5      
 CLMA_298_60/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_298_60/Q0                    tco                   0.222       4.835 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.920         rstn_1ms[5]      
 CLMS_298_61/Y1                    td                    0.156       5.076 f       N154_9/gateop_perm/Z
                                   net (fanout=2)        0.196       5.272         _N96813          
 CLMS_298_61/Y0                    td                    0.155       5.427 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.323       5.750         ms72xx_ctl/N0_rnmt
 CLMS_298_69/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.750         Logic Levels: 2  
                                                                                   Logic: 0.533ns(46.878%), Route: 0.604ns(53.122%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N49             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_5      
 CLMS_298_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                           -0.220       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                   5.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.328                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_in_1d/opit_0/CLK
Endpoint    : hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 CLMA_154_49/CLK                                                           r       hdmi_in/vs_in_1d/opit_0/CLK

 CLMA_154_49/Q1                    tco                   0.291       6.726 r       hdmi_in/vs_in_1d/opit_0/Q
                                   net (fanout=1)        0.125       6.851         hdmi_in/vs_in_1d 
 CLMA_154_48/Y1                    td                    0.468       7.319 r       hdmi_in/N48_1/gateop_perm/Z
                                   net (fanout=85)       1.110       8.429         hdmi_in/rst_scaler
 DRM_178_4/RSTB[0]                                                         r       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.429         Logic Levels: 1  
                                                                                   Logic: 0.759ns(38.064%), Route: 1.235ns(61.936%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N46             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_4      
 DRM_178_4/CLKB[0]                                                         r       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Recovery time                                          -0.139      12.726                          

 Data required time                                                 12.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.726                          
 Data arrival time                                                   8.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.297                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_in_1d/opit_0/CLK
Endpoint    : hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 CLMA_154_49/CLK                                                           r       hdmi_in/vs_in_1d/opit_0/CLK

 CLMA_154_49/Q1                    tco                   0.291       6.726 r       hdmi_in/vs_in_1d/opit_0/Q
                                   net (fanout=1)        0.125       6.851         hdmi_in/vs_in_1d 
 CLMA_154_48/Y1                    td                    0.468       7.319 r       hdmi_in/N48_1/gateop_perm/Z
                                   net (fanout=85)       1.110       8.429         hdmi_in/rst_scaler
 DRM_178_4/RSTA[0]                                                         r       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.429         Logic Levels: 1  
                                                                                   Logic: 0.759ns(38.064%), Route: 1.235ns(61.936%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N46             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      12.685         ntclkbufg_4      
 DRM_178_4/CLKA[0]                                                         r       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Recovery time                                          -0.134      12.731                          

 Data required time                                                 12.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.731                          
 Data arrival time                                                   8.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.302                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.965
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 CLMS_102_129/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_102_129/Q2                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.771       8.495         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_68/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.495         Logic Levels: 0  
                                                                                   Logic: 0.289ns(14.029%), Route: 1.771ns(85.971%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N46             
 USCM_84_109/CLK_USCM              td                    0.000      11.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.545      12.699         ntclkbufg_4      
 DRM_26_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.129                          
 clock uncertainty                                      -0.250      12.879                          

 Recovery time                                          -0.055      12.824                          

 Data required time                                                 12.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.824                          
 Data arrival time                                                   8.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.329                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_4      
 CLMS_102_129/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_102_129/Q2                   tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.526       6.701         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.224ns(29.867%), Route: 0.526ns(70.133%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.514                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_4      
 CLMS_102_129/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_102_129/Q2                   tco                   0.228       6.179 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.651       6.830         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.830         Logic Levels: 0  
                                                                                   Logic: 0.228ns(25.939%), Route: 0.651ns(74.061%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 DRM_142_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                           -0.028       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.159                          
 Data arrival time                                                   6.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.420 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.951         ntclkbufg_4      
 CLMS_102_129/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_102_129/Q2                   tco                   0.228       6.179 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.804       6.983         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_88/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.983         Logic Levels: 0  
                                                                                   Logic: 0.228ns(22.093%), Route: 0.804ns(77.907%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       4.850 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       6.435         ntclkbufg_4      
 DRM_82_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.430       6.005                          
 clock uncertainty                                       0.200       6.205                          

 Removal time                                           -0.028       6.177                          

 Data required time                                                  6.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.177                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.708      11.077         ntclkbufg_0      
 CLMA_94_260/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_94_260/Q0                    tco                   0.287      11.364 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.738      13.102         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_30_205/Y3                    td                    0.197      13.299 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.908      15.207         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.346 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.346         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.249 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.345         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.345         Logic Levels: 3  
                                                                                   Logic: 4.526ns(54.741%), Route: 3.742ns(45.259%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.585      10.954         ntclkbufg_0      
 CLMS_94_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_94_237/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=152)      2.708      13.949         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      14.088 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.088         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.941 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      18.028         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  18.028         Logic Levels: 2  
                                                                                   Logic: 4.279ns(60.489%), Route: 2.795ns(39.511%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.708      11.077         ntclkbufg_0      
 CLMS_66_329/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_66_329/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.780      12.144         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      12.283 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.283         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      16.136 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      16.233         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  16.233         Logic Levels: 2  
                                                                                   Logic: 4.279ns(82.991%), Route: 0.877ns(17.009%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_242_81/CLK         key_ctl_gamma/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_242_81/CLK         key_ctl_gamma/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_298_221/CLK        key_ctl_gamma/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_50_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_145/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.530       5.950           0.420           High Pulse Width  CLMA_230_37/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.530       5.950           0.420           Low Pulse Width   CLMA_230_37/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.530       5.950           0.420           High Pulse Width  CLMA_230_37/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_222_33/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_222_33/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_222_33/CLK         cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width  CLMS_282_109/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_282_109/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_282_109/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width  CLMS_158_161/CLK        cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_158_161/CLK        cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_158_161/CLK        cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.893       6.410           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_306_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_222_20/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_222_20/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_222_20/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width  DRM_82_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_82_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_214_149/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_214_149/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_214_149/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_278_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_278_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_278_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_290_148/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_290_148/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_290_148/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_50_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_249/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.427       5.015         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.222       5.237 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.571       6.808         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_50_252/Y0                    td                    0.226       7.034 f       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.355       7.389         _N23369          
                                   td                    0.365       7.754 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.754         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
 CLMA_46_252/COUT                  td                    0.044       7.798 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.798         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15807
                                   td                    0.044       7.842 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.842         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15809
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.842         Logic Levels: 3  
                                                                                   Logic: 1.122ns(25.073%), Route: 3.353ns(74.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_46_256/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Setup time                                             -0.128      23.269                          

 Data required time                                                 23.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.269                          
 Data arrival time                                                   7.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_50_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_249/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.427       5.015         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.222       5.237 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.571       6.808         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_50_252/Y0                    td                    0.226       7.034 f       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.355       7.389         _N23369          
                                   td                    0.365       7.754 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.754         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
 CLMA_46_252/COUT                  td                    0.044       7.798 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.798         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15807
 CLMA_46_256/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.798         Logic Levels: 3  
                                                                                   Logic: 1.078ns(24.329%), Route: 3.353ns(75.671%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_46_256/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Setup time                                             -0.132      23.265                          

 Data required time                                                 23.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.265                          
 Data arrival time                                                   7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_50_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_249/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.427       5.015         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.222       5.237 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.571       6.808         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_50_252/Y0                    td                    0.226       7.034 f       _N23369_inv/gateop_perm/Z
                                   net (fanout=8)        0.355       7.389         _N23369          
                                   td                    0.353       7.742 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.742         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N15805
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.742         Logic Levels: 2  
                                                                                   Logic: 1.022ns(23.360%), Route: 3.353ns(76.640%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMA_46_252/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Setup time                                             -0.128      23.269                          

 Data required time                                                 23.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.269                          
 Data arrival time                                                   7.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.527                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  -0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.406       2.281         nt_sys_clk       
 CLMS_214_93/CLK                                                           r       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMS_214_93/Q0                    tco                   0.179       2.460 f       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.061       2.521         key_ctl_saturation/btn_deb
 CLMA_214_92/B4                                                            f       key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.521         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.580       2.611         nt_sys_clk       
 CLMA_214_92/CLK                                                           r       key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.314       2.297                          
 clock uncertainty                                       0.000       2.297                          

 Hold time                                              -0.029       2.268                          

 Data required time                                                  2.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.268                          
 Data arrival time                                                   2.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_rotate/u_btn_deb/btn_in_reg[0]/opit_0/CLK
Endpoint    : key_ctl_rotate/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.642
  Launch Clock Delay      :  2.316
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.441       2.316         nt_sys_clk       
 CLMS_162_293/CLK                                                          r       key_ctl_rotate/u_btn_deb/btn_in_reg[0]/opit_0/CLK

 CLMS_162_293/Q2                   tco                   0.180       2.496 f       key_ctl_rotate/u_btn_deb/btn_in_reg[0]/opit_0/Q
                                   net (fanout=1)        0.060       2.556         key_ctl_rotate/u_btn_deb/btn_in_reg [0]
 CLMS_162_293/A4                                                           f       key_ctl_rotate/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.556         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.611       2.642         nt_sys_clk       
 CLMS_162_293/CLK                                                          r       key_ctl_rotate/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.319       2.323                          
 clock uncertainty                                       0.000       2.323                          

 Hold time                                              -0.029       2.294                          

 Data required time                                                  2.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.294                          
 Data arrival time                                                   2.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.869
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       1.994       2.869         nt_sys_clk       
 CLMA_154_29/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_154_29/Q3                    tco                   0.178       3.047 f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.059       3.106         power_on_delay_inst/cnt2 [0]
 CLMA_154_29/D4                                                            f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.106         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=82)       2.170       3.201         nt_sys_clk       
 CLMA_154_29/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.332       2.869                          
 clock uncertainty                                       0.000       2.869                          

 Hold time                                              -0.028       2.841                          

 Data required time                                                  2.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.841                          
 Data arrival time                                                   3.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_22_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_185/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.407       7.364         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_18_208/Y3                    td                    0.222       7.586 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.259       7.845         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.213 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.213         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_209/Y3                    td                    0.387       8.600 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.287       8.887         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_30_209/Y1                    td                    0.151       9.038 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.514       9.552         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_22_232/COUT                  td                    0.391       9.943 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.943         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15879
 CLMA_22_236/Y0                    td                    0.206      10.149 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.260      10.409         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_18_237/Y3                    td                    0.151      10.560 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.402      10.962         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27550
 CLMA_30_232/Y1                    td                    0.359      11.321 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[8]/gateop/F
                                   net (fanout=1)        0.385      11.706         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27719
 CLMS_22_241/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.706         Logic Levels: 7  
                                                                                   Logic: 2.456ns(49.416%), Route: 2.514ns(50.584%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_22_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.308      16.063                          

 Data required time                                                 16.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.063                          
 Data arrival time                                                  11.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_22_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_185/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.407       7.364         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_18_208/Y3                    td                    0.222       7.586 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.259       7.845         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.213 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.213         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_22_209/Y3                    td                    0.387       8.600 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.287       8.887         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_30_209/Y1                    td                    0.151       9.038 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.514       9.552         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_22_232/COUT                  td                    0.391       9.943 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.943         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N15879
 CLMA_22_236/Y0                    td                    0.206      10.149 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.260      10.409         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_18_237/Y3                    td                    0.151      10.560 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.504      11.064         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27550
 CLMA_30_244/Y3                    td                    0.243      11.307 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/gateop/F
                                   net (fanout=1)        0.302      11.609         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N27726
 CLMS_22_249/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.609         Logic Levels: 7  
                                                                                   Logic: 2.340ns(48.020%), Route: 2.533ns(51.980%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_22_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.308      16.063                          

 Data required time                                                 16.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.063                          
 Data arrival time                                                  11.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_14_209/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/CLK

 CLMS_14_209/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[44]/opit_0_inv/Q
                                   net (fanout=4)        0.667       7.623         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/dqs_read_data [44]
 CLMS_42_181/Y3                    td                    0.358       7.981 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_33/gateop_perm/Z
                                   net (fanout=1)        0.877       8.858         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N98341
 CLMA_18_260/Y3                    td                    0.151       9.009 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N202_41/gateop_perm/Z
                                   net (fanout=2)        0.987       9.996         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N89904
 CLMA_66_212/Y3                    td                    0.151      10.147 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N21_1/gateop_perm/Z
                                   net (fanout=4)        0.676      10.823         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N98350
 CLMS_18_225/Y2                    td                    0.150      10.973 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gate_check/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.313      11.286         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/_N16
 CLMS_34_225/Y2                    td                    0.150      11.436 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/N57_12_or[1]/gateop_perm/Z
                                   net (fanout=1)        0.393      11.829         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_next_state [1]
 CLMS_18_225/B4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.829         Logic Levels: 5  
                                                                                   Logic: 1.180ns(23.169%), Route: 3.913ns(76.831%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_18_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.079      16.288                          

 Data required time                                                 16.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.288                          
 Data arrival time                                                  11.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMA_70_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/CLK

 CLMA_70_160/Q3                    tco                   0.178       6.565 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/Q
                                   net (fanout=2)        0.237       6.802         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [13]
 CLMS_62_165/BD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WD

 Data arrival time                                                   6.802         Logic Levels: 0  
                                                                                   Logic: 0.178ns(42.892%), Route: 0.237ns(57.108%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_62_165/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.802                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/CLK

 CLMA_10_232/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       6.626         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass
 CLMA_10_232/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.626         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.184       6.403                          

 Data required time                                                  6.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.403                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMA_46_112/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_112/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.060       6.627         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt [1]
 CLMA_46_112/B3                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.627         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMA_46_112/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.184       6.403                          

 Data required time                                                  6.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.403                          
 Data arrival time                                                   6.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_230_28/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_28/Q2                    tco                   0.223       3.598 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.272       3.870         cmos1_href_d0    
 CLMA_230_37/Y2                    td                    0.227       4.097 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.518       4.615         cmos1_8_16bit/N11
 CLMA_242_68/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   4.615         Logic Levels: 1  
                                                                                   Logic: 0.450ns(36.290%), Route: 0.790ns(63.710%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N47             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_242_68/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.915                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_230_28/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_28/Q2                    tco                   0.223       3.598 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.272       3.870         cmos1_href_d0    
 CLMA_230_37/Y2                    td                    0.227       4.097 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.518       4.615         cmos1_8_16bit/N11
 CLMA_242_68/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   4.615         Logic Levels: 1  
                                                                                   Logic: 0.450ns(36.290%), Route: 0.790ns(63.710%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N47             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_242_68/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.915                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_230_28/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_230_28/Q2                    tco                   0.223       3.598 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.272       3.870         cmos1_href_d0    
 CLMA_230_37/Y2                    td                    0.227       4.097 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.518       4.615         cmos1_8_16bit/N11
 CLMA_242_68/CE                                                            f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   4.615         Logic Levels: 1  
                                                                                   Logic: 0.450ns(36.290%), Route: 0.790ns(63.710%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N47             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_242_68/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.915                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r1/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMA_242_52/CLK                                                           r       cmos1_8_16bit/de_i_r1/opit_0/CLK

 CLMA_242_52/Q2                    tco                   0.180       3.352 f       cmos1_8_16bit/de_i_r1/opit_0/Q
                                   net (fanout=1)        0.058       3.410         cmos1_8_16bit/de_i_r1
 CLMA_242_52/D0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_242_52/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.065       3.308                          

 Data required time                                                  3.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.308                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/vs_i_reg/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMA_202_108/CLK                                                          r       cmos1_vsync_d0/opit_0/CLK

 CLMA_202_108/Q1                   tco                   0.184       3.356 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=3)        0.133       3.489         cmos1_vsync_d0   
 CLMA_202_108/M1                                                           r       cmos1_8_16bit/vs_i_reg/opit_0/D

 Data arrival time                                                   3.489         Logic Levels: 0  
                                                                                   Logic: 0.184ns(58.044%), Route: 0.133ns(41.956%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_202_108/CLK                                                          r       cmos1_8_16bit/vs_i_reg/opit_0/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.011       3.362                          

 Data required time                                                  3.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.362                          
 Data arrival time                                                   3.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMA_230_37/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_230_37/Q1                    tco                   0.180       3.352 f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.131       3.483         cmos1_8_16bit/cnt [1]
 CLMA_230_37/B4                                                            f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N47             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_230_37/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.172                          
 clock uncertainty                                       0.200       3.372                          

 Hold time                                              -0.029       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.861
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.936 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.861         ntclkbufg_8      
 CLMS_134_13/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_134_13/Q3                    tco                   0.220       4.081 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.511       4.592         cmos2_href_d0    
 CLMA_154_20/Y3                    td                    0.222       4.814 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.043       5.857         cmos2_8_16bit/N11
 CLMS_226_21/CE                                                            f       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   5.857         Logic Levels: 1  
                                                                                   Logic: 0.442ns(22.144%), Route: 1.554ns(77.856%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.517 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.412         ntclkbufg_8      
 CLMS_226_21/CLK                                                           r       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.319      15.731                          
 clock uncertainty                                      -0.250      15.481                          

 Setup time                                             -0.476      15.005                          

 Data required time                                                 15.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.005                          
 Data arrival time                                                   5.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.148                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.861
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.936 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.861         ntclkbufg_8      
 CLMS_134_13/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_134_13/Q3                    tco                   0.220       4.081 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.511       4.592         cmos2_href_d0    
 CLMA_154_20/Y3                    td                    0.222       4.814 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.043       5.857         cmos2_8_16bit/N11
 CLMS_226_21/CE                                                            f       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CE

 Data arrival time                                                   5.857         Logic Levels: 1  
                                                                                   Logic: 0.442ns(22.144%), Route: 1.554ns(77.856%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.517 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.412         ntclkbufg_8      
 CLMS_226_21/CLK                                                           r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                         0.319      15.731                          
 clock uncertainty                                      -0.250      15.481                          

 Setup time                                             -0.476      15.005                          

 Data required time                                                 15.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.005                          
 Data arrival time                                                   5.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.148                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.861
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.936 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.861         ntclkbufg_8      
 CLMS_134_13/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_134_13/Q3                    tco                   0.220       4.081 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.511       4.592         cmos2_href_d0    
 CLMA_154_20/Y3                    td                    0.222       4.814 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.043       5.857         cmos2_8_16bit/N11
 CLMS_226_21/CE                                                            f       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CE

 Data arrival time                                                   5.857         Logic Levels: 1  
                                                                                   Logic: 0.442ns(22.144%), Route: 1.554ns(77.856%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.517 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.412         ntclkbufg_8      
 CLMS_226_21/CLK                                                           r       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                         0.319      15.731                          
 clock uncertainty                                      -0.250      15.481                          

 Setup time                                             -0.476      15.005                          

 Data required time                                                 15.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.005                          
 Data arrival time                                                   5.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.148                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.512         ntclkbufg_8      
 CLMA_226_20/CLK                                                           r       cmos2_d_d0[3]/opit_0/CLK

 CLMA_226_20/Q0                    tco                   0.182       3.694 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.287       3.981         cmos2_d_d0[3]    
 CLMS_222_33/M3                                                            r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   3.981         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.806%), Route: 0.287ns(61.194%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.936 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.861         ntclkbufg_8      
 CLMS_222_33/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[7]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.512         ntclkbufg_8      
 CLMS_226_13/CLK                                                           r       cmos2_d_d0[7]/opit_0/CLK

 CLMS_226_13/Q3                    tco                   0.182       3.694 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.288       3.982         cmos2_d_d0[7]    
 CLMA_230_20/M0                                                            r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.723%), Route: 0.288ns(61.277%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.936 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.861         ntclkbufg_8      
 CLMA_230_20/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[9]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.617 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.512         ntclkbufg_8      
 CLMS_222_33/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK

 CLMS_222_33/Q0                    tco                   0.182       3.694 r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.288       3.982         cmos2_8_16bit/pdata_i_reg [1]
 CLMA_226_32/M3                                                            r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.723%), Route: 0.288ns(61.277%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.936 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.861         ntclkbufg_8      
 CLMA_226_32/CLK                                                           r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N47             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_230_88/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_88/Q3                    tco                   0.220      15.890 f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.305      16.195         cmos1_mix/saturation_data_raw [3]
 CLMA_230_109/Y1                   td                    0.359      16.554 f       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.613      17.167         cmos1_mix/rx_RGB_DATA_B [6]
 CLMS_242_137/Y3                   td                    0.243      17.410 f       cmos1_mix/u_rgb_togrey/N22_m2_m2_a1_ab3/gateop_perm/Z
                                   net (fanout=2)        0.259      17.669         cmos1_mix/u_rgb_togrey/_N7510
 CLMA_246_132/COUT                 td                    0.397      18.066 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.066         cmos1_mix/u_rgb_togrey/_N16839
 CLMA_246_136/Y0                   td                    0.206      18.272 f       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.352      18.624         cmos1_mix/u_rgb_togrey/_N1142
                                   td                    0.250      18.874 f       cmos1_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.874         cmos1_mix/u_rgb_togrey/_N16901
                                                                           f       cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/Cin

 Data arrival time                                                  18.874         Logic Levels: 4  
                                                                                   Logic: 1.675ns(52.278%), Route: 1.529ns(47.722%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N47             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 CLMA_242_136/CLK                                                          r       cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Setup time                                             -0.115      27.150                          

 Data required time                                                 27.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.150                          
 Data arrival time                                                  18.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.276                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/I01
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N47             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_230_88/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_88/Q3                    tco                   0.220      15.890 f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.305      16.195         cmos1_mix/saturation_data_raw [3]
 CLMA_230_109/Y1                   td                    0.359      16.554 f       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.613      17.167         cmos1_mix/rx_RGB_DATA_B [6]
 CLMS_242_137/Y3                   td                    0.243      17.410 f       cmos1_mix/u_rgb_togrey/N22_m2_m2_a1_ab3/gateop_perm/Z
                                   net (fanout=2)        0.259      17.669         cmos1_mix/u_rgb_togrey/_N7510
 CLMA_246_132/COUT                 td                    0.397      18.066 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.066         cmos1_mix/u_rgb_togrey/_N16839
 CLMA_246_136/Y1                   td                    0.366      18.432 f       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.251      18.683         cmos1_mix/u_rgb_togrey/_N1143
 CLMA_242_136/C1                                                           f       cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/I01

 Data arrival time                                                  18.683         Logic Levels: 4  
                                                                                   Logic: 1.585ns(52.605%), Route: 1.428ns(47.395%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N47             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 CLMA_242_136/CLK                                                          r       cmos1_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Setup time                                             -0.190      27.075                          

 Data required time                                                 27.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.075                          
 Data arrival time                                                  18.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.392                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/I11
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N47             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_230_88/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_88/Q3                    tco                   0.220      15.890 f       cmos1_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.305      16.195         cmos1_mix/saturation_data_raw [3]
 CLMA_230_109/Y1                   td                    0.359      16.554 f       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.613      17.167         cmos1_mix/rx_RGB_DATA_B [6]
 CLMS_242_137/Y3                   td                    0.243      17.410 f       cmos1_mix/u_rgb_togrey/N22_m2_m2_a1_ab3/gateop_perm/Z
                                   net (fanout=2)        0.259      17.669         cmos1_mix/u_rgb_togrey/_N7510
 CLMA_246_132/COUT                 td                    0.397      18.066 r       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.066         cmos1_mix/u_rgb_togrey/_N16839
 CLMA_246_136/Y0                   td                    0.206      18.272 f       cmos1_mix/u_rgb_togrey/N22_m2_a1_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.352      18.624         cmos1_mix/u_rgb_togrey/_N1142
 CLMA_242_136/B1                                                           f       cmos1_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/I11

 Data arrival time                                                  18.624         Logic Levels: 4  
                                                                                   Logic: 1.425ns(48.240%), Route: 1.529ns(51.760%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N47             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 CLMA_242_136/CLK                                                          r       cmos1_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Setup time                                             -0.170      27.095                          

 Data required time                                                 27.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.095                          
 Data arrival time                                                  18.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.471                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N47             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_274_108/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_274_108/Q0                   tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.160       3.768         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_270_105/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WADM4

 Data arrival time                                                   3.768         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.802%), Route: 0.160ns(47.198%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N47             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_270_105/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_4/ram32x1dp/WCLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.293       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   3.768                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.173                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N47             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_274_108/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_274_108/Q0                   tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.160       3.768         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_270_105/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WADM4

 Data arrival time                                                   3.768         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.802%), Route: 0.160ns(47.198%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N47             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_270_105/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.293       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                   3.768                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.173                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_28_6/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N47             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMA_254_168/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_254_168/Q0                   tco                   0.179       3.608 f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.159       3.767         cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_254_165/CE                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_28_6/ram32x1dp/WADM4

 Data arrival time                                                   3.767         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.959%), Route: 0.159ns(47.041%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N47             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_254_165/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_28_6/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.767                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.170                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/Y[1]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.670
  Launch Clock Delay      :  8.039
  Clock Pessimism Removal :  1.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.443      17.429         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.697 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.697         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.697 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.989         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.989 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.950      19.939         ntclkbufg_2      
 CLMA_230_40/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_40/Q0                    tco                   0.245      20.184 r       cmos2_mix/u_saturation/saturation_data_raw[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.160      20.344         cmos2_mix/saturation_data_raw [6]
 CLMA_226_40/Y2                    td                    0.379      20.723 f       cmos2_mix/N50[6]/gateop_perm/Z
                                   net (fanout=1)        0.507      21.230         cmos2_mix/rx_RGB_DATA_G [3]
 APM_206_28/Y[1]                                                           f       cmos2_mix/u_rgb_togrey/N16/gopapm/Y[1]

 Data arrival time                                                  21.230         Logic Levels: 1  
                                                                                   Logic: 0.624ns(48.335%), Route: 0.667ns(51.665%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420      28.092         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.292 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.292         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.292 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.575         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.575 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895      30.470         ntclkbufg_2      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.326      31.796                          
 clock uncertainty                                      -0.250      31.546                          

 Setup time                                             -1.761      29.785                          

 Data required time                                                 29.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.785                          
 Data arrival time                                                  21.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.555                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/Y[2]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.670
  Launch Clock Delay      :  8.039
  Clock Pessimism Removal :  1.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.443      17.429         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.697 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.697         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.697 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.989         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.989 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.950      19.939         ntclkbufg_2      
 CLMA_242_40/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_40/Q2                    tco                   0.245      20.184 r       cmos2_mix/u_saturation/saturation_data_raw[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.375      20.559         cmos2_mix/saturation_data_raw [7]
 CLMA_226_40/Y0                    td                    0.150      20.709 f       cmos2_mix/N50[7]/gateop_perm/Z
                                   net (fanout=1)        0.513      21.222         cmos2_mix/rx_RGB_DATA_G [4]
 APM_206_28/Y[2]                                                           f       cmos2_mix/u_rgb_togrey/N16/gopapm/Y[2]

 Data arrival time                                                  21.222         Logic Levels: 1  
                                                                                   Logic: 0.395ns(30.787%), Route: 0.888ns(69.213%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420      28.092         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.292 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.292         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.292 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.575         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.575 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895      30.470         ntclkbufg_2      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.326      31.796                          
 clock uncertainty                                      -0.250      31.546                          

 Setup time                                             -1.761      29.785                          

 Data required time                                                 29.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.785                          
 Data arrival time                                                  21.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.563                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/Y[5]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.670
  Launch Clock Delay      :  8.039
  Clock Pessimism Removal :  1.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.443      17.429         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.697 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.697         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.697 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.989         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.989 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.950      19.939         ntclkbufg_2      
 CLMS_226_53/CLK                                                           f       cmos2_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_53/Q0                    tco                   0.245      20.184 r       cmos2_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.161      20.345         cmos2_mix/saturation_data_raw [10]
 CLMA_226_48/Y2                    td                    0.264      20.609 f       cmos2_mix/N50[10]/gateop_perm/Z
                                   net (fanout=1)        0.543      21.152         cmos2_mix/rx_RGB_DATA_G [7]
 APM_206_28/Y[5]                                                           f       cmos2_mix/u_rgb_togrey/N16/gopapm/Y[5]

 Data arrival time                                                  21.152         Logic Levels: 1  
                                                                                   Logic: 0.509ns(41.962%), Route: 0.704ns(58.038%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420      28.092         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.292 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.292         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.292 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.575         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.575 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895      30.470         ntclkbufg_2      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.326      31.796                          
 clock uncertainty                                      -0.250      31.546                          

 Setup time                                             -1.761      29.785                          

 Data required time                                                 29.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.785                          
 Data arrival time                                                  21.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.633                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_2/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.336
  Launch Clock Delay      :  6.670
  Clock Pessimism Removal :  -0.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420       4.292         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.492 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.492         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.492 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.775         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895       6.670         ntclkbufg_2      
 CLMA_174_152/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_174_152/Q0                   tco                   0.179       6.849 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.159       7.008         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_174_149/CE                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_2/ram32x1dp/WADM4

 Data arrival time                                                   7.008         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.959%), Route: 0.159ns(47.041%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.809       4.837         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.105 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.105         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.105 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.411         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.411 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.925       7.336         ntclkbufg_2      
 CLMS_174_149/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_2/ram32x1dp/WCLK
 clock pessimism                                        -0.651       6.685                          
 clock uncertainty                                       0.200       6.885                          

 Hold time                                               0.293       7.178                          

 Data required time                                                  7.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.178                          
 Data arrival time                                                   7.008                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.170                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_3/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.336
  Launch Clock Delay      :  6.670
  Clock Pessimism Removal :  -0.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420       4.292         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.492 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.492         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.492 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.775         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895       6.670         ntclkbufg_2      
 CLMA_174_152/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_174_152/Q0                   tco                   0.179       6.849 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.159       7.008         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_174_149/CE                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_3/ram32x1dp/WADM4

 Data arrival time                                                   7.008         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.959%), Route: 0.159ns(47.041%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.809       4.837         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.105 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.105         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.105 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.411         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.411 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.925       7.336         ntclkbufg_2      
 CLMS_174_149/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_8_3/ram32x1dp/WCLK
 clock pessimism                                        -0.651       6.685                          
 clock uncertainty                                       0.200       6.885                          

 Hold time                                               0.293       7.178                          

 Data required time                                                  7.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.178                          
 Data arrival time                                                   7.008                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.170                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_3_4/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.336
  Launch Clock Delay      :  6.670
  Clock Pessimism Removal :  -0.651

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420       4.292         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.492 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.492         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.492 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.775         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895       6.670         ntclkbufg_2      
 CLMA_190_108/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/CLK

 CLMA_190_108/Q0                   tco                   0.179       6.849 f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=258)      0.160       7.009         cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_190_105/CE                                                           f       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_3_4/ram32x1dp/WADM4

 Data arrival time                                                   7.009         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.802%), Route: 0.160ns(47.198%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.809       4.837         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.105 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.105         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.105 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.411         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.411 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.925       7.336         ntclkbufg_2      
 CLMS_190_105/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_3_4/ram32x1dp/WCLK
 clock pessimism                                        -0.651       6.685                          
 clock uncertainty                                       0.200       6.885                          

 Hold time                                               0.293       7.178                          

 Data required time                                                  7.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.178                          
 Data arrival time                                                   7.009                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[8]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[0]                 tco                   1.780       4.985 f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.721       6.706         fram_buf/rd_buf/rd_cell3/rd_data_raw [8]
 CLMA_166_324/Y1                   td                    0.244       6.950 f       fram_buf/rd_buf/N31_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.382       7.332         fram_buf/rd_buf/_N34180
 CLMS_174_309/A0                                                           f       fram_buf/rd_buf/genblk1.read_data[8]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.332         Logic Levels: 1  
                                                                                   Logic: 2.024ns(49.043%), Route: 2.103ns(50.957%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 CLMS_174_309/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[8]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Setup time                                             -0.154      15.689                          

 Data required time                                                 15.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.689                          
 Data arrival time                                                   7.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.357                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[10]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[2]                 tco                   1.780       4.985 f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=1)        1.622       6.607         fram_buf/rd_buf/rd_cell3/rd_data_raw [10]
 CLMA_166_324/Y0                   td                    0.264       6.871 f       fram_buf/rd_buf/N31_5[10]/gateop_perm/Z
                                   net (fanout=1)        0.403       7.274         fram_buf/rd_buf/_N34182
 CLMS_174_309/C0                                                           f       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.274         Logic Levels: 1  
                                                                                   Logic: 2.044ns(50.233%), Route: 2.025ns(49.767%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 CLMS_174_309/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[10]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Setup time                                             -0.154      15.689                          

 Data required time                                                 15.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.689                          
 Data arrival time                                                   7.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.415                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[9]/opit_0_inv_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_356/QB0[1]                 tco                   1.780       4.985 f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.672       6.657         fram_buf/rd_buf/rd_cell3/rd_data_raw [9]
 CLMA_166_324/Y2                   td                    0.227       6.884 f       fram_buf/rd_buf/N31_5[9]/gateop_perm/Z
                                   net (fanout=1)        0.387       7.271         fram_buf/rd_buf/_N34181
 CLMS_174_309/D0                                                           f       fram_buf/rd_buf/genblk1.read_data[9]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.271         Logic Levels: 1  
                                                                                   Logic: 2.007ns(49.361%), Route: 2.059ns(50.639%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 CLMS_174_309/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[9]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Setup time                                             -0.148      15.695                          

 Data required time                                                 15.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.695                          
 Data arrival time                                                   7.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.424                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_170_280/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_170_280/Q3                   tco                   0.178       3.174 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       3.236         sync_vg/h_count [0]
 CLMA_170_280/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.236         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 CLMA_170_280/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.996                          
 clock uncertainty                                       0.000       2.996                          

 Hold time                                              -0.028       2.968                          

 Data required time                                                  2.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.968                          
 Data arrival time                                                   3.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_230_297/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[5]/opit_0_A2Q21/CLK

 CLMA_230_297/Q0                   tco                   0.182       3.178 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[5]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.234       3.412         fram_buf/rd_buf/u_osd_display/osd_ram_addr [4]
 DRM_234_292/ADA0[4]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.750%), Route: 0.234ns(56.250%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_234_292/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_230_305/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK

 CLMA_230_305/Q0                   tco                   0.182       3.178 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.234       3.412         fram_buf/rd_buf/u_osd_display/osd_ram_addr [12]
 DRM_234_292/ADA0[12]                                                      r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.750%), Route: 0.234ns(56.250%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_234_292/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_100/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_100/Q2                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       3.582         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_294_105/Y1                   td                    0.359       3.941 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop/Z
                                   net (fanout=2)        0.251       4.192         ms72xx_ctl/ms7200_ctl/_N88270
 CLMA_298_104/Y1                   td                    0.224       4.416 f       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=18)       0.399       4.815         ms72xx_ctl/ms7200_ctl/N261
 CLMA_302_85/Y0                    td                    0.226       5.041 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.272       5.313         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_92/Y2                    td                    0.150       5.463 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.267       5.730         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_298_89/Y0                    td                    0.150       5.880 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.259       6.139         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_88/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.139         Logic Levels: 5  
                                                                                   Logic: 1.332ns(43.672%), Route: 1.718ns(56.328%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N49             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMA_302_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.305                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_100/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_100/Q2                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       3.582         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_294_105/Y1                   td                    0.359       3.941 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop/Z
                                   net (fanout=2)        0.251       4.192         ms72xx_ctl/ms7200_ctl/_N88270
 CLMA_298_104/Y1                   td                    0.224       4.416 f       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=18)       0.399       4.815         ms72xx_ctl/ms7200_ctl/N261
 CLMA_302_85/Y0                    td                    0.226       5.041 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.272       5.313         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_92/Y2                    td                    0.150       5.463 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.267       5.730         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_298_89/Y0                    td                    0.150       5.880 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.259       6.139         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_88/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.139         Logic Levels: 5  
                                                                                   Logic: 1.332ns(43.672%), Route: 1.718ns(56.328%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N49             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMA_302_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.305                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_100/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_100/Q2                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       3.582         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_294_105/Y1                   td                    0.359       3.941 f       ms72xx_ctl/ms7200_ctl/N1914_3/gateop/Z
                                   net (fanout=2)        0.253       4.194         ms72xx_ctl/ms7200_ctl/_N88270
 CLMA_298_104/Y0                   td                    0.162       4.356 r       ms72xx_ctl/ms7200_ctl/N1341_2/gateop_perm/Z
                                   net (fanout=6)        0.272       4.628         ms72xx_ctl/ms7200_ctl/_N88363
 CLMS_298_97/Y3                    td                    0.162       4.790 r       ms72xx_ctl/ms7200_ctl/N1877/gateop_perm/Z
                                   net (fanout=5)        0.166       4.956         ms72xx_ctl/ms7200_ctl/N1321
 CLMS_298_93/Y3                    td                    0.358       5.314 f       ms72xx_ctl/ms7200_ctl/N1844_7_or[1]_4/gateop_perm/Z
                                   net (fanout=5)        0.172       5.486         ms72xx_ctl/ms7200_ctl/_N88403
 CLMA_302_92/Y0                    td                    0.162       5.648 r       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.248       5.896         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMS_298_89/Y2                    td                    0.227       6.123 f       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.305       6.428         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_314_88/B4                                                            f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.428         Logic Levels: 6  
                                                                                   Logic: 1.653ns(49.506%), Route: 1.686ns(50.494%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N49             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMA_314_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.079     102.841                          

 Data required time                                                102.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.841                          
 Data arrival time                                                   6.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.413                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/D
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_314_84/CLK                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK

 CLMA_314_84/Q0                    tco                   0.179       3.061 f       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.192         ms72xx_ctl/iic_dri_rx/receiv_data [3]
 CLMA_314_84/AD                                                            f       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/D

 Data arrival time                                                   3.192         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_314_84/CLK                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_322_96/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_322_96/Q1                    tco                   0.180       3.062 f       ms72xx_ctl/iic_dri_rx/twr_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       3.124         ms72xx_ctl/iic_dri_rx/twr_cnt [1]
 CLMA_322_96/C4                                                            f       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_322_96/CLK                                                           r       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                              -0.028       2.855                          

 Data required time                                                  2.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.855                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_298_128/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK

 CLMA_298_128/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.063       3.123         ms72xx_ctl/iic_dri_tx/trans_byte [2]
 CLMA_298_128/D4                                                           f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.123         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_128/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.266       3.588         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y0                    td                    0.378       3.966 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.133         coms1_reg_config/_N1849
 CLMS_218_17/Y0                    td                    0.226       4.359 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.261       4.620         coms1_reg_config/N8
                                   td                    0.365       4.985 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.985         coms1_reg_config/_N14719
 CLMA_222_12/COUT                  td                    0.044       5.029 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.029         coms1_reg_config/_N14721
                                   td                    0.044       5.073 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.073         coms1_reg_config/_N14723
 CLMA_222_16/COUT                  td                    0.044       5.117 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.117         coms1_reg_config/_N14725
 CLMA_222_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.117         Logic Levels: 4  
                                                                                   Logic: 1.324ns(65.610%), Route: 0.694ns(34.390%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N49             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.206      43.098                          
 clock uncertainty                                      -0.150      42.948                          

 Setup time                                             -0.132      42.816                          

 Data required time                                                 42.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.816                          
 Data arrival time                                                   5.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.699                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.266       3.588         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y0                    td                    0.378       3.966 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.133         coms1_reg_config/_N1849
 CLMS_218_17/Y0                    td                    0.226       4.359 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.261       4.620         coms1_reg_config/N8
                                   td                    0.365       4.985 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.985         coms1_reg_config/_N14719
 CLMA_222_12/COUT                  td                    0.044       5.029 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.029         coms1_reg_config/_N14721
                                   td                    0.044       5.073 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.073         coms1_reg_config/_N14723
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.073         Logic Levels: 3  
                                                                                   Logic: 1.280ns(64.843%), Route: 0.694ns(35.157%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N49             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.733                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_20/Q2                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.266       3.588         coms1_reg_config/clock_20k_cnt [0]
 CLMS_218_13/Y0                    td                    0.378       3.966 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       4.133         coms1_reg_config/_N1849
 CLMS_218_17/Y0                    td                    0.226       4.359 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.261       4.620         coms1_reg_config/N8
                                   td                    0.365       4.985 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.985         coms1_reg_config/_N14719
 CLMA_222_12/COUT                  td                    0.044       5.029 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.029         coms1_reg_config/_N14721
 CLMA_222_16/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.029         Logic Levels: 3  
                                                                                   Logic: 1.236ns(64.041%), Route: 0.694ns(35.959%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N49             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.773                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_222_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_222_12/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.134         coms1_reg_config/clock_20k_cnt [1]
 CLMA_222_12/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_222_12/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_222_16/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [5]
 CLMA_222_16/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_222_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_222_20/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.136         coms1_reg_config/clock_20k_cnt [9]
 CLMA_222_20/A1                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_222_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 DRM_178_68/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_68/QB0[4]                 tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=2)        0.691       6.491         hdmi_in/u_image_scaler/ram0_rd_data [4]
 CLMA_174_20/COUT                  td                    0.391       6.882 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.882         hdmi_in/u_image_scaler/_N15251
                                   td                    0.044       6.926 r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.926         hdmi_in/u_image_scaler/_N15253
                                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.926         Logic Levels: 1  
                                                                                   Logic: 2.215ns(76.222%), Route: 0.691ns(23.778%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_4      
 CLMA_174_24/CLK                                                           r       hdmi_in/u_image_scaler/pix[7]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.128      10.357                          

 Data required time                                                 10.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.357                          
 Data arrival time                                                   6.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.431                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 DRM_178_68/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_68/QB0[4]                 tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=2)        0.691       6.491         hdmi_in/u_image_scaler/ram0_rd_data [4]
 CLMA_174_20/COUT                  td                    0.391       6.882 r       hdmi_in/u_image_scaler/pix[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.882         hdmi_in/u_image_scaler/_N15251
 CLMA_174_24/CIN                                                           r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.882         Logic Levels: 1  
                                                                                   Logic: 2.171ns(75.856%), Route: 0.691ns(24.144%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_4      
 CLMA_174_24/CLK                                                           r       hdmi_in/u_image_scaler/pix[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.132      10.353                          

 Data required time                                                 10.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.353                          
 Data arrival time                                                   6.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.471                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 DRM_142_24/CLKB[0]                                                        r       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_24/QB0[2]                 tco                   1.780       5.800 f       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        0.533       6.333         hdmi_in/u_image_scaler/ram1_rd_data [10]
                                   td                    0.365       6.698 f       hdmi_in/u_image_scaler/N1280_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.698         hdmi_in/u_image_scaler/_N15240
 CLMA_138_48/COUT                  td                    0.044       6.742 r       hdmi_in/u_image_scaler/pix[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.742         hdmi_in/u_image_scaler/_N15242
                                   td                    0.044       6.786 r       hdmi_in/u_image_scaler/pix[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.786         hdmi_in/u_image_scaler/_N15244
                                                                           r       hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.786         Logic Levels: 1  
                                                                                   Logic: 2.233ns(80.730%), Route: 0.533ns(19.270%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_4      
 CLMA_138_52/CLK                                                           r       hdmi_in/u_image_scaler/pix[15]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.128      10.357                          

 Data required time                                                 10.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.357                          
 Data arrival time                                                   6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.571                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram0_wr_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_4      
 CLMA_174_48/CLK                                                           r       hdmi_in/u_image_scaler/ram0_wr_data[4]/opit_0_L5Q_perm/CLK

 CLMA_174_48/Q3                    tco                   0.182       3.906 r       hdmi_in/u_image_scaler/ram0_wr_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.240       4.146         hdmi_in/u_image_scaler/ram0_wr_data [4]
 DRM_178_68/DA0[4]                                                         r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                   4.146         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.128%), Route: 0.240ns(56.872%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 DRM_178_68/CLKA[0]                                                        r       hdmi_in/u_image_scaler/ram0/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                               0.102       4.045                          

 Data required time                                                  4.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.045                          
 Data arrival time                                                   4.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/ram1_wr_data[14]/opit_0/CLK
Endpoint    : hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_4      
 CLMA_146_32/CLK                                                           r       hdmi_in/u_image_scaler/ram1_wr_data[14]/opit_0/CLK

 CLMA_146_32/Q2                    tco                   0.180       3.904 f       hdmi_in/u_image_scaler/ram1_wr_data[14]/opit_0/Q
                                   net (fanout=1)        0.261       4.165         hdmi_in/u_image_scaler/ram1_wr_data [14]
 DRM_142_24/DA0[6]                                                         f       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   4.165         Logic Levels: 0  
                                                                                   Logic: 0.180ns(40.816%), Route: 0.261ns(59.184%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 DRM_142_24/CLKA[0]                                                        r       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                               0.119       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[2]/opit_0_A2Q21/I00
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_4      
 CLMA_138_44/CLK                                                           r       hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[0]/opit_0_L5Q_perm/CLK

 CLMA_138_44/Q0                    tco                   0.179       3.903 f       hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.965         hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line [0]
 CLMA_138_45/A0                                                            f       hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[2]/opit_0_A2Q21/I00

 Data arrival time                                                   3.965         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 CLMA_138_45/CLK                                                           r       hdmi_in/u_image_scaler/second_interpolated_pixel_cnt_per_line[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                              -0.078       3.861                          

 Data required time                                                  3.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.861                          
 Data arrival time                                                   3.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_202_152/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_202_152/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.254       7.209         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_202_148/Y1                   td                    0.360       7.569 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.400       7.969         ethernet_test/eth_udp_test/_N100064
 CLMA_198_172/Y0                   td                    0.226       8.195 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.257       8.452         ethernet_test/eth_udp_test/_N100088
 CLMS_198_169/Y1                   td                    0.151       8.603 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.369       8.972         ethernet_test/eth_udp_test/N710 [5]
 CLMS_202_177/Y2                   td                    0.381       9.353 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.284       9.637         ethernet_test/eth_udp_test/_N34061
                                   td                    0.368      10.005 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.005         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_210_176/COUT                 td                    0.044      10.049 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.049         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_210_180/Y0                   td                    0.206      10.255 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.281      10.536         ethernet_test/eth_udp_test/N94
 CLMS_202_177/Y3                   td                    0.360      10.896 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.391      11.287         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_202_152/RSCO                 td                    0.113      11.400 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.400         ntR413           
 CLMA_202_156/RSCO                 td                    0.113      11.513 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.513         ntR412           
 CLMA_202_160/RSCO                 td                    0.113      11.626 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.626         ntR411           
 CLMA_202_164/RSCO                 td                    0.113      11.739 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.739         ntR410           
 CLMA_202_168/RSCO                 td                    0.113      11.852 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.852         ntR409           
 CLMA_202_172/RSCO                 td                    0.113      11.965 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.965         ntR408           
 CLMA_202_176/RSCO                 td                    0.113      12.078 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.078         ntR407           
 CLMA_202_180/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  12.078         Logic Levels: 14 
                                                                                   Logic: 3.108ns(58.159%), Route: 2.236ns(41.841%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895    1005.650         ethernet_test/rgmii_clk
 CLMA_202_180/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.069    1006.719                          
 clock uncertainty                                      -0.050    1006.669                          

 Setup time                                             -0.269    1006.400                          

 Data required time                                               1006.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.400                          
 Data arrival time                                                  12.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.322                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_202_152/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_202_152/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.254       7.209         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_202_148/Y1                   td                    0.360       7.569 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.400       7.969         ethernet_test/eth_udp_test/_N100064
 CLMA_198_172/Y0                   td                    0.226       8.195 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.257       8.452         ethernet_test/eth_udp_test/_N100088
 CLMS_198_169/Y1                   td                    0.151       8.603 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.369       8.972         ethernet_test/eth_udp_test/N710 [5]
 CLMS_202_177/Y2                   td                    0.381       9.353 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.284       9.637         ethernet_test/eth_udp_test/_N34061
                                   td                    0.368      10.005 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.005         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_210_176/COUT                 td                    0.044      10.049 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.049         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_210_180/Y0                   td                    0.206      10.255 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.281      10.536         ethernet_test/eth_udp_test/N94
 CLMS_202_177/Y3                   td                    0.360      10.896 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.391      11.287         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_202_152/RSCO                 td                    0.113      11.400 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.400         ntR413           
 CLMA_202_156/RSCO                 td                    0.113      11.513 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.513         ntR412           
 CLMA_202_160/RSCO                 td                    0.113      11.626 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.626         ntR411           
 CLMA_202_164/RSCO                 td                    0.113      11.739 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.739         ntR410           
 CLMA_202_168/RSCO                 td                    0.113      11.852 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.852         ntR409           
 CLMA_202_172/RSCO                 td                    0.113      11.965 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.965         ntR408           
 CLMA_202_176/RSCO                 td                    0.113      12.078 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.078         ntR407           
 CLMA_202_180/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  12.078         Logic Levels: 14 
                                                                                   Logic: 3.108ns(58.159%), Route: 2.236ns(41.841%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895    1005.650         ethernet_test/rgmii_clk
 CLMA_202_180/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.069    1006.719                          
 clock uncertainty                                      -0.050    1006.669                          

 Setup time                                             -0.269    1006.400                          

 Data required time                                               1006.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.400                          
 Data arrival time                                                  12.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.322                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_202_152/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMA_202_152/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.254       7.209         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_202_148/Y1                   td                    0.360       7.569 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.400       7.969         ethernet_test/eth_udp_test/_N100064
 CLMA_198_172/Y0                   td                    0.226       8.195 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.257       8.452         ethernet_test/eth_udp_test/_N100088
 CLMS_198_169/Y1                   td                    0.151       8.603 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.369       8.972         ethernet_test/eth_udp_test/N710 [5]
 CLMS_202_177/Y2                   td                    0.381       9.353 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.284       9.637         ethernet_test/eth_udp_test/_N34061
                                   td                    0.368      10.005 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.005         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_210_176/COUT                 td                    0.044      10.049 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.049         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_210_180/Y0                   td                    0.206      10.255 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.281      10.536         ethernet_test/eth_udp_test/N94
 CLMS_202_177/Y3                   td                    0.360      10.896 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.391      11.287         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMA_202_152/RSCO                 td                    0.113      11.400 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.400         ntR413           
 CLMA_202_156/RSCO                 td                    0.113      11.513 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.513         ntR412           
 CLMA_202_160/RSCO                 td                    0.113      11.626 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.626         ntR411           
 CLMA_202_164/RSCO                 td                    0.113      11.739 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.739         ntR410           
 CLMA_202_168/RSCO                 td                    0.113      11.852 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.852         ntR409           
 CLMA_202_172/RSCO                 td                    0.113      11.965 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.965         ntR408           
 CLMA_202_176/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  11.965         Logic Levels: 13 
                                                                                   Logic: 2.995ns(57.255%), Route: 2.236ns(42.745%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895    1005.650         ethernet_test/rgmii_clk
 CLMA_202_176/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.069    1006.719                          
 clock uncertainty                                      -0.050    1006.669                          

 Setup time                                             -0.269    1006.400                          

 Data required time                                               1006.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.400                          
 Data arrival time                                                  11.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.435                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/ram_write_addr[1]/opit_0/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_242_280/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/ram_write_addr[1]/opit_0/CLK

 CLMA_242_280/Q0                   tco                   0.182       5.942 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/ram_write_addr[1]/opit_0/Q
                                   net (fanout=1)        0.216       6.158         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/ram_write_addr [1]
 DRM_234_272/ADA0[4]                                                       r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   6.158         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.729%), Route: 0.216ns(54.271%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 DRM_234_272/CLKA[0]                                                       r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_receive_ram/U_ipml_sdpram_icmp_rx_ram_8_256/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.067       5.779                          
 clock uncertainty                                       0.000       5.779                          

 Hold time                                               0.127       5.906                          

 Data required time                                                  5.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.906                          
 Data arrival time                                                   6.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[14]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[14]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895       5.650         ethernet_test/rgmii_clk
 CLMS_174_205/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[14]/opit_0_inv/CLK

 CLMS_174_205/Q0                   tco                   0.179       5.829 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[14]/opit_0_inv/Q
                                   net (fanout=2)        0.061       5.890         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [14]
 CLMA_174_204/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.890         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_174_204/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                              -0.029       5.636                          

 Data required time                                                  5.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.636                          
 Data arrival time                                                   5.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_210_256/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_256/Q2                   tco                   0.180       5.940 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       6.001         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt [2]
 CLMA_210_257/A4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.001         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N48             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMA_210_257/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_rx/checksum_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   6.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.277
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMA_302_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_302_100/Q0                   tco                   0.221       3.428 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.883       4.311         u_CORES/u_jtag_hub/data_ctrl
 CLMA_290_144/A2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.311         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.018%), Route: 0.883ns(79.982%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359      27.359         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.359 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918      28.277         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.200                          
 clock uncertainty                                      -0.050      28.150                          

 Setup time                                             -0.286      27.864                          

 Data required time                                                 27.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.864                          
 Data arrival time                                                   4.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.277
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMA_302_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_302_100/Q0                   tco                   0.221       3.428 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.883       4.311         u_CORES/u_jtag_hub/data_ctrl
 CLMA_290_144/D1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.311         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.018%), Route: 0.883ns(79.982%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359      27.359         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.359 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918      28.277         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.200                          
 clock uncertainty                                      -0.050      28.150                          

 Setup time                                             -0.149      28.001                          

 Data required time                                                 28.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.001                          
 Data arrival time                                                   4.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.690                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.277
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMA_302_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_302_100/Q0                   tco                   0.221       3.428 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.875       4.303         u_CORES/u_jtag_hub/data_ctrl
 CLMA_290_144/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.303         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.164%), Route: 0.875ns(79.836%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359      27.359         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.359 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918      28.277         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.200                          
 clock uncertainty                                      -0.050      28.150                          

 Setup time                                             -0.149      28.001                          

 Data required time                                                 28.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.001                          
 Data arrival time                                                   4.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  2.967
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072       2.072         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.072 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895       2.967         ntclkbufg_3      
 CLMA_242_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_124/Q0                   tco                   0.179       3.146 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.205         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26]
 CLMS_242_125/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMS_242_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.982                          
 clock uncertainty                                       0.000       2.982                          

 Hold time                                              -0.029       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[314]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  2.967
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072       2.072         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.072 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895       2.967         ntclkbufg_3      
 CLMA_222_128/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_128/Q2                   tco                   0.180       3.147 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.206         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [315]
 CLMS_222_129/A4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[314]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.206         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMS_222_129/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[314]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.982                          
 clock uncertainty                                       0.000       2.982                          

 Hold time                                              -0.029       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                   3.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[316]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  2.967
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072       2.072         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.072 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895       2.967         ntclkbufg_3      
 CLMS_222_129/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[316]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_129/Q1                   tco                   0.180       3.147 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[316]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.208         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [316]
 CLMA_222_128/C4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.208         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMA_222_128/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[315]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.982                          
 clock uncertainty                                       0.000       2.982                          

 Hold time                                              -0.028       2.954                          

 Data required time                                                  2.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.954                          
 Data arrival time                                                   3.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.678  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  1.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.289      26.289         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_290_148/Q2                   tco                   0.223      26.512 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.379      26.891         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_282_152/Y2                   td                    0.381      27.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.293      27.565         u_CORES/u_debug_core_0/_N4877
 CLMS_282_169/Y2                   td                    0.264      27.829 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.369      28.198         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_286_160/Y1                   td                    0.244      28.442 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N672/gateop_perm/Z
                                   net (fanout=2)        0.270      28.712         u_CORES/u_debug_core_0/u_rd_addr_gen/N672
 CLMA_286_168/Y2                   td                    0.264      28.976 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_2/gateop_perm/Z
                                   net (fanout=1)        0.258      29.234         u_CORES/u_debug_core_0/u_rd_addr_gen/_N107
 CLMS_282_173/Y3                   td                    0.151      29.385 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.434      29.819         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMS_266_165/Y3                   td                    0.243      30.062 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.298      30.360         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2241
 CLMS_274_173/C1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.360         Logic Levels: 6  
                                                                                   Logic: 1.770ns(43.478%), Route: 2.301ns(56.522%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072      52.072         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.072 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895      52.967         ntclkbufg_3      
 CLMS_274_173/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.967                          
 clock uncertainty                                      -0.050      52.917                          

 Setup time                                             -0.190      52.727                          

 Data required time                                                 52.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.727                          
 Data arrival time                                                  30.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.678  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  1.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.289      26.289         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_290_148/Q2                   tco                   0.223      26.512 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.379      26.891         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_282_152/Y2                   td                    0.381      27.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.293      27.565         u_CORES/u_debug_core_0/_N4877
 CLMS_282_169/Y2                   td                    0.264      27.829 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.369      28.198         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_286_160/Y1                   td                    0.244      28.442 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N672/gateop_perm/Z
                                   net (fanout=2)        0.270      28.712         u_CORES/u_debug_core_0/u_rd_addr_gen/N672
 CLMA_286_168/Y2                   td                    0.264      28.976 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_2/gateop_perm/Z
                                   net (fanout=1)        0.258      29.234         u_CORES/u_debug_core_0/u_rd_addr_gen/_N107
 CLMS_282_173/Y3                   td                    0.151      29.385 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.391      29.776         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMS_274_169/A1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.776         Logic Levels: 5  
                                                                                   Logic: 1.527ns(43.791%), Route: 1.960ns(56.209%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072      52.072         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.072 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895      52.967         ntclkbufg_3      
 CLMS_274_169/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.967                          
 clock uncertainty                                      -0.050      52.917                          

 Setup time                                             -0.191      52.726                          

 Data required time                                                 52.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.726                          
 Data arrival time                                                  29.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.950                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.678  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  1.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.289      26.289         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_290_148/Q2                   tco                   0.223      26.512 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.379      26.891         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_282_152/Y2                   td                    0.381      27.272 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.293      27.565         u_CORES/u_debug_core_0/_N4877
 CLMS_282_169/Y2                   td                    0.264      27.829 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N670/gateop_perm/Z
                                   net (fanout=12)       0.369      28.198         u_CORES/u_debug_core_0/u_rd_addr_gen/N670
 CLMA_286_160/Y1                   td                    0.244      28.442 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N672/gateop_perm/Z
                                   net (fanout=2)        0.270      28.712         u_CORES/u_debug_core_0/u_rd_addr_gen/N672
 CLMA_286_168/Y2                   td                    0.264      28.976 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_2/gateop_perm/Z
                                   net (fanout=1)        0.258      29.234         u_CORES/u_debug_core_0/u_rd_addr_gen/_N107
 CLMS_282_173/Y3                   td                    0.151      29.385 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N656_14_3/gateop_perm/Z
                                   net (fanout=8)        0.395      29.780         u_CORES/u_debug_core_0/u_rd_addr_gen/_N113
 CLMS_274_169/C0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.780         Logic Levels: 5  
                                                                                   Logic: 1.527ns(43.741%), Route: 1.964ns(56.259%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072      52.072         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.072 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.895      52.967         ntclkbufg_3      
 CLMS_274_169/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.967                          
 clock uncertainty                                      -0.050      52.917                          

 Setup time                                             -0.154      52.763                          

 Data required time                                                 52.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.763                          
 Data arrival time                                                  29.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  1.125
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.125      26.125         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_290_148/Q2                   tco                   0.183      26.308 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.147      26.455         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_286_152/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.455         Logic Levels: 0  
                                                                                   Logic: 0.183ns(55.455%), Route: 0.147ns(44.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMA_286_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.207                          
 clock uncertainty                                       0.050       3.257                          

 Hold time                                              -0.011       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  26.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  1.044
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.044      26.044         u_CORES/capt_o   
 CLMA_290_140/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_290_140/Q0                   tco                   0.182      26.226 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=16)       0.246      26.472         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_286_152/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  26.472         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.523%), Route: 0.246ns(57.477%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMA_286_152/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.207                          
 clock uncertainty                                       0.050       3.257                          

 Hold time                                              -0.011       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  26.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  1.125
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.125      26.125         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_290_148/Q3                   tco                   0.182      26.307 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.221      26.528         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_286_144/CD                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  26.528         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.161%), Route: 0.221ns(54.839%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.282 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.925       3.207         ntclkbufg_3      
 CLMA_286_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.207                          
 clock uncertainty                                       0.050       3.257                          

 Hold time                                               0.034       3.291                          

 Data required time                                                  3.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.291                          
 Data arrival time                                                  26.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.125
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.546      77.546         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.546 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.950      78.496         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q0                   tco                   0.221      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.282      78.999         u_CORES/conf_sel [0]
 CLMA_290_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.999         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.936%), Route: 0.282ns(56.064%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.125     126.125         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.125                          
 clock uncertainty                                      -0.050     126.075                          

 Setup time                                             -0.476     125.599                          

 Data required time                                                125.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.599                          
 Data arrival time                                                  78.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.125
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.546      77.546         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.546 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.950      78.496         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q0                   tco                   0.221      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.282      78.999         u_CORES/conf_sel [0]
 CLMA_290_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.999         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.936%), Route: 0.282ns(56.064%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.125     126.125         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.125                          
 clock uncertainty                                      -0.050     126.075                          

 Setup time                                             -0.476     125.599                          

 Data required time                                                125.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.599                          
 Data arrival time                                                  78.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.125
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.546      77.546         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.546 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.950      78.496         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q0                   tco                   0.221      78.717 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.282      78.999         u_CORES/conf_sel [0]
 CLMA_290_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.999         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.936%), Route: 0.282ns(56.064%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.125     126.125         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.125                          
 clock uncertainty                                      -0.050     126.075                          

 Setup time                                             -0.476     125.599                          

 Data required time                                                125.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.599                          
 Data arrival time                                                  78.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.988  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.289
  Launch Clock Delay      :  3.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359     127.359         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.359 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918     128.277         ntclkbufg_3      
 CLMA_294_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_144/Q0                   tco                   0.200     128.477 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     128.616         u_CORES/id_o [2] 
 CLMA_290_148/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.616         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.997%), Route: 0.139ns(41.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.289     126.289         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.289                          
 clock uncertainty                                       0.050     126.339                          

 Hold time                                              -0.011     126.328                          

 Data required time                                                126.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.328                          
 Data arrival time                                                 128.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.988  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.289
  Launch Clock Delay      :  3.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359     127.359         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.359 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918     128.277         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q3                   tco                   0.178     128.455 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.222     128.677         u_CORES/id_o [4] 
 CLMA_290_148/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.677         Logic Levels: 0  
                                                                                   Logic: 0.178ns(44.500%), Route: 0.222ns(55.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.289     126.289         u_CORES/capt_o   
 CLMA_290_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.289                          
 clock uncertainty                                       0.050     126.339                          

 Hold time                                               0.040     126.379                          

 Data required time                                                126.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.379                          
 Data arrival time                                                 128.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.193
  Launch Clock Delay      :  3.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359     127.359         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.359 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=729)      0.918     128.277         ntclkbufg_3      
 CLMA_290_144/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_290_144/Q2                   tco                   0.180     128.457 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.218     128.675         u_CORES/id_o [1] 
 CLMA_290_140/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.675         Logic Levels: 0  
                                                                                   Logic: 0.180ns(45.226%), Route: 0.218ns(54.774%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.193     126.193         u_CORES/capt_o   
 CLMA_290_140/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.193                          
 clock uncertainty                                       0.050     126.243                          

 Hold time                                               0.040     126.283                          

 Data required time                                                126.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.283                          
 Data arrival time                                                 128.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_302_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_302_68/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=737)      3.341       6.931         u_DDR3_50H/ddr_rstn
 CLMS_46_253/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.931         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.257%), Route: 3.341ns(93.743%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMS_46_253/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                          -0.476      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_302_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_302_68/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=737)      3.341       6.931         u_DDR3_50H/ddr_rstn
 CLMS_46_253/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.931         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.257%), Route: 3.341ns(93.743%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMS_46_253/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                          -0.476      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_302_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_302_68/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=737)      3.341       6.931         u_DDR3_50H/ddr_rstn
 CLMS_46_253/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.931         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.257%), Route: 3.341ns(93.743%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.005      23.275         u_DDR3_50H/pll_clkin
 CLMS_46_253/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.447                          
 clock uncertainty                                      -0.050      23.397                          

 Recovery time                                          -0.476      22.921                          

 Data required time                                                 22.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.921                          
 Data arrival time                                                   6.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_50_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_248/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.203       3.550         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_46_244/RSCO                  td                    0.092       3.642 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.642         ntR1062          
 CLMA_46_248/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.642         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.442%), Route: 0.203ns(42.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_46_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_50_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_248/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.203       3.550         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_46_244/RSCO                  td                    0.092       3.642 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.642         ntR1062          
 CLMA_46_248/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.642         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.442%), Route: 0.203ns(42.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_46_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_50_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_248/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.203       3.550         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_46_244/RSCO                  td                    0.092       3.642 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.642         ntR1062          
 CLMA_46_248/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.642         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.442%), Route: 0.203ns(42.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_46_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.037       6.848         ntclkbufg_0      
 CLMA_50_252/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_252/Q1                    tco                   0.223       7.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=882)      1.398       8.469         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_161/RSCO                  td                    0.105       8.574 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[226]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.574         ntR1391          
 CLMS_14_165/RSCO                  td                    0.105       8.679 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.679         ntR1390          
 CLMS_14_169/RSCO                  td                    0.105       8.784 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.784         ntR1389          
 CLMS_14_173/RSCO                  td                    0.105       8.889 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.889         ntR1388          
 CLMS_14_177/RSCO                  td                    0.105       8.994 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.994         ntR1387          
 CLMS_14_181/RSCO                  td                    0.105       9.099 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.099         ntR1386          
 CLMS_14_185/RSCO                  td                    0.105       9.204 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.204         ntR1385          
 CLMS_14_193/RSCO                  td                    0.105       9.309 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.309         ntR1384          
 CLMS_14_197/RSCO                  td                    0.105       9.414 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.414         ntR1383          
 CLMS_14_201/RSCO                  td                    0.105       9.519 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.519         ntR1382          
 CLMS_14_205/RSCO                  td                    0.105       9.624 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.624         ntR1381          
 CLMS_14_209/RSCO                  td                    0.105       9.729 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.729         ntR1380          
 CLMS_14_213/RSCO                  td                    0.105       9.834 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.834         ntR1379          
 CLMS_14_217/RSCO                  td                    0.105       9.939 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.939         ntR1378          
 CLMS_14_221/RSCO                  td                    0.105      10.044 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.044         ntR1377          
 CLMS_14_225/RSCO                  td                    0.105      10.149 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.149         ntR1376          
 CLMS_14_229/RSCO                  td                    0.105      10.254 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.254         ntR1375          
 CLMS_14_233/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.254         Logic Levels: 17 
                                                                                   Logic: 2.008ns(58.955%), Route: 1.398ns(41.045%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_14_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                           0.000      16.356                          

 Data required time                                                 16.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.356                          
 Data arrival time                                                  10.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.037       6.848         ntclkbufg_0      
 CLMA_50_252/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_252/Q1                    tco                   0.223       7.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=882)      1.398       8.469         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_161/RSCO                  td                    0.105       8.574 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[226]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.574         ntR1391          
 CLMS_14_165/RSCO                  td                    0.105       8.679 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.679         ntR1390          
 CLMS_14_169/RSCO                  td                    0.105       8.784 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.784         ntR1389          
 CLMS_14_173/RSCO                  td                    0.105       8.889 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.889         ntR1388          
 CLMS_14_177/RSCO                  td                    0.105       8.994 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.994         ntR1387          
 CLMS_14_181/RSCO                  td                    0.105       9.099 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.099         ntR1386          
 CLMS_14_185/RSCO                  td                    0.105       9.204 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.204         ntR1385          
 CLMS_14_193/RSCO                  td                    0.105       9.309 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.309         ntR1384          
 CLMS_14_197/RSCO                  td                    0.105       9.414 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.414         ntR1383          
 CLMS_14_201/RSCO                  td                    0.105       9.519 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.519         ntR1382          
 CLMS_14_205/RSCO                  td                    0.105       9.624 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.624         ntR1381          
 CLMS_14_209/RSCO                  td                    0.105       9.729 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.729         ntR1380          
 CLMS_14_213/RSCO                  td                    0.105       9.834 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.834         ntR1379          
 CLMS_14_217/RSCO                  td                    0.105       9.939 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.939         ntR1378          
 CLMS_14_221/RSCO                  td                    0.105      10.044 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.044         ntR1377          
 CLMS_14_225/RSCO                  td                    0.105      10.149 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.149         ntR1376          
 CLMS_14_229/RSCO                  td                    0.105      10.254 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.254         ntR1375          
 CLMS_14_233/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RS

 Data arrival time                                                  10.254         Logic Levels: 17 
                                                                                   Logic: 2.008ns(58.955%), Route: 1.398ns(41.045%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_14_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                           0.000      16.356                          

 Data required time                                                 16.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.356                          
 Data arrival time                                                  10.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.037       6.848         ntclkbufg_0      
 CLMA_50_252/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_252/Q1                    tco                   0.223       7.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=882)      1.398       8.469         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_161/RSCO                  td                    0.105       8.574 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[226]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.574         ntR1391          
 CLMS_14_165/RSCO                  td                    0.105       8.679 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.679         ntR1390          
 CLMS_14_169/RSCO                  td                    0.105       8.784 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.784         ntR1389          
 CLMS_14_173/RSCO                  td                    0.105       8.889 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.889         ntR1388          
 CLMS_14_177/RSCO                  td                    0.105       8.994 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.994         ntR1387          
 CLMS_14_181/RSCO                  td                    0.105       9.099 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.099         ntR1386          
 CLMS_14_185/RSCO                  td                    0.105       9.204 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.204         ntR1385          
 CLMS_14_193/RSCO                  td                    0.105       9.309 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.309         ntR1384          
 CLMS_14_197/RSCO                  td                    0.105       9.414 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.414         ntR1383          
 CLMS_14_201/RSCO                  td                    0.105       9.519 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[54]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.519         ntR1382          
 CLMS_14_205/RSCO                  td                    0.105       9.624 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.624         ntR1381          
 CLMS_14_209/RSCO                  td                    0.105       9.729 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.729         ntR1380          
 CLMS_14_213/RSCO                  td                    0.105       9.834 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.834         ntR1379          
 CLMS_14_217/RSCO                  td                    0.105       9.939 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.939         ntR1378          
 CLMS_14_221/RSCO                  td                    0.105      10.044 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.044         ntR1377          
 CLMS_14_225/RSCO                  td                    0.105      10.149 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.149         ntR1376          
 CLMS_14_229/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.149         Logic Levels: 16 
                                                                                   Logic: 1.903ns(57.649%), Route: 1.398ns(42.351%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895      16.387         ntclkbufg_0      
 CLMS_14_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                           0.000      16.356                          

 Data required time                                                 16.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.356                          
 Data arrival time                                                  10.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMS_94_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_94_237/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=152)      0.338       6.904         nt_ddr_init_done 
 DRM_82_232/RSTA[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.904         Logic Levels: 0  
                                                                                   Logic: 0.179ns(34.623%), Route: 0.338ns(65.377%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 DRM_82_232/CLKA[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMS_94_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_94_237/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=152)      0.423       6.992         nt_ddr_init_done 
 DRM_82_252/RSTB[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.992         Logic Levels: 0  
                                                                                   Logic: 0.182ns(30.083%), Route: 0.423ns(69.917%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.037       6.848         ntclkbufg_0      
 DRM_82_252/CLKB[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                           -0.036       6.693                          

 Data required time                                                  6.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.693                          
 Data arrival time                                                   6.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/read_port_reg[0]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.895       6.387         ntclkbufg_0      
 CLMS_94_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_94_237/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=152)      0.303       6.872         nt_ddr_init_done 
 CLMS_98_257/RS                                                            r       fram_buf/wr_rd_ctrl_top/rd_ctrl/read_port_reg[0]/opit_0_inv/RS

 Data arrival time                                                   6.872         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.526%), Route: 0.303ns(62.474%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.037       6.848         ntclkbufg_0      
 CLMS_98_257/CLK                                                           r       fram_buf/wr_rd_ctrl_top/rd_ctrl/read_port_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                           -0.187       6.542                          

 Data required time                                                  6.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.542                          
 Data arrival time                                                   6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N47             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_210_120/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_210_120/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.150      16.065         cmos1_mix/saturation_vs
 CLMA_210_121/Y0                   td                    0.150      16.215 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       1.722      17.937         cmos1_mix/median_filter_rst
 CLMA_266_248/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  17.937         Logic Levels: 1  
                                                                                   Logic: 0.395ns(17.424%), Route: 1.872ns(82.576%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N47             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 CLMA_266_248/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  17.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.852                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N47             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_210_120/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_210_120/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.150      16.065         cmos1_mix/saturation_vs
 CLMA_210_121/Y0                   td                    0.150      16.215 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       1.722      17.937         cmos1_mix/median_filter_rst
 CLMA_266_248/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  17.937         Logic Levels: 1  
                                                                                   Logic: 0.395ns(17.424%), Route: 1.872ns(82.576%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N47             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895      27.229         ntclkbufg_1      
 CLMA_266_248/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.286      27.515                          
 clock uncertainty                                      -0.250      27.265                          

 Recovery time                                          -0.476      26.789                          

 Data required time                                                 26.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.789                          
 Data arrival time                                                  17.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.852                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N47             
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.950      15.670         ntclkbufg_1      
 CLMA_210_120/CLK                                                          f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_210_120/Q0                   tco                   0.245      15.915 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.150      16.065         cmos1_mix/saturation_vs
 CLMA_210_121/Y0                   td                    0.150      16.215 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=60)       1.733      17.948         cmos1_mix/median_filter_rst
 CLMS_262_261/RS                                                           f       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.948         Logic Levels: 1  
                                                                                   Logic: 0.395ns(17.340%), Route: 1.883ns(82.660%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N47             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     1.005      27.339         ntclkbufg_1      
 CLMS_262_261/CLK                                                          r       cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Recovery time                                          -0.476      26.899                          

 Data required time                                                 26.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.899                          
 Data arrival time                                                  17.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N47             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMS_202_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_202_149/Q1                   tco                   0.184       3.613 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=850)      0.206       3.819         u_CORES/u_debug_core_0/resetn
 CLMS_198_149/RSCO                 td                    0.092       3.911 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[34]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       3.911         ntR963           
 CLMS_198_153/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS

 Data arrival time                                                   3.911         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.261%), Route: 0.206ns(42.739%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N47             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_198_153/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                            0.000       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   3.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[47]/opit_0_inv/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N47             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMS_202_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_202_149/Q1                   tco                   0.180       3.609 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=850)      0.241       3.850         u_CORES/u_debug_core_0/resetn
 CLMS_202_157/RSCO                 td                    0.085       3.935 r       u_CORES/u_debug_core_0/data_pipe[3][122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.935         ntR932           
 CLMS_202_161/RSCI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[47]/opit_0_inv/RS

 Data arrival time                                                   3.935         Logic Levels: 1  
                                                                                   Logic: 0.265ns(52.372%), Route: 0.241ns(47.628%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N47             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_202_161/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[47]/opit_0_inv/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Removal time                                            0.000       3.644                          

 Data required time                                                  3.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.644                          
 Data arrival time                                                   3.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[49]/opit_0_inv/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N47             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.895       3.429         ntclkbufg_1      
 CLMS_202_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_202_149/Q1                   tco                   0.180       3.609 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=850)      0.241       3.850         u_CORES/u_debug_core_0/resetn
 CLMS_202_157/RSCO                 td                    0.085       3.935 r       u_CORES/u_debug_core_0/data_pipe[3][122]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.935         ntR932           
 CLMS_202_161/RSCI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[49]/opit_0_inv/RS

 Data arrival time                                                   3.935         Logic Levels: 1  
                                                                                   Logic: 0.265ns(52.372%), Route: 0.241ns(47.628%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N47             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3684)     0.925       3.700         ntclkbufg_1      
 CLMS_202_161/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[49]/opit_0_inv/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Removal time                                            0.000       3.644                          

 Data required time                                                  3.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.644                          
 Data arrival time                                                   3.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/N16/gopapm/RST_M
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.670
  Launch Clock Delay      :  8.039
  Clock Pessimism Removal :  1.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.443      17.429         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.697 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.697         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.697 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.989         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.989 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.950      19.939         ntclkbufg_2      
 CLMA_150_128/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_150_128/Q0                   tco                   0.245      20.184 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.370      20.554         cmos2_mix/saturation_vs
 CLMS_146_121/Y1                   td                    0.224      20.778 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       1.392      22.170         cmos2_mix/median_filter_rst
 APM_206_28/RST_M                                                          f       cmos2_mix/u_rgb_togrey/N16/gopapm/RST_M

 Data arrival time                                                  22.170         Logic Levels: 1  
                                                                                   Logic: 0.469ns(21.022%), Route: 1.762ns(78.978%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420      28.092         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.292 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.292         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.292 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.575         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.575 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895      30.470         ntclkbufg_2      
 APM_206_28/CLK                                                            r       cmos2_mix/u_rgb_togrey/N16/gopapm/CLK
 clock pessimism                                         1.314      31.784                          
 clock uncertainty                                      -0.250      31.534                          

 Recovery time                                          -0.935      30.599                          

 Data required time                                                 30.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.599                          
 Data arrival time                                                  22.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.429                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.670
  Launch Clock Delay      :  8.039
  Clock Pessimism Removal :  1.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.443      17.429         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.697 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.697         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.697 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.989         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.989 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.950      19.939         ntclkbufg_2      
 CLMA_150_128/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_150_128/Q0                   tco                   0.245      20.184 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.370      20.554         cmos2_mix/saturation_vs
 CLMS_146_121/Y1                   td                    0.224      20.778 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       1.261      22.039         cmos2_mix/median_filter_rst
 CLMA_210_36/RSCO                  td                    0.113      22.152 f       cmos2_mix/u_rgb_togrey/mult_r_16b[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      22.152         ntR121           
 CLMA_210_40/RSCO                  td                    0.113      22.265 f       cmos2_mix/u_rgb_togrey/mult_r_16b[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.265         ntR120           
 CLMA_210_44/RSCO                  td                    0.113      22.378 f       cmos2_mix/u_rgb_togrey/mult_r_16b[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      22.378         ntR119           
 CLMA_210_48/RSCO                  td                    0.113      22.491 f       cmos2_mix/u_rgb_togrey/mult_r_16b[14]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.491         ntR118           
 CLMA_210_52/RSCO                  td                    0.113      22.604 f       cmos2_mix/u_rgb_togrey/mult_b_16b[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.604         ntR117           
 CLMA_210_56/RSCI                                                          f       cmos2_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/RS

 Data arrival time                                                  22.604         Logic Levels: 6  
                                                                                   Logic: 1.034ns(38.799%), Route: 1.631ns(61.201%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420      28.092         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.292 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.292         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.292 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.575         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.575 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895      30.470         ntclkbufg_2      
 CLMA_210_56/CLK                                                           r       cmos2_mix/u_rgb_togrey/mult_b_16b[10]/opit_0_A2Q21/CLK
 clock pessimism                                         1.314      31.784                          
 clock uncertainty                                      -0.250      31.534                          

 Recovery time                                           0.000      31.534                          

 Data required time                                                 31.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.534                          
 Data arrival time                                                  22.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.930                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.670
  Launch Clock Delay      :  8.039
  Clock Pessimism Removal :  1.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.443      17.429         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.697 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.697         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.697 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.989         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.989 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.950      19.939         ntclkbufg_2      
 CLMA_150_128/CLK                                                          f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMA_150_128/Q0                   tco                   0.245      20.184 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=2)        0.370      20.554         cmos2_mix/saturation_vs
 CLMS_146_121/Y1                   td                    0.224      20.778 f       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       1.261      22.039         cmos2_mix/median_filter_rst
 CLMA_210_36/RSCO                  td                    0.113      22.152 f       cmos2_mix/u_rgb_togrey/mult_r_16b[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      22.152         ntR121           
 CLMA_210_40/RSCO                  td                    0.113      22.265 f       cmos2_mix/u_rgb_togrey/mult_r_16b[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.265         ntR120           
 CLMA_210_44/RSCO                  td                    0.113      22.378 f       cmos2_mix/u_rgb_togrey/mult_r_16b[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      22.378         ntR119           
 CLMA_210_48/RSCO                  td                    0.113      22.491 f       cmos2_mix/u_rgb_togrey/mult_r_16b[14]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.491         ntR118           
 CLMA_210_52/RSCO                  td                    0.113      22.604 f       cmos2_mix/u_rgb_togrey/mult_b_16b[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      22.604         ntR117           
 CLMA_210_56/RSCI                                                          f       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/RS

 Data arrival time                                                  22.604         Logic Levels: 6  
                                                                                   Logic: 1.034ns(38.799%), Route: 1.631ns(61.201%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420      28.092         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.292 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.292         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.292 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.575         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.575 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895      30.470         ntclkbufg_2      
 CLMA_210_56/CLK                                                           r       cmos2_mix/u_rgb_togrey/mult_b_16b[12]/opit_0_A2Q21/CLK
 clock pessimism                                         1.314      31.784                          
 clock uncertainty                                      -0.250      31.534                          

 Recovery time                                           0.000      31.534                          

 Data required time                                                 31.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.534                          
 Data arrival time                                                  22.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.930                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[6]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.336
  Launch Clock Delay      :  6.670
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420       4.292         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.492 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.492         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.492 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.775         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895       6.670         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       cmos2_mix/saturation_vs_1d/opit_0/CLK

 CLMA_146_128/Q0                   tco                   0.179       6.849 f       cmos2_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=2)        0.166       7.015         cmos2_mix/saturation_vs_1d
 CLMS_146_121/Y1                   td                    0.131       7.146 r       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       0.212       7.358         cmos2_mix/median_filter_rst
 CLMA_150_116/RSCO                 td                    0.085       7.443 r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.443         ntR145           
 CLMA_150_120/RSCI                                                         r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                   7.443         Logic Levels: 2  
                                                                                   Logic: 0.395ns(51.100%), Route: 0.378ns(48.900%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.809       4.837         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.105 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.105         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.105 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.411         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.411 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.925       7.336         ntclkbufg_2      
 CLMA_150_120/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.636       6.700                          
 clock uncertainty                                       0.200       6.900                          

 Removal time                                            0.000       6.900                          

 Data required time                                                  6.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.900                          
 Data arrival time                                                   7.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/saturation_vs_1d/opit_0/CLK
Endpoint    : cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[8]/opit_0_A2Q21/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.336
  Launch Clock Delay      :  6.670
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420       4.292         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.492 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.492         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.492 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.775         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895       6.670         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       cmos2_mix/saturation_vs_1d/opit_0/CLK

 CLMA_146_128/Q0                   tco                   0.179       6.849 f       cmos2_mix/saturation_vs_1d/opit_0/Q
                                   net (fanout=2)        0.166       7.015         cmos2_mix/saturation_vs_1d
 CLMS_146_121/Y1                   td                    0.131       7.146 r       cmos2_mix/N1/gateop_perm/Z
                                   net (fanout=56)       0.212       7.358         cmos2_mix/median_filter_rst
 CLMA_150_116/RSCO                 td                    0.085       7.443 r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.443         ntR145           
 CLMA_150_120/RSCI                                                         r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                   7.443         Logic Levels: 2  
                                                                                   Logic: 0.395ns(51.100%), Route: 0.378ns(48.900%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.809       4.837         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.105 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.105         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.105 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.411         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.411 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.925       7.336         ntclkbufg_2      
 CLMA_150_120/CLK                                                          r       cmos2_mix/u_sobel/mat_3x3_inst/row_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.636       6.700                          
 clock uncertainty                                       0.200       6.900                          

 Removal time                                            0.000       6.900                          

 Data required time                                                  6.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.900                          
 Data arrival time                                                   7.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.336
  Launch Clock Delay      :  6.670
  Clock Pessimism Removal :  -0.647

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.420       4.292         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.492 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.492         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.492 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.775         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.895       6.670         ntclkbufg_2      
 CLMA_134_152/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_134_152/Q0                   tco                   0.182       6.852 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.617       7.469         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.469         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.778%), Route: 0.617ns(77.222%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.809       4.837         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.105 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.105         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.105 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.411         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.411 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1115)     0.925       7.336         ntclkbufg_2      
 DRM_82_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.647       6.689                          
 clock uncertainty                                       0.200       6.889                          

 Removal time                                           -0.022       6.867                          

 Data required time                                                  6.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.867                          
 Data arrival time                                                   7.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.602                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.223       3.428 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.631       5.059         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_336/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.028%), Route: 1.631ns(87.972%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 DRM_26_336/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.190      16.006                          
 clock uncertainty                                      -0.150      15.856                          

 Recovery time                                          -0.031      15.825                          

 Data required time                                                 15.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.825                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.766                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.223       3.428 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.471       4.899         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_316/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.899         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.164%), Route: 1.471ns(86.836%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005      15.816         ntclkbufg_6      
 DRM_178_316/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   4.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.913                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.223       3.428 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.346       4.774         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_232/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.774         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.213%), Route: 1.346ns(85.787%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000      14.811 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      0.895      15.706         ntclkbufg_6      
 DRM_178_232/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Recovery time                                          -0.031      15.702                          

 Data required time                                                 15.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.702                          
 Data arrival time                                                   4.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.928                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.184       3.180 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.355       3.535         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_292/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.535         Logic Levels: 0  
                                                                                   Logic: 0.184ns(34.137%), Route: 0.355ns(65.863%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_82_292/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.036       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   3.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.180       3.176 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.416       3.592         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_272/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.592         Logic Levels: 0  
                                                                                   Logic: 0.180ns(30.201%), Route: 0.416ns(69.799%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_82_272/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                            0.008       3.023                          

 Data required time                                                  3.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.023                          
 Data arrival time                                                   3.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.005       2.996         ntclkbufg_6      
 CLMA_90_265/CLK                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_90_265/Q1                    tco                   0.184       3.180 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.529       3.709         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_316/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.709         Logic Levels: 0  
                                                                                   Logic: 0.184ns(25.806%), Route: 0.529ns(74.194%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=207)      1.037       3.205         ntclkbufg_6      
 DRM_82_316/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.036       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   3.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMA_298_60/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_298_60/Q2                    tco                   0.223       3.312 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.182       3.494         rstn_1ms[7]      
 CLMS_298_69/Y0                    td                    0.380       3.874 f       N154_10/gateop_perm/Z
                                   net (fanout=2)        0.275       4.149         _N96814          
 CLMS_298_61/Y0                    td                    0.264       4.413 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.260       4.673         ms72xx_ctl/N0_rnmt
 CLMS_298_69/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.673         Logic Levels: 2  
                                                                                   Logic: 0.867ns(54.735%), Route: 0.717ns(45.265%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N49             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_5      
 CLMS_298_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Recovery time                                          -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   4.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.775                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N49             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_5      
 CLMA_298_72/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_72/Q1                    tco                   0.180       3.062 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.176       3.238         rstn_1ms[0]      
 CLMS_298_61/Y0                    td                    0.273       3.511 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.213       3.724         ms72xx_ctl/N0_rnmt
 CLMS_298_69/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.724         Logic Levels: 1  
                                                                                   Logic: 0.453ns(53.800%), Route: 0.389ns(46.200%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N49             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_5      
 CLMS_298_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                           -0.187       2.710                          

 Data required time                                                  2.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.710                          
 Data arrival time                                                   3.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.014                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_in_1d/opit_0/CLK
Endpoint    : hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 CLMA_154_49/CLK                                                           r       hdmi_in/vs_in_1d/opit_0/CLK

 CLMA_154_49/Q1                    tco                   0.224       4.244 r       hdmi_in/vs_in_1d/opit_0/Q
                                   net (fanout=1)        0.076       4.320         hdmi_in/vs_in_1d 
 CLMA_154_48/Y1                    td                    0.360       4.680 f       hdmi_in/N48_1/gateop_perm/Z
                                   net (fanout=85)       0.779       5.459         hdmi_in/rst_scaler
 DRM_178_4/RSTA[0]                                                         f       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.459         Logic Levels: 1  
                                                                                   Logic: 0.584ns(40.584%), Route: 0.855ns(59.416%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_4      
 DRM_178_4/CLKA[0]                                                         r       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.088      10.386                          

 Data required time                                                 10.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.386                          
 Data arrival time                                                   5.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.927                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_in_1d/opit_0/CLK
Endpoint    : hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 CLMA_154_49/CLK                                                           r       hdmi_in/vs_in_1d/opit_0/CLK

 CLMA_154_49/Q1                    tco                   0.224       4.244 r       hdmi_in/vs_in_1d/opit_0/Q
                                   net (fanout=1)        0.076       4.320         hdmi_in/vs_in_1d 
 CLMA_154_48/Y1                    td                    0.360       4.680 f       hdmi_in/N48_1/gateop_perm/Z
                                   net (fanout=85)       0.779       5.459         hdmi_in/rst_scaler
 DRM_178_4/RSTB[0]                                                         f       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.459         Logic Levels: 1  
                                                                                   Logic: 0.584ns(40.584%), Route: 0.855ns(59.416%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      10.458         ntclkbufg_4      
 DRM_178_4/CLKB[0]                                                         r       hdmi_in/u_image_scaler/ram1/U_ipml_sdpram_image_resize_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.064      10.410                          

 Data required time                                                 10.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.410                          
 Data arrival time                                                   5.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.951                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 CLMS_102_129/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_102_129/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.229       5.472         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_68/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.472         Logic Levels: 0  
                                                                                   Logic: 0.223ns(15.358%), Route: 1.229ns(84.642%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       9.563 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.907      10.470         ntclkbufg_4      
 DRM_26_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.736                          
 clock uncertainty                                      -0.250      10.486                          

 Recovery time                                          -0.042      10.444                          

 Data required time                                                 10.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.444                          
 Data arrival time                                                   5.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.972                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_4      
 CLMS_102_129/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_102_129/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.336       4.243         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.243         Logic Levels: 0  
                                                                                   Logic: 0.183ns(35.260%), Route: 0.336ns(64.740%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_4      
 CLMS_102_129/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_102_129/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.412       4.319         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.319         Logic Levels: 0  
                                                                                   Logic: 0.183ns(30.756%), Route: 0.412ns(69.244%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 DRM_142_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       2.829 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.724         ntclkbufg_4      
 CLMS_102_129/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_102_129/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.519       4.426         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_88/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.426         Logic Levels: 0  
                                                                                   Logic: 0.183ns(26.068%), Route: 0.519ns(73.932%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N46             
 USCM_84_109/CLK_USCM              td                    0.000       3.095 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       4.020         ntclkbufg_4      
 DRM_82_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.754                          
 clock uncertainty                                       0.200       3.954                          

 Removal time                                           -0.022       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.037       6.848         ntclkbufg_0      
 CLMA_94_260/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_94_260/Q0                    tco                   0.221       7.069 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.217       8.286         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_30_205/Y3                    td                    0.151       8.437 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.311       9.748         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.854 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.854         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.083 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.179         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.179         Logic Levels: 3  
                                                                                   Logic: 3.707ns(58.553%), Route: 2.624ns(41.447%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     0.925       6.736         ntclkbufg_0      
 CLMS_94_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_94_237/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=152)      1.899       8.856         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.962 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.962         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      12.200 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      12.287         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  12.287         Logic Levels: 2  
                                                                                   Logic: 3.565ns(64.223%), Route: 1.986ns(35.777%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N49             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=5142)     1.037       6.848         ntclkbufg_0      
 CLMS_66_329/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_66_329/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.551       7.620         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       7.726 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.726         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.238      10.964 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.061         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  11.061         Logic Levels: 2  
                                                                                   Logic: 3.565ns(84.619%), Route: 0.648ns(15.381%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_242_81/CLK         key_ctl_gamma/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_242_81/CLK         key_ctl_gamma/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_298_221/CLK        key_ctl_gamma/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_50_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_145/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.614       5.950           0.336           High Pulse Width  CLMA_230_37/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.614       5.950           0.336           Low Pulse Width   CLMA_230_37/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.614       5.950           0.336           High Pulse Width  CLMA_230_37/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_222_33/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_222_33/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_222_33/CLK         cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           High Pulse Width  CLMS_282_109/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_282_109/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_282_109/CLK        cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.380      11.900          1.520           High Pulse Width  CLMS_158_161/CLK        cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_158_161/CLK        cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_158_161/CLK        cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.197       6.410           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_306_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_222_20/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_222_20/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_222_20/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           High Pulse Width  DRM_82_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_82_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_214_149/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_214_149/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_214_149/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_278_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_278_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_278_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_290_148/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_290_148/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_290_148/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                    
+------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Kang/Desktop/ovMERGES/pixel/pixel-box/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | C:/Users/Kang/Desktop/ovMERGES/pixel/pixel-box/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | C:/Users/Kang/Desktop/ovMERGES/pixel/pixel-box/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | C:/Users/Kang/Desktop/ovMERGES/pixel/pixel-box/report_timing/rtr.db                          
+------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,294 MB
Total CPU time to report_timing completion : 0h:0m:20s
Process Total CPU time to report_timing completion : 0h:0m:25s
Total real time to report_timing completion : 0h:0m:22s
