// Seed: 1506761796
module module_0 (
    input wor id_0,
    input wand id_1,
    input tri0 id_2,
    input wire id_3,
    output tri id_4,
    input supply0 id_5,
    output tri id_6
);
  tri0 id_8;
  assign id_8 = -1 ? -1'b0 : -1'b0;
  bit [1 : 'b0] id_9;
  always @(posedge -1'b0) id_9 = id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output wire id_2,
    input tri id_3
);
  assign id_0 = (1'b0 - id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
