{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665583689648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665583689648 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "c4e6e10 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"c4e6e10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665583690250 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665583690325 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1665583690325 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665583691824 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665583691866 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665583693432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665583693432 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665583693432 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665583693432 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 189526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665583693737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 189528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665583693737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 189530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665583693737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 189532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665583693737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 189534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665583693737 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665583693737 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665583693832 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665583697055 ""}
{ "Info" "ISTA_SDC_FOUND" "c4e6e10.sdc " "Reading SDC File: 'c4e6e10.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665583715017 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665583717970 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1665583717970 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1665583717974 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665583717974 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665583717974 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665583717974 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1665583717974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665583738769 ""}  } { { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 189510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665583738769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665583753827 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665583754271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665583754294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665583754778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665583755401 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665583756003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665583756003 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665583756243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665583773150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665583773394 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665583773394 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:27 " "Fitter preparation operations ending: elapsed time is 00:01:27" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665583778588 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665583778931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665583790166 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "81687 10320 combinational node " "Design contains 81687 blocks of type combinational node.  However, the device contains only 10320 blocks." {  } { { "/opt/intelFPGA_lite/20.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1665583807052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665583807076 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.58 " "Total time spent on timing analysis during the Fitter is 2.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665583807076 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1665583858106 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 Cyclone IV E " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_reset 3.3-V LVTTL 86 " "Pin cpu_reset uses I/O standard 3.3-V LVTTL at 86" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { cpu_reset } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_reset" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw7 3.3-V LVTTL 65 " "Pin sw7 uses I/O standard 3.3-V LVTTL at 65" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw7 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw7" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw2 3.3-V LVTTL 68 " "Pin sw2 uses I/O standard 3.3-V LVTTL at 68" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw2 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw2" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btnl 3.3-V LVTTL 91 " "Pin btnl uses I/O standard 3.3-V LVTTL at 91" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { btnl } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btnl" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw4 3.3-V LVTTL 59 " "Pin sw4 uses I/O standard 3.3-V LVTTL at 59" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw4 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw4" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw3 3.3-V LVTTL 58 " "Pin sw3 uses I/O standard 3.3-V LVTTL at 58" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw3 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw3" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw6 3.3-V LVTTL 64 " "Pin sw6 uses I/O standard 3.3-V LVTTL at 64" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw6 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw6" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw1 3.3-V LVTTL 67 " "Pin sw1 uses I/O standard 3.3-V LVTTL at 67" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw1 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw1" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btnr 3.3-V LVTTL 90 " "Pin btnr uses I/O standard 3.3-V LVTTL at 90" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { btnr } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btnr" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw0 3.3-V LVTTL 66 " "Pin sw0 uses I/O standard 3.3-V LVTTL at 66" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw0 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw0" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btnc 3.3-V LVTTL 87 " "Pin btnc uses I/O standard 3.3-V LVTTL at 87" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { btnc } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btnc" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw5 3.3-V LVTTL 60 " "Pin sw5 uses I/O standard 3.3-V LVTTL at 60" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw5 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw5" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serial_rx 3.3-V LVTTL 114 " "Pin serial_rx uses I/O standard 3.3-V LVTTL at 114" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { serial_rx } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "serial_rx" } } } } { "c4e6e10.v" "" { Text "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665583858154 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1665583858154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.fit.smsg " "Generated suppressed messages file /home/ferney/Documentos/wp04_SoC_initial/SoC_project/build/c4e6e10/gateware/c4e6e10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665583864898 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1790 " "Peak virtual memory: 1790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665583866190 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 12 09:11:06 2022 " "Processing ended: Wed Oct 12 09:11:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665583866190 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665583866190 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:02 " "Total CPU time (on all processors): 00:03:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665583866190 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665583866190 ""}
