(S (NP (PRP We)) (VP (VBP present) (NP (NP (DT a) (JJ novel) (JJ hybrid) (JJ CMOS-MQCA) (NN architecture)) (VP (VBG using) (NP (JJ multi-layer) (NNP Spintronic) (NNS devices)) (PP (IN as) (NP (VBG computing) (NNS elements)))))) (. .))
(S (NP (NP (DT A) (NN feasibility) (NN study))) (VP (VBZ is) (VP (VBN presented) (PP (IN with) (NP (CD 22nm) (NNP CMOS))) (SBAR (WHADVP (WRB where)) (S (NP (NP (JJ new) (NNS approaches)) (PP (IN for) (NP (NP (ADJP (NN spin) (NN transfer) (NN torque) (VBD induced)) (NN clocking)) (CC and) (NP (NP (NN read-out) (NN scheme)) (PP (IN for) (NP (NN variability-tolerance))))))) (VP (VBP are) (VP (VBN introduced))))))) (. .))
(S (NP (DT A) (JJ first-of-its-kind) (NNP Spintronic) (NN device) (NN model)) (VP (VBZ enables) (NP (NN circuit) (NN simulation)) (S (VP (VBG using) (NP (VBG existing) (NNP CAD) (NN infrastructure))))) (. .))
(S (NP (NP (ADJP (QP (RB Approximately) (CD 70)) (NN %)) (NN reduction)) (PP (IN in) (NP (NN energy) (NN consumption)))) (VP (VBZ is) (VP (VBN observed) (SBAR (WHADVP (WRB when)) (S (VP (VBN compared) (PP (IN against) (NP (JJ conventional) (JJ field-induced) (NN clocking) (NN scheme)))))))) (. .))
