WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250073 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250073 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 1623186 cumulative IPC: 0.6161 (Simulation time: 00 hr 00 min 18 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 1623186 cumulative IPC: 0.6161 (Simulation time: 00 hr 00 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_2520B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6161 instructions: 1000001 cycles: 1623186
CPU 0 Branch Prediction Accuracy: 94.04% MPKI: 7.527 Average ROB Occupancy at Mispredict: 145.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.549
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.84
BRANCH_DIRECT_CALL: 0.03
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.109

LLC TOTAL        ACCESS:      17632 HIT:       2320 MISS:      15312
LLC LOAD         ACCESS:      15426 HIT:       1425 MISS:      14001
LLC RFO          ACCESS:        693 HIT:          4 MISS:        689
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        771 HIT:        771 MISS:          0
LLC TRANSLATION  ACCESS:        742 HIT:        120 MISS:        622
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 298.1 cycles
cpu0_DTLB TOTAL        ACCESS:     220128 HIT:     208924 MISS:      11204
cpu0_DTLB LOAD         ACCESS:     220128 HIT:     208924 MISS:      11204
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 41.77 cycles
cpu0_ITLB TOTAL        ACCESS:        230 HIT:        200 MISS:         30
cpu0_ITLB LOAD         ACCESS:        230 HIT:        200 MISS:         30
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 236.2 cycles
cpu0_L1D TOTAL        ACCESS:     262345 HIT:     153951 MISS:     108394
cpu0_L1D LOAD         ACCESS:     224085 HIT:     121563 MISS:     102522
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      36654 HIT:      32048 MISS:       4606
cpu0_L1D TRANSLATION  ACCESS:       1606 HIT:        340 MISS:       1266
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 35.6 cycles
cpu0_L1I TOTAL        ACCESS:        264 HIT:         99 MISS:        165
cpu0_L1I LOAD         ACCESS:        264 HIT:         99 MISS:        165
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 197.6 cycles
cpu0_L2C TOTAL        ACCESS:      25695 HIT:       8822 MISS:      16873
cpu0_L2C LOAD         ACCESS:      22044 HIT:       6618 MISS:      15426
cpu0_L2C RFO          ACCESS:        786 HIT:         93 MISS:        693
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1651 HIT:       1639 MISS:         12
cpu0_L2C TRANSLATION  ACCESS:       1214 HIT:        472 MISS:        742
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 291.4 cycles
cpu0_STLB TOTAL        ACCESS:       3804 HIT:       2216 MISS:       1588
cpu0_STLB LOAD         ACCESS:       3804 HIT:       2216 MISS:       1588
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 376.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7736
  ROW_BUFFER_MISS:       7574
 AVG DBUS CONGESTED CYCLE: 3.82
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          1
  FULL:          0
