
*** Running vivado
    with args -log hdmi_vga_vp_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vp_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_vga_vp_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top hdmi_vga_vp_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 912
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1334.652 ; gain = 407.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_vga_vp_0_0' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_0' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/rgb2ycbcr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_0' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/rgb2ycbcr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'thresh_0' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/thresh_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'thresh_0' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/thresh_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'centroid' [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:23]
WARNING: [Synth 8-6090] variable 'x_pos' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:81]
WARNING: [Synth 8-6090] variable 'y_pos' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:82]
WARNING: [Synth 8-6090] variable 'x_pos' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:91]
WARNING: [Synth 8-6090] variable 'y_pos' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:92]
WARNING: [Synth 8-6090] variable 'm00' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:97]
WARNING: [Synth 8-6090] variable 'm10' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:98]
WARNING: [Synth 8-6090] variable 'm01' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:99]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20_0' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/divider_32_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20_0' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/divider_32_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'centroid' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v:23]
WARNING: [Synth 8-689] width (24) of port connection 'mask' does not match port width (1) of module 'centroid' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:95]
INFO: [Synth 8-6157] synthesizing module 'vis_centroid' [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vis_centroid' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'x' does not match port width (11) of module 'vis_centroid' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:113]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (11) of module 'vis_centroid' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:114]
INFO: [Synth 8-6157] synthesizing module 'vis_kolo' [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_kolo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vis_kolo' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_kolo.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'x' does not match port width (11) of module 'vis_kolo' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:134]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (11) of module 'vis_kolo' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:135]
INFO: [Synth 8-6157] synthesizing module 'bounding_box' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bounding_box' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'x' does not match port width (11) of module 'bounding_box' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:155]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (11) of module 'bounding_box' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:156]
INFO: [Synth 8-6157] synthesizing module 'median5x5_0' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/median5x5_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'median5x5_0' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/median5x5_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'closing' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/closing.v:23]
INFO: [Synth 8-6157] synthesizing module 'dylat' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v:23]
INFO: [Synth 8-6157] synthesizing module 'delayLinieBRAM_WP' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-6157] synthesizing module 'delayLineBRAM' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/delayLineBRAM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'delayLineBRAM' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/.Xil/Vivado-8668-LAPTOP-73BI56TU/realtime/delayLineBRAM_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'delayLineBRAM' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLinieBRAM_WP.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'douta' does not match port width (17) of module 'delayLineBRAM' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLinieBRAM_WP.v:71]
INFO: [Synth 8-6155] done synthesizing module 'delayLinieBRAM_WP' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-6157] synthesizing module 'delay_line' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_register' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/single_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_register' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/single_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/delay_line.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dylat' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v:23]
INFO: [Synth 8-6157] synthesizing module 'erosion' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'erosion' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'closing' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/closing.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vp' (0#1) [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_vga_vp_0_0' (0#1) [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element prev_vsync_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v:62]
WARNING: [Synth 8-6014] Unused sequential element prev_vsync_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_kolo.v:62]
WARNING: [Synth 8-6014] Unused sequential element prev_vsync_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v:72]
WARNING: [Synth 8-6014] Unused sequential element s1_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v:82]
WARNING: [Synth 8-6014] Unused sequential element s2_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v:83]
WARNING: [Synth 8-6014] Unused sequential element s3_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v:84]
WARNING: [Synth 8-6014] Unused sequential element s4_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v:85]
WARNING: [Synth 8-6014] Unused sequential element s5_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v:86]
WARNING: [Synth 8-6014] Unused sequential element s1_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v:82]
WARNING: [Synth 8-6014] Unused sequential element s2_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v:83]
WARNING: [Synth 8-6014] Unused sequential element s3_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v:84]
WARNING: [Synth 8-6014] Unused sequential element s4_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v:85]
WARNING: [Synth 8-6014] Unused sequential element s5_reg was removed.  [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v:86]
WARNING: [Synth 8-7129] Port pixel_in[23] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[22] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[21] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[20] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[19] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[18] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[17] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[16] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[15] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[14] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[13] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[12] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[11] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[10] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[9] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[8] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[7] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[6] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[5] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[4] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[3] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[2] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[1] in module erosion is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[23] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[22] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[21] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[20] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[19] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[18] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[17] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[16] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[15] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[14] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[13] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[12] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[11] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[10] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[9] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[8] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[7] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[6] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[5] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[4] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[3] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[2] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[1] in module dylat is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[10] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[9] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[8] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[10] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[9] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[8] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[7] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[6] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[5] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[4] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[3] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[2] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[1] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[0] in module bounding_box is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[15] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[14] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[13] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[12] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[11] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[10] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[9] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[8] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[7] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[6] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[5] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[4] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[3] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[2] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[1] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[0] in module vis_kolo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsync in module centroid is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1434.746 ; gain = 507.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1434.746 ; gain = 507.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1434.746 ; gain = 507.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1434.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0/median5x5_0_in_context.xdc] for cell 'inst/med'
Finished Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0/median5x5_0_in_context.xdc] for cell 'inst/med'
Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/thresh_0/thresh_0_in_context.xdc] for cell 'inst/progowanie'
Finished Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/thresh_0/thresh_0_in_context.xdc] for cell 'inst/progowanie'
Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0/rgb2ycbcr_0_in_context.xdc] for cell 'inst/mod'
Finished Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0/rgb2ycbcr_0_in_context.xdc] for cell 'inst/mod'
Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM/blk_mem_gen_0_in_context.xdc] for cell 'inst/zamkniecie/step_1/long_line/BRAM'
Finished Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM/blk_mem_gen_0_in_context.xdc] for cell 'inst/zamkniecie/step_1/long_line/BRAM'
Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM/blk_mem_gen_0_in_context.xdc] for cell 'inst/zamkniecie/step_2/long_line/BRAM'
Finished Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM/blk_mem_gen_0_in_context.xdc] for cell 'inst/zamkniecie/step_2/long_line/BRAM'
Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/cen/div1'
Finished Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/cen/div1'
Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/cen/div2'
Finished Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/cen/div2'
Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1489.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1495.023 ; gain = 5.836
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1495.023 ; gain = 568.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1495.023 ; gain = 568.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc, line 24).
Applied set_property KEEP_HIERARCHY = SOFT for inst/med. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/progowanie. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mod. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/zamkniecie/step_1/long_line/BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/zamkniecie/step_2/long_line/BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cen/div1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cen/div2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1495.023 ; gain = 568.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1495.023 ; gain = 568.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 6     
	   5 Input    5 Bit       Adders := 2     
	   5 Input    3 Bit       Adders := 10    
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 14    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 52    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 30    
	   2 Input    8 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port pixel_in[23] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[22] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[21] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[20] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[19] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[18] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[17] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[16] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[15] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[14] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[13] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[12] in module closing is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[11] in module closing is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1495.023 ; gain = 568.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1495.023 ; gain = 568.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1497.559 ; gain = 570.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1513.766 ; gain = 586.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1513.766 ; gain = 586.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1513.766 ; gain = 586.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1513.766 ; gain = 586.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1513.766 ; gain = 586.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1513.766 ; gain = 586.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1513.766 ; gain = 586.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vp          | zamkniecie/step_1/D45_reg[1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | zamkniecie/step_1/D33_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | zamkniecie/step_1/D25_reg[1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | zamkniecie/step_1/D15_reg[1] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vp          | zamkniecie/step_1/D15_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vp          | zamkniecie/step_2/D45_reg[1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | zamkniecie/step_2/D33_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | zamkniecie/step_2/D25_reg[1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | zamkniecie/step_2/D15_reg[1] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |rgb2ycbcr_0     |         1|
|2     |thresh_0        |         1|
|3     |median5x5_0     |         1|
|4     |divider_32_20_0 |         2|
|5     |delayLineBRAM   |         2|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |delayLineBRAM   |     2|
|3     |divider_32_20   |     1|
|4     |divider_32_20_0 |     1|
|5     |median5x5       |     1|
|6     |rgb2ycbcr       |     1|
|7     |thresh          |     1|
|8     |CARRY4          |    87|
|9     |LUT1            |    11|
|10    |LUT2            |    35|
|11    |LUT3            |    68|
|12    |LUT4            |   128|
|13    |LUT5            |   213|
|14    |LUT6            |   232|
|15    |SRL16E          |    16|
|16    |FDRE            |   430|
|17    |FDSE            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1513.766 ; gain = 586.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1513.766 ; gain = 526.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1513.766 ; gain = 586.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1516.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1520.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 625017cb
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1520.297 ; gain = 973.000
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_vp_0_0_utilization_synth.rpt -pb hdmi_vga_vp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 12:27:55 2023...
