%!TEX TS-program = xelatex
\documentclass[a4paper, extended]{comcv}

\usepackage[english]{babel}

\title{Anton's CV}
\fullname{Anton}{Zhivchikov}{}
\cvtitle{Hardware Engineer, FPGA Developer}
%\website{https://}{anton.com}
\email{zhivchikov.anton@gmail.com}
%\github{https://github.com/jiv4ik}{GitHub}
\telegram{https://t.me/Zhivchikov}{@Zhivchikov}
\linkedin{https://www.linkedin.com/in/zhivchikovanton}{zhivchikovanton}
\currentdate{Dec 2023}

\begin{document}
\section{Experience}
\combosection{ \href{https://npf-protera.ru/}{PROTERA}}{Product Owner, Senior Hardware Engineer, FPGA Developer}{Jan 2020-Present}{
  \begin{tightlist}
    \item Clarified the customers needs
    \item Set up an electronics design team (GitLab, Centralised Altium Designer Database Library, Instructions)
    \item Developed the electronics for a modular Multi-port RF (up to 20 GHz) Switch SCPI (VISA) compatible
    \item Developed the electronics for a RF Signal Generator (up to 20 GHz)
    \item Developed the electronics for a 4-port RF Power Meter
    \item Developed and Debuged FPGA projects for Gowin Arora and LittleBee family chips
    \item Co-operation with PCB and PCBA manufacturers
    \item Creating Requirements for the Programming team
  \end{tightlist}
}

\combosection{ \href{https://divisionlabs.com/}{Digital Vision Lab}}{Senior Hardware Engineer, FPGA Developer}{Dec 2018-Dec 2019}{
  \begin{tightlist}
    \item Developed the digital part of electronics for a prototype of microwave (24 GHz) speed radar
    \item Developed and Debuged FPGA projects for AMD(Xilinx) Zynq7000 chips
    \item Сonfigured the interaction of the Processor Subsystem (PS) of Zynq with the FPGA array (PL) using DMA
    \item Builded GNU/Linux components in Petalinux and Buildroot environments
    \item Developed applications for Zynq in C language.
    \item Developed scripts for PC in Python
  \end{tightlist}
}

\combosection{ \href{https://www.npp-crts.ru/}{NPP CRTS}}{Hardware Engineer, FPGA Developer}{Feb 2015-Dec 2018}{
  \begin{tightlist}
    \item Developed the electronics for FPGA-based SoMs (System on Module)
    \item Developed and Debuged FPGA projects for Intel(Altera) [Arria V SoC, Arria 10, Cyclone V SoC and MAX 10 ] and AMD(Xilinx) [Zynq7000 and Zynq US+] chips
    \item Developed Devices for ADS-B (Automatic dependent surveillance-broadcast) using proprietary SoMs
    \item Developed SDR transceiver Devices (with AD936x, AD9371)

  \end{tightlist}
}

\vspace{\topsep}
\section{Skills}
\combosection{Hardware}{}{}{
  \begin{tightlist}
    \item High Frequency ADC and DAC, Clock Subsystem, Synthesizer, RF Switch, Power System
    \item FPGA, STM32, ESP32, MSP430, RISC-V, ARM
    \item PCIe, JESD204, DDRx, Ethernet, SATA, USB2.0, USB3.0, RS-422, CAN, SPI, I2C
    \item LVDS, MIPI-DSI, MIPI-CSI, DP, HDMI
  \end{tightlist}
}

\combosection{Programming}{}{}{
  \begin{tightlist}
    \item Verilog, SystemVerilog
    \item Basic - C/C++, MATLAB, Python
  \end{tightlist}
}

\combosection{Tools/Others}{}{}{
  \begin{tightlist}
    \item Altium Designer, KiCad, OrCad
    \item Intel Quartus, AMD Vivado, Gowin EDA, Questa/Modelsim
    \item Scripting(Bash, Python), git, GitLab, CI/CD, GNU/Linux
    \item LiteX, WaveDrom, vunit, TerosHDL, VS Code
    \item Tested and Debugging prototype with measurement equipment
  \end{tightlist}
}

\section{Education}
\combosection{Saint Petersburg Electrotechnical University "LETI", Russia}{Specialist degree}{2003-2009}{
  Audio-Visual Equipment
}

\vspace{\topsep}
\combosection{ \href{https://www.kaggle.com/learn}{Kagle}}{Machine Learning Courses}{Oct 2023}{
Intermediate Machine Learning

}

\combosection{ \href{https://dlcourse.ai/}{dlcourse.ai}}{Machine Learning Courses}{2020}{
Deep Learning На пальцах

}
\vspace{\topsep}
\section{Others}
\combosection{About Me}{}{}{
Running, Kayaking, Blood Donor
}

\end{document}