#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a860c6db30 .scope module, "BUF" "BUF" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7fab9699f018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a860cb4f10 .functor BUFZ 1, o0x7fab9699f018, C4<0>, C4<0>, C4<0>;
v0x55a860c78d40_0 .net "A", 0 0, o0x7fab9699f018;  0 drivers
v0x55a860c784e0_0 .net "Y", 0 0, L_0x55a860cb4f10;  1 drivers
S_0x55a860c78920 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7fab9699f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a860c779c0_0 .net "C", 0 0, o0x7fab9699f0d8;  0 drivers
o0x7fab9699f108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a860c76ea0_0 .net "D", 0 0, o0x7fab9699f108;  0 drivers
v0x55a860c76380_0 .var "Q", 0 0;
o0x7fab9699f168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a860c6d370_0 .net "R", 0 0, o0x7fab9699f168;  0 drivers
o0x7fab9699f198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a860c70e50_0 .net "S", 0 0, o0x7fab9699f198;  0 drivers
E_0x55a860c32bf0 .event posedge, v0x55a860c6d370_0, v0x55a860c70e50_0, v0x55a860c779c0_0;
S_0x55a860c772e0 .scope module, "testbench" "testbench" 3 10;
 .timescale -9 -10;
v0x55a860cb4200_0 .net "clk", 0 0, v0x55a860cb3a60_0;  1 drivers
v0x55a860cb42c0_0 .net "data_in", 5 0, v0x55a860cb3b00_0;  1 drivers
v0x55a860cb4380_0 .net "data_in_estr", 5 0, v0x55a860cb3bc0_0;  1 drivers
v0x55a860cb4470_0 .net "data_out", 5 0, v0x55a860c987f0_0;  1 drivers
v0x55a860cb4530_0 .net "data_out_estr", 5 0, L_0x55a860cb76a0;  1 drivers
v0x55a860cb4620_0 .net "fifo_main_empty", 0 0, v0x55a860cb3c60_0;  1 drivers
v0x55a860cb4710_0 .net "fifo_main_empty_estr", 0 0, v0x55a860cb3d00_0;  1 drivers
v0x55a860cb47b0_0 .net "fifo_rd", 0 0, v0x55a860c98aa0_0;  1 drivers
v0x55a860cb4850_0 .net "fifo_rd_estr", 0 0, v0x55a860cb1b40_0;  1 drivers
v0x55a860cb4980_0 .net "reset_L", 0 0, v0x55a860cb3e40_0;  1 drivers
v0x55a860cb4a20_0 .net "valid_in", 0 0, v0x55a860c98ce0_0;  1 drivers
v0x55a860cb4ac0_0 .net "valid_in_estr", 0 0, L_0x55a860cb7880;  1 drivers
v0x55a860cb4b60_0 .net "vc0_full", 0 0, v0x55a860cb3ee0_0;  1 drivers
v0x55a860cb4c50_0 .net "vc0_full_estr", 0 0, v0x55a860cb3f80_0;  1 drivers
v0x55a860cb4cf0_0 .net "vc1_full", 0 0, v0x55a860cb4020_0;  1 drivers
v0x55a860cb4de0_0 .net "vc1_full_estr", 0 0, v0x55a860cb40c0_0;  1 drivers
S_0x55a860c982f0 .scope module, "pop" "fifo_main_pop" 3 34, 4 1 0, S_0x55a860c772e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "vc0_full"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "vc1_full"
    .port_info 4 /INPUT 1 "fifo_main_empty"
    .port_info 5 /INPUT 6 "data_in"
    .port_info 6 /OUTPUT 6 "data_out"
    .port_info 7 /OUTPUT 1 "valid_in"
    .port_info 8 /OUTPUT 1 "fifo_rd"
v0x55a860c98630_0 .net "clk", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860c98710_0 .net "data_in", 5 0, v0x55a860cb3b00_0;  alias, 1 drivers
v0x55a860c987f0_0 .var "data_out", 5 0;
v0x55a860c988b0_0 .var "data_out_recordar", 5 0;
v0x55a860c98990_0 .net "fifo_main_empty", 0 0, v0x55a860cb3c60_0;  alias, 1 drivers
v0x55a860c98aa0_0 .var "fifo_rd", 0 0;
v0x55a860c98b60_0 .var "fifo_rd_recordar", 0 0;
v0x55a860c98c20_0 .net "reset_L", 0 0, v0x55a860cb3e40_0;  alias, 1 drivers
v0x55a860c98ce0_0 .var "valid_in", 0 0;
v0x55a860c98da0_0 .var "valid_in_recordar", 0 0;
v0x55a860c98e60_0 .net "vc0_full", 0 0, v0x55a860cb3ee0_0;  alias, 1 drivers
v0x55a860c98f20_0 .net "vc1_full", 0 0, v0x55a860cb4020_0;  alias, 1 drivers
E_0x55a860c32d00 .event posedge, v0x55a860c98630_0;
E_0x55a860bf3ef0 .event edge, v0x55a860c98e60_0, v0x55a860c98f20_0, v0x55a860c98990_0, v0x55a860c98710_0;
S_0x55a860c99100 .scope module, "pop_estr" "fifo_main_pop_estr" 3 47, 5 5 0, S_0x55a860c772e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "vc0_full"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "vc1_full"
    .port_info 4 /INPUT 1 "fifo_main_empty"
    .port_info 5 /INPUT 6 "data_in"
    .port_info 6 /OUTPUT 6 "data_out"
    .port_info 7 /OUTPUT 1 "valid_in"
    .port_info 8 /OUTPUT 1 "fifo_rd"
L_0x55a860cb7590 .functor BUFZ 6, v0x55a860cb3bc0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55a860cb7880 .functor BUFZ 1, v0x55a860cb1b40_0, C4<0>, C4<0>, C4<0>;
v0x55a860cb1c50_0 .net "_00_", 5 0, L_0x55a860cb6e20;  1 drivers
v0x55a860cb2000_0 .net "_01_", 0 0, L_0x55a860cb66e0;  1 drivers
v0x55a860cb2130_0 .net "_02_", 0 0, L_0x55a860cb4f80;  1 drivers
v0x55a860cb2220_0 .net "_03_", 0 0, L_0x55a860cb5220;  1 drivers
v0x55a860cb22c0_0 .net "_04_", 0 0, L_0x55a860cb5320;  1 drivers
v0x55a860cb2400_0 .net "_05_", 0 0, L_0x55a860cb54f0;  1 drivers
v0x55a860cb24f0_0 .net "_06_", 0 0, L_0x55a860cb56a0;  1 drivers
v0x55a860cb2590_0 .net "_07_", 0 0, L_0x55a860cb5960;  1 drivers
v0x55a860cb2680_0 .net "_08_", 0 0, L_0x55a860cb5cb0;  1 drivers
v0x55a860cb27b0_0 .net "_09_", 0 0, L_0x55a860cb5f70;  1 drivers
v0x55a860cb28a0_0 .net "_10_", 0 0, L_0x55a860cb6240;  1 drivers
v0x55a860cb2990_0 .net "_11_", 0 0, L_0x55a860cb62d0;  1 drivers
v0x55a860cb2a80_0 .net "_12_", 0 0, L_0x55a860cb64a0;  1 drivers
v0x55a860cb2b70_0 .net "_13_", 0 0, L_0x55a860cb6770;  1 drivers
v0x55a860cb2c60_0 .net "_14_", 0 0, L_0x55a860cb6a50;  1 drivers
v0x55a860cb2d50_0 .net "clk", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860cb2df0_0 .net "data_in", 5 0, v0x55a860cb3bc0_0;  alias, 1 drivers
v0x55a860cb2fe0_0 .net "data_out", 5 0, L_0x55a860cb76a0;  alias, 1 drivers
v0x55a860cb30e0_0 .net "data_out_recordar", 5 0, L_0x55a860cb7590;  1 drivers
v0x55a860cb31e0_0 .net "fifo_main_empty", 0 0, v0x55a860cb3d00_0;  alias, 1 drivers
v0x55a860cb32c0_0 .net "fifo_rd", 0 0, v0x55a860cb1b40_0;  alias, 1 drivers
v0x55a860cb3360_0 .net "reset_L", 0 0, v0x55a860cb3e40_0;  alias, 1 drivers
v0x55a860cb3400_0 .net "valid_in", 0 0, L_0x55a860cb7880;  alias, 1 drivers
v0x55a860cb34c0_0 .net "vc0_full", 0 0, v0x55a860cb3f80_0;  alias, 1 drivers
v0x55a860cb35a0_0 .net "vc1_full", 0 0, v0x55a860cb40c0_0;  alias, 1 drivers
L_0x55a860cb4ff0 .part v0x55a860cb3bc0_0, 2, 1;
L_0x55a860cb59d0 .part v0x55a860cb3bc0_0, 3, 1;
L_0x55a860cb5d20 .part v0x55a860cb3bc0_0, 4, 1;
L_0x55a860cb5fe0 .part v0x55a860cb3bc0_0, 5, 1;
L_0x55a860cb6800 .part v0x55a860cb3bc0_0, 0, 1;
L_0x55a860cb6ac0 .part v0x55a860cb3bc0_0, 1, 1;
LS_0x55a860cb6e20_0_0 .concat8 [ 1 1 1 1], L_0x55a860cb69c0, L_0x55a860cb6d90, L_0x55a860cb58d0, L_0x55a860cb5c20;
LS_0x55a860cb6e20_0_4 .concat8 [ 1 1 0 0], L_0x55a860cb5ee0, L_0x55a860cb61b0;
L_0x55a860cb6e20 .concat8 [ 4 2 0 0], LS_0x55a860cb6e20_0_0, LS_0x55a860cb6e20_0_4;
L_0x55a860cb70e0 .part L_0x55a860cb6e20, 0, 1;
L_0x55a860cb7220 .part L_0x55a860cb6e20, 1, 1;
L_0x55a860cb72c0 .part L_0x55a860cb6e20, 2, 1;
L_0x55a860cb7450 .part L_0x55a860cb6e20, 3, 1;
L_0x55a860cb74f0 .part L_0x55a860cb6e20, 4, 1;
L_0x55a860cb7600 .part L_0x55a860cb6e20, 5, 1;
LS_0x55a860cb76a0_0_0 .concat8 [ 1 1 1 1], v0x55a860cafda0_0, v0x55a860cb02e0_0, v0x55a860cb07a0_0, v0x55a860cb0c90_0;
LS_0x55a860cb76a0_0_4 .concat8 [ 1 1 0 0], v0x55a860cb1130_0, v0x55a860cb1620_0;
L_0x55a860cb76a0 .concat8 [ 4 2 0 0], LS_0x55a860cb76a0_0_0, LS_0x55a860cb76a0_0_4;
S_0x55a860ca9610 .scope module, "_15_" "NOT" 5 43, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb4f80 .functor NOT 1, L_0x55a860cb4ff0, C4<0>, C4<0>, C4<0>;
v0x55a860ca9800_0 .net "A", 0 0, L_0x55a860cb4ff0;  1 drivers
v0x55a860ca98e0_0 .net "Y", 0 0, L_0x55a860cb4f80;  alias, 1 drivers
S_0x55a860ca9a00 .scope module, "_16_" "NOR" 5 47, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb5090 .functor OR 1, v0x55a860cb3f80_0, v0x55a860cb3d00_0, C4<0>, C4<0>;
L_0x55a860cb5220 .functor NOT 1, L_0x55a860cb5090, C4<0>, C4<0>, C4<0>;
v0x55a860ca9c20_0 .net "A", 0 0, v0x55a860cb3f80_0;  alias, 1 drivers
v0x55a860ca9d00_0 .net "B", 0 0, v0x55a860cb3d00_0;  alias, 1 drivers
v0x55a860ca9dc0_0 .net "Y", 0 0, L_0x55a860cb5220;  alias, 1 drivers
v0x55a860ca9e60_0 .net *"_s0", 0 0, L_0x55a860cb5090;  1 drivers
S_0x55a860ca9fc0 .scope module, "_17_" "NOT" 5 52, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb5320 .functor NOT 1, v0x55a860cb3e40_0, C4<0>, C4<0>, C4<0>;
v0x55a860caa1d0_0 .net "A", 0 0, v0x55a860cb3e40_0;  alias, 1 drivers
v0x55a860caa270_0 .net "Y", 0 0, L_0x55a860cb5320;  alias, 1 drivers
S_0x55a860caa370 .scope module, "_18_" "NOR" 5 56, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb53d0 .functor OR 1, L_0x55a860cb5320, v0x55a860cb40c0_0, C4<0>, C4<0>;
L_0x55a860cb54f0 .functor NOT 1, L_0x55a860cb53d0, C4<0>, C4<0>, C4<0>;
v0x55a860caa590_0 .net "A", 0 0, L_0x55a860cb5320;  alias, 1 drivers
v0x55a860caa680_0 .net "B", 0 0, v0x55a860cb40c0_0;  alias, 1 drivers
v0x55a860caa720_0 .net "Y", 0 0, L_0x55a860cb54f0;  alias, 1 drivers
v0x55a860caa7f0_0 .net *"_s0", 0 0, L_0x55a860cb53d0;  1 drivers
S_0x55a860caa950 .scope module, "_19_" "NAND" 5 61, 2 14 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb5580 .functor AND 1, L_0x55a860cb54f0, L_0x55a860cb5220, C4<1>, C4<1>;
L_0x55a860cb56a0 .functor NOT 1, L_0x55a860cb5580, C4<0>, C4<0>, C4<0>;
v0x55a860caabc0_0 .net "A", 0 0, L_0x55a860cb54f0;  alias, 1 drivers
v0x55a860caac80_0 .net "B", 0 0, L_0x55a860cb5220;  alias, 1 drivers
v0x55a860caad50_0 .net "Y", 0 0, L_0x55a860cb56a0;  alias, 1 drivers
v0x55a860caae20_0 .net *"_s0", 0 0, L_0x55a860cb5580;  1 drivers
S_0x55a860caaf40 .scope module, "_20_" "NOR" 5 66, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb5840 .functor OR 1, L_0x55a860cb56a0, L_0x55a860cb4f80, C4<0>, C4<0>;
L_0x55a860cb58d0 .functor NOT 1, L_0x55a860cb5840, C4<0>, C4<0>, C4<0>;
v0x55a860cab160_0 .net "A", 0 0, L_0x55a860cb56a0;  alias, 1 drivers
v0x55a860cab250_0 .net "B", 0 0, L_0x55a860cb4f80;  alias, 1 drivers
v0x55a860cab320_0 .net "Y", 0 0, L_0x55a860cb58d0;  1 drivers
v0x55a860cab3f0_0 .net *"_s0", 0 0, L_0x55a860cb5840;  1 drivers
S_0x55a860cab510 .scope module, "_21_" "NOT" 5 71, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb5960 .functor NOT 1, L_0x55a860cb59d0, C4<0>, C4<0>, C4<0>;
v0x55a860cab720_0 .net "A", 0 0, L_0x55a860cb59d0;  1 drivers
v0x55a860cab800_0 .net "Y", 0 0, L_0x55a860cb5960;  alias, 1 drivers
S_0x55a860cab920 .scope module, "_22_" "NOR" 5 75, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb5b00 .functor OR 1, L_0x55a860cb56a0, L_0x55a860cb5960, C4<0>, C4<0>;
L_0x55a860cb5c20 .functor NOT 1, L_0x55a860cb5b00, C4<0>, C4<0>, C4<0>;
v0x55a860cabb40_0 .net "A", 0 0, L_0x55a860cb56a0;  alias, 1 drivers
v0x55a860cabc50_0 .net "B", 0 0, L_0x55a860cb5960;  alias, 1 drivers
v0x55a860cabd10_0 .net "Y", 0 0, L_0x55a860cb5c20;  1 drivers
v0x55a860cabde0_0 .net *"_s0", 0 0, L_0x55a860cb5b00;  1 drivers
S_0x55a860cabf00 .scope module, "_23_" "NOT" 5 80, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb5cb0 .functor NOT 1, L_0x55a860cb5d20, C4<0>, C4<0>, C4<0>;
v0x55a860cac110_0 .net "A", 0 0, L_0x55a860cb5d20;  1 drivers
v0x55a860cac1f0_0 .net "Y", 0 0, L_0x55a860cb5cb0;  alias, 1 drivers
S_0x55a860cac310 .scope module, "_24_" "NOR" 5 84, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb5dc0 .functor OR 1, L_0x55a860cb56a0, L_0x55a860cb5cb0, C4<0>, C4<0>;
L_0x55a860cb5ee0 .functor NOT 1, L_0x55a860cb5dc0, C4<0>, C4<0>, C4<0>;
v0x55a860cac4e0_0 .net "A", 0 0, L_0x55a860cb56a0;  alias, 1 drivers
v0x55a860cac5a0_0 .net "B", 0 0, L_0x55a860cb5cb0;  alias, 1 drivers
v0x55a860cac690_0 .net "Y", 0 0, L_0x55a860cb5ee0;  1 drivers
v0x55a860cac760_0 .net *"_s0", 0 0, L_0x55a860cb5dc0;  1 drivers
S_0x55a860cac880 .scope module, "_25_" "NOT" 5 89, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb5f70 .functor NOT 1, L_0x55a860cb5fe0, C4<0>, C4<0>, C4<0>;
v0x55a860caca90_0 .net "A", 0 0, L_0x55a860cb5fe0;  1 drivers
v0x55a860cacb70_0 .net "Y", 0 0, L_0x55a860cb5f70;  alias, 1 drivers
S_0x55a860cacc90 .scope module, "_26_" "NOR" 5 93, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb60b0 .functor OR 1, L_0x55a860cb56a0, L_0x55a860cb5f70, C4<0>, C4<0>;
L_0x55a860cb61b0 .functor NOT 1, L_0x55a860cb60b0, C4<0>, C4<0>, C4<0>;
v0x55a860caceb0_0 .net "A", 0 0, L_0x55a860cb56a0;  alias, 1 drivers
v0x55a860cad000_0 .net "B", 0 0, L_0x55a860cb5f70;  alias, 1 drivers
v0x55a860cad0f0_0 .net "Y", 0 0, L_0x55a860cb61b0;  1 drivers
v0x55a860cad1c0_0 .net *"_s0", 0 0, L_0x55a860cb60b0;  1 drivers
S_0x55a860cad2e0 .scope module, "_27_" "NOT" 5 98, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb6240 .functor NOT 1, L_0x55a860cb5220, C4<0>, C4<0>, C4<0>;
v0x55a860cad4a0_0 .net "A", 0 0, L_0x55a860cb5220;  alias, 1 drivers
v0x55a860cad5b0_0 .net "Y", 0 0, L_0x55a860cb6240;  alias, 1 drivers
S_0x55a860cad6d0 .scope module, "_28_" "NOT" 5 102, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb62d0 .functor NOT 1, v0x55a860cb40c0_0, C4<0>, C4<0>, C4<0>;
v0x55a860cad8e0_0 .net "A", 0 0, v0x55a860cb40c0_0;  alias, 1 drivers
v0x55a860cad9a0_0 .net "Y", 0 0, L_0x55a860cb62d0;  alias, 1 drivers
S_0x55a860cadaa0 .scope module, "_29_" "NAND" 5 106, 2 14 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb6380 .functor AND 1, v0x55a860cb3e40_0, L_0x55a860cb62d0, C4<1>, C4<1>;
L_0x55a860cb64a0 .functor NOT 1, L_0x55a860cb6380, C4<0>, C4<0>, C4<0>;
v0x55a860cadcc0_0 .net "A", 0 0, v0x55a860cb3e40_0;  alias, 1 drivers
v0x55a860caddd0_0 .net "B", 0 0, L_0x55a860cb62d0;  alias, 1 drivers
v0x55a860cade90_0 .net "Y", 0 0, L_0x55a860cb64a0;  alias, 1 drivers
v0x55a860cadf60_0 .net *"_s0", 0 0, L_0x55a860cb6380;  1 drivers
S_0x55a860cae080 .scope module, "_30_" "NOR" 5 111, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb6530 .functor OR 1, L_0x55a860cb64a0, L_0x55a860cb6240, C4<0>, C4<0>;
L_0x55a860cb66e0 .functor NOT 1, L_0x55a860cb6530, C4<0>, C4<0>, C4<0>;
v0x55a860cae2a0_0 .net "A", 0 0, L_0x55a860cb64a0;  alias, 1 drivers
v0x55a860cae390_0 .net "B", 0 0, L_0x55a860cb6240;  alias, 1 drivers
v0x55a860cae460_0 .net "Y", 0 0, L_0x55a860cb66e0;  alias, 1 drivers
v0x55a860cae530_0 .net *"_s0", 0 0, L_0x55a860cb6530;  1 drivers
S_0x55a860cae650 .scope module, "_31_" "NOT" 5 116, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb6770 .functor NOT 1, L_0x55a860cb6800, C4<0>, C4<0>, C4<0>;
v0x55a860cae860_0 .net "A", 0 0, L_0x55a860cb6800;  1 drivers
v0x55a860cae940_0 .net "Y", 0 0, L_0x55a860cb6770;  alias, 1 drivers
S_0x55a860caea60 .scope module, "_32_" "NOR" 5 120, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb68a0 .functor OR 1, L_0x55a860cb56a0, L_0x55a860cb6770, C4<0>, C4<0>;
L_0x55a860cb69c0 .functor NOT 1, L_0x55a860cb68a0, C4<0>, C4<0>, C4<0>;
v0x55a860caec80_0 .net "A", 0 0, L_0x55a860cb56a0;  alias, 1 drivers
v0x55a860caed40_0 .net "B", 0 0, L_0x55a860cb6770;  alias, 1 drivers
v0x55a860caee30_0 .net "Y", 0 0, L_0x55a860cb69c0;  1 drivers
v0x55a860caef00_0 .net *"_s0", 0 0, L_0x55a860cb68a0;  1 drivers
S_0x55a860caf020 .scope module, "_33_" "NOT" 5 125, 2 8 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55a860cb6a50 .functor NOT 1, L_0x55a860cb6ac0, C4<0>, C4<0>, C4<0>;
v0x55a860caf230_0 .net "A", 0 0, L_0x55a860cb6ac0;  1 drivers
v0x55a860caf310_0 .net "Y", 0 0, L_0x55a860cb6a50;  alias, 1 drivers
S_0x55a860caf430 .scope module, "_34_" "NOR" 5 129, 2 20 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55a860cb6d00 .functor OR 1, L_0x55a860cb56a0, L_0x55a860cb6a50, C4<0>, C4<0>;
L_0x55a860cb6d90 .functor NOT 1, L_0x55a860cb6d00, C4<0>, C4<0>, C4<0>;
v0x55a860caf650_0 .net "A", 0 0, L_0x55a860cb56a0;  alias, 1 drivers
v0x55a860caf710_0 .net "B", 0 0, L_0x55a860cb6a50;  alias, 1 drivers
v0x55a860caf800_0 .net "Y", 0 0, L_0x55a860cb6d90;  1 drivers
v0x55a860caf8d0_0 .net *"_s0", 0 0, L_0x55a860cb6d00;  1 drivers
S_0x55a860caf9f0 .scope module, "_35_" "DFF" 5 134, 2 26 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55a860cafc10_0 .net "C", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860cafd00_0 .net "D", 0 0, L_0x55a860cb70e0;  1 drivers
v0x55a860cafda0_0 .var "Q", 0 0;
S_0x55a860cafef0 .scope module, "_36_" "DFF" 5 139, 2 26 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55a860cb0110_0 .net "C", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860cb0220_0 .net "D", 0 0, L_0x55a860cb7220;  1 drivers
v0x55a860cb02e0_0 .var "Q", 0 0;
S_0x55a860cb0400 .scope module, "_37_" "DFF" 5 144, 2 26 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55a860cb0620_0 .net "C", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860cb06e0_0 .net "D", 0 0, L_0x55a860cb72c0;  1 drivers
v0x55a860cb07a0_0 .var "Q", 0 0;
S_0x55a860cb08f0 .scope module, "_38_" "DFF" 5 149, 2 26 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55a860cb0b10_0 .net "C", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860cb0bd0_0 .net "D", 0 0, L_0x55a860cb7450;  1 drivers
v0x55a860cb0c90_0 .var "Q", 0 0;
S_0x55a860cb0de0 .scope module, "_39_" "DFF" 5 154, 2 26 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55a860cb0fb0_0 .net "C", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860cb1070_0 .net "D", 0 0, L_0x55a860cb74f0;  1 drivers
v0x55a860cb1130_0 .var "Q", 0 0;
S_0x55a860cb1280 .scope module, "_40_" "DFF" 5 159, 2 26 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55a860cb14a0_0 .net "C", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860cb1560_0 .net "D", 0 0, L_0x55a860cb7600;  1 drivers
v0x55a860cb1620_0 .var "Q", 0 0;
S_0x55a860cb1770 .scope module, "_41_" "DFF" 5 164, 2 26 0, S_0x55a860c99100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55a860cb1990_0 .net "C", 0 0, v0x55a860cb3a60_0;  alias, 1 drivers
v0x55a860cb1a50_0 .net "D", 0 0, L_0x55a860cb66e0;  alias, 1 drivers
v0x55a860cb1b40_0 .var "Q", 0 0;
S_0x55a860cb37e0 .scope module, "prb" "probador" 3 60, 6 1 0, S_0x55a860c772e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 6 "data_in"
    .port_info 2 /OUTPUT 1 "reset_L"
    .port_info 3 /OUTPUT 1 "vc0_full"
    .port_info 4 /OUTPUT 1 "vc1_full"
    .port_info 5 /OUTPUT 1 "fifo_main_empty"
    .port_info 6 /OUTPUT 6 "data_in_estr"
    .port_info 7 /OUTPUT 1 "vc0_full_estr"
    .port_info 8 /OUTPUT 1 "vc1_full_estr"
    .port_info 9 /OUTPUT 1 "fifo_main_empty_estr"
v0x55a860cb3a60_0 .var "clk", 0 0;
v0x55a860cb3b00_0 .var "data_in", 5 0;
v0x55a860cb3bc0_0 .var "data_in_estr", 5 0;
v0x55a860cb3c60_0 .var "fifo_main_empty", 0 0;
v0x55a860cb3d00_0 .var "fifo_main_empty_estr", 0 0;
v0x55a860cb3e40_0 .var "reset_L", 0 0;
v0x55a860cb3ee0_0 .var "vc0_full", 0 0;
v0x55a860cb3f80_0 .var "vc0_full_estr", 0 0;
v0x55a860cb4020_0 .var "vc1_full", 0 0;
v0x55a860cb40c0_0 .var "vc1_full_estr", 0 0;
    .scope S_0x55a860c78920;
T_0 ;
    %wait E_0x55a860c32bf0;
    %load/vec4 v0x55a860c70e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860c76380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a860c6d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860c76380_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55a860c76ea0_0;
    %assign/vec4 v0x55a860c76380_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a860c982f0;
T_1 ;
    %wait E_0x55a860bf3ef0;
    %load/vec4 v0x55a860c98e60_0;
    %load/vec4 v0x55a860c98f20_0;
    %or;
    %nor/r;
    %load/vec4 v0x55a860c98990_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55a860c98710_0;
    %store/vec4 v0x55a860c988b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a860c98da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a860c98b60_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a860c988b0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a860c98da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a860c98b60_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a860c982f0;
T_2 ;
    %wait E_0x55a860c32d00;
    %load/vec4 v0x55a860c98c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55a860c98e60_0;
    %load/vec4 v0x55a860c98f20_0;
    %or;
    %nor/r;
    %load/vec4 v0x55a860c98990_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55a860c988b0_0;
    %assign/vec4 v0x55a860c987f0_0, 0;
    %load/vec4 v0x55a860c98da0_0;
    %assign/vec4 v0x55a860c98ce0_0, 0;
    %load/vec4 v0x55a860c98b60_0;
    %assign/vec4 v0x55a860c98aa0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a860c987f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860c98ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860c98aa0_0, 0;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a860c987f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860c98ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860c98aa0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a860caf9f0;
T_3 ;
    %wait E_0x55a860c32d00;
    %load/vec4 v0x55a860cafd00_0;
    %assign/vec4 v0x55a860cafda0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a860cafef0;
T_4 ;
    %wait E_0x55a860c32d00;
    %load/vec4 v0x55a860cb0220_0;
    %assign/vec4 v0x55a860cb02e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a860cb0400;
T_5 ;
    %wait E_0x55a860c32d00;
    %load/vec4 v0x55a860cb06e0_0;
    %assign/vec4 v0x55a860cb07a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a860cb08f0;
T_6 ;
    %wait E_0x55a860c32d00;
    %load/vec4 v0x55a860cb0bd0_0;
    %assign/vec4 v0x55a860cb0c90_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a860cb0de0;
T_7 ;
    %wait E_0x55a860c32d00;
    %load/vec4 v0x55a860cb1070_0;
    %assign/vec4 v0x55a860cb1130_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a860cb1280;
T_8 ;
    %wait E_0x55a860c32d00;
    %load/vec4 v0x55a860cb1560_0;
    %assign/vec4 v0x55a860cb1620_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a860cb1770;
T_9 ;
    %wait E_0x55a860c32d00;
    %load/vec4 v0x55a860cb1a50_0;
    %assign/vec4 v0x55a860cb1b40_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a860cb37e0;
T_10 ;
    %vpi_call 6 29 "$dumpfile", "./dump/fifo_main_pop.vcd" {0 0 0};
    %vpi_call 6 30 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3e40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a860cb3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3c60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a860cb3bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3d00_0, 0;
    %wait E_0x55a860c32d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3e40_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55a860cb3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3c60_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55a860cb3bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3d00_0, 0;
    %wait E_0x55a860c32d00;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a860cb3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb4020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3c60_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a860cb3bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb40c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3d00_0, 0;
    %wait E_0x55a860c32d00;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x55a860cb3b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3c60_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x55a860cb3bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3d00_0, 0;
    %wait E_0x55a860c32d00;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x55a860cb3b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb4020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3c60_0, 0;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x55a860cb3bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb40c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a860cb3d00_0, 0;
    %wait E_0x55a860c32d00;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x55a860cb3b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3c60_0, 0;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x55a860cb3bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3d00_0, 0;
    %wait E_0x55a860c32d00;
    %wait E_0x55a860c32d00;
    %vpi_call 6 109 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55a860cb37e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a860cb3a60_0, 0;
    %end;
    .thread T_11;
    .scope S_0x55a860cb37e0;
T_12 ;
    %delay 20, 0;
    %load/vec4 v0x55a860cb3a60_0;
    %inv;
    %assign/vec4 v0x55a860cb3a60_0, 0;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "testbench.v";
    "./fifo_main_pop.v";
    "./fifo_main_pop_estr.v";
    "./probador.v";
