import capstone.arm64 as arm64


def register_name_for_capstone_enum(enum: int) -> str:
    for k, v in _register_names_to_capstone_enums_dict.items():
        if v == enum:
            return k
    raise Exception(enum)


def capstone_enum_for_register(register_name: str) -> int:
    if "+" in register_name:
        register_name = "sp"
    return _register_names_to_capstone_enums_dict[register_name]


_register_names_to_capstone_enums_dict = {
    "invalid": arm64.ARM64_REG_INVALID,
    "ffr": arm64.ARM64_REG_FFR,
    "fp": arm64.ARM64_REG_FP,
    "lr": arm64.ARM64_REG_LR,
    "nzcv": arm64.ARM64_REG_NZCV,
    "sp": arm64.ARM64_REG_SP,
    "vg": arm64.ARM64_REG_VG,
    "wsp": arm64.ARM64_REG_WSP,
    "wzr": arm64.ARM64_REG_WZR,
    "xzr": arm64.ARM64_REG_XZR,
    "za": arm64.ARM64_REG_ZA,
    "b0": arm64.ARM64_REG_B0,
    "b1": arm64.ARM64_REG_B1,
    "b2": arm64.ARM64_REG_B2,
    "b3": arm64.ARM64_REG_B3,
    "b4": arm64.ARM64_REG_B4,
    "b5": arm64.ARM64_REG_B5,
    "b6": arm64.ARM64_REG_B6,
    "b7": arm64.ARM64_REG_B7,
    "b8": arm64.ARM64_REG_B8,
    "b9": arm64.ARM64_REG_B9,
    "b10": arm64.ARM64_REG_B10,
    "b11": arm64.ARM64_REG_B11,
    "b12": arm64.ARM64_REG_B12,
    "b13": arm64.ARM64_REG_B13,
    "b14": arm64.ARM64_REG_B14,
    "b15": arm64.ARM64_REG_B15,
    "b16": arm64.ARM64_REG_B16,
    "b17": arm64.ARM64_REG_B17,
    "b18": arm64.ARM64_REG_B18,
    "b19": arm64.ARM64_REG_B19,
    "b20": arm64.ARM64_REG_B20,
    "b21": arm64.ARM64_REG_B21,
    "b22": arm64.ARM64_REG_B22,
    "b23": arm64.ARM64_REG_B23,
    "b24": arm64.ARM64_REG_B24,
    "b25": arm64.ARM64_REG_B25,
    "b26": arm64.ARM64_REG_B26,
    "b27": arm64.ARM64_REG_B27,
    "b28": arm64.ARM64_REG_B28,
    "b29": arm64.ARM64_REG_B29,
    "b30": arm64.ARM64_REG_B30,
    "b31": arm64.ARM64_REG_B31,
    "d0": arm64.ARM64_REG_D0,
    "d1": arm64.ARM64_REG_D1,
    "d2": arm64.ARM64_REG_D2,
    "d3": arm64.ARM64_REG_D3,
    "d4": arm64.ARM64_REG_D4,
    "d5": arm64.ARM64_REG_D5,
    "d6": arm64.ARM64_REG_D6,
    "d7": arm64.ARM64_REG_D7,
    "d8": arm64.ARM64_REG_D8,
    "d9": arm64.ARM64_REG_D9,
    "d10": arm64.ARM64_REG_D10,
    "d11": arm64.ARM64_REG_D11,
    "d12": arm64.ARM64_REG_D12,
    "d13": arm64.ARM64_REG_D13,
    "d14": arm64.ARM64_REG_D14,
    "d15": arm64.ARM64_REG_D15,
    "d16": arm64.ARM64_REG_D16,
    "d17": arm64.ARM64_REG_D17,
    "d18": arm64.ARM64_REG_D18,
    "d19": arm64.ARM64_REG_D19,
    "d20": arm64.ARM64_REG_D20,
    "d21": arm64.ARM64_REG_D21,
    "d22": arm64.ARM64_REG_D22,
    "d23": arm64.ARM64_REG_D23,
    "d24": arm64.ARM64_REG_D24,
    "d25": arm64.ARM64_REG_D25,
    "d26": arm64.ARM64_REG_D26,
    "d27": arm64.ARM64_REG_D27,
    "d28": arm64.ARM64_REG_D28,
    "d29": arm64.ARM64_REG_D29,
    "d30": arm64.ARM64_REG_D30,
    "d31": arm64.ARM64_REG_D31,
    "h0": arm64.ARM64_REG_H0,
    "h1": arm64.ARM64_REG_H1,
    "h2": arm64.ARM64_REG_H2,
    "h3": arm64.ARM64_REG_H3,
    "h4": arm64.ARM64_REG_H4,
    "h5": arm64.ARM64_REG_H5,
    "h6": arm64.ARM64_REG_H6,
    "h7": arm64.ARM64_REG_H7,
    "h8": arm64.ARM64_REG_H8,
    "h9": arm64.ARM64_REG_H9,
    "h10": arm64.ARM64_REG_H10,
    "h11": arm64.ARM64_REG_H11,
    "h12": arm64.ARM64_REG_H12,
    "h13": arm64.ARM64_REG_H13,
    "h14": arm64.ARM64_REG_H14,
    "h15": arm64.ARM64_REG_H15,
    "h16": arm64.ARM64_REG_H16,
    "h17": arm64.ARM64_REG_H17,
    "h18": arm64.ARM64_REG_H18,
    "h19": arm64.ARM64_REG_H19,
    "h20": arm64.ARM64_REG_H20,
    "h21": arm64.ARM64_REG_H21,
    "h22": arm64.ARM64_REG_H22,
    "h23": arm64.ARM64_REG_H23,
    "h24": arm64.ARM64_REG_H24,
    "h25": arm64.ARM64_REG_H25,
    "h26": arm64.ARM64_REG_H26,
    "h27": arm64.ARM64_REG_H27,
    "h28": arm64.ARM64_REG_H28,
    "h29": arm64.ARM64_REG_H29,
    "h30": arm64.ARM64_REG_H30,
    "h31": arm64.ARM64_REG_H31,
    "p0": arm64.ARM64_REG_P0,
    "p1": arm64.ARM64_REG_P1,
    "p2": arm64.ARM64_REG_P2,
    "p3": arm64.ARM64_REG_P3,
    "p4": arm64.ARM64_REG_P4,
    "p5": arm64.ARM64_REG_P5,
    "p6": arm64.ARM64_REG_P6,
    "p7": arm64.ARM64_REG_P7,
    "p8": arm64.ARM64_REG_P8,
    "p9": arm64.ARM64_REG_P9,
    "p10": arm64.ARM64_REG_P10,
    "p11": arm64.ARM64_REG_P11,
    "p12": arm64.ARM64_REG_P12,
    "p13": arm64.ARM64_REG_P13,
    "p14": arm64.ARM64_REG_P14,
    "p15": arm64.ARM64_REG_P15,
    "q0": arm64.ARM64_REG_Q0,
    "q1": arm64.ARM64_REG_Q1,
    "q2": arm64.ARM64_REG_Q2,
    "q3": arm64.ARM64_REG_Q3,
    "q4": arm64.ARM64_REG_Q4,
    "q5": arm64.ARM64_REG_Q5,
    "q6": arm64.ARM64_REG_Q6,
    "q7": arm64.ARM64_REG_Q7,
    "q8": arm64.ARM64_REG_Q8,
    "q9": arm64.ARM64_REG_Q9,
    "q10": arm64.ARM64_REG_Q10,
    "q11": arm64.ARM64_REG_Q11,
    "q12": arm64.ARM64_REG_Q12,
    "q13": arm64.ARM64_REG_Q13,
    "q14": arm64.ARM64_REG_Q14,
    "q15": arm64.ARM64_REG_Q15,
    "q16": arm64.ARM64_REG_Q16,
    "q17": arm64.ARM64_REG_Q17,
    "q18": arm64.ARM64_REG_Q18,
    "q19": arm64.ARM64_REG_Q19,
    "q20": arm64.ARM64_REG_Q20,
    "q21": arm64.ARM64_REG_Q21,
    "q22": arm64.ARM64_REG_Q22,
    "q23": arm64.ARM64_REG_Q23,
    "q24": arm64.ARM64_REG_Q24,
    "q25": arm64.ARM64_REG_Q25,
    "q26": arm64.ARM64_REG_Q26,
    "q27": arm64.ARM64_REG_Q27,
    "q28": arm64.ARM64_REG_Q28,
    "q29": arm64.ARM64_REG_Q29,
    "q30": arm64.ARM64_REG_Q30,
    "q31": arm64.ARM64_REG_Q31,
    "s0": arm64.ARM64_REG_S0,
    "s1": arm64.ARM64_REG_S1,
    "s2": arm64.ARM64_REG_S2,
    "s3": arm64.ARM64_REG_S3,
    "s4": arm64.ARM64_REG_S4,
    "s5": arm64.ARM64_REG_S5,
    "s6": arm64.ARM64_REG_S6,
    "s7": arm64.ARM64_REG_S7,
    "s8": arm64.ARM64_REG_S8,
    "s9": arm64.ARM64_REG_S9,
    "s10": arm64.ARM64_REG_S10,
    "s11": arm64.ARM64_REG_S11,
    "s12": arm64.ARM64_REG_S12,
    "s13": arm64.ARM64_REG_S13,
    "s14": arm64.ARM64_REG_S14,
    "s15": arm64.ARM64_REG_S15,
    "s16": arm64.ARM64_REG_S16,
    "s17": arm64.ARM64_REG_S17,
    "s18": arm64.ARM64_REG_S18,
    "s19": arm64.ARM64_REG_S19,
    "s20": arm64.ARM64_REG_S20,
    "s21": arm64.ARM64_REG_S21,
    "s22": arm64.ARM64_REG_S22,
    "s23": arm64.ARM64_REG_S23,
    "s24": arm64.ARM64_REG_S24,
    "s25": arm64.ARM64_REG_S25,
    "s26": arm64.ARM64_REG_S26,
    "s27": arm64.ARM64_REG_S27,
    "s28": arm64.ARM64_REG_S28,
    "s29": arm64.ARM64_REG_S29,
    "s30": arm64.ARM64_REG_S30,
    "s31": arm64.ARM64_REG_S31,
    "w0": arm64.ARM64_REG_W0,
    "w1": arm64.ARM64_REG_W1,
    "w2": arm64.ARM64_REG_W2,
    "w3": arm64.ARM64_REG_W3,
    "w4": arm64.ARM64_REG_W4,
    "w5": arm64.ARM64_REG_W5,
    "w6": arm64.ARM64_REG_W6,
    "w7": arm64.ARM64_REG_W7,
    "w8": arm64.ARM64_REG_W8,
    "w9": arm64.ARM64_REG_W9,
    "w10": arm64.ARM64_REG_W10,
    "w11": arm64.ARM64_REG_W11,
    "w12": arm64.ARM64_REG_W12,
    "w13": arm64.ARM64_REG_W13,
    "w14": arm64.ARM64_REG_W14,
    "w15": arm64.ARM64_REG_W15,
    "w16": arm64.ARM64_REG_W16,
    "w17": arm64.ARM64_REG_W17,
    "w18": arm64.ARM64_REG_W18,
    "w19": arm64.ARM64_REG_W19,
    "w20": arm64.ARM64_REG_W20,
    "w21": arm64.ARM64_REG_W21,
    "w22": arm64.ARM64_REG_W22,
    "w23": arm64.ARM64_REG_W23,
    "w24": arm64.ARM64_REG_W24,
    "w25": arm64.ARM64_REG_W25,
    "w26": arm64.ARM64_REG_W26,
    "w27": arm64.ARM64_REG_W27,
    "w28": arm64.ARM64_REG_W28,
    "w29": arm64.ARM64_REG_W29,
    "w30": arm64.ARM64_REG_W30,
    "x0": arm64.ARM64_REG_X0,
    "x1": arm64.ARM64_REG_X1,
    "x2": arm64.ARM64_REG_X2,
    "x3": arm64.ARM64_REG_X3,
    "x4": arm64.ARM64_REG_X4,
    "x5": arm64.ARM64_REG_X5,
    "x6": arm64.ARM64_REG_X6,
    "x7": arm64.ARM64_REG_X7,
    "x8": arm64.ARM64_REG_X8,
    "x9": arm64.ARM64_REG_X9,
    "x10": arm64.ARM64_REG_X10,
    "x11": arm64.ARM64_REG_X11,
    "x12": arm64.ARM64_REG_X12,
    "x13": arm64.ARM64_REG_X13,
    "x14": arm64.ARM64_REG_X14,
    "x15": arm64.ARM64_REG_X15,
    "x16": arm64.ARM64_REG_X16,
    "x17": arm64.ARM64_REG_X17,
    "x18": arm64.ARM64_REG_X18,
    "x19": arm64.ARM64_REG_X19,
    "x20": arm64.ARM64_REG_X20,
    "x21": arm64.ARM64_REG_X21,
    "x22": arm64.ARM64_REG_X22,
    "x23": arm64.ARM64_REG_X23,
    "x24": arm64.ARM64_REG_X24,
    "x25": arm64.ARM64_REG_X25,
    "x26": arm64.ARM64_REG_X26,
    "x27": arm64.ARM64_REG_X27,
    "x28": arm64.ARM64_REG_X28,
    "x29": arm64.ARM64_REG_X29,
    "x30": arm64.ARM64_REG_X30,
    "z0": arm64.ARM64_REG_Z0,
    "z1": arm64.ARM64_REG_Z1,
    "z2": arm64.ARM64_REG_Z2,
    "z3": arm64.ARM64_REG_Z3,
    "z4": arm64.ARM64_REG_Z4,
    "z5": arm64.ARM64_REG_Z5,
    "z6": arm64.ARM64_REG_Z6,
    "z7": arm64.ARM64_REG_Z7,
    "z8": arm64.ARM64_REG_Z8,
    "z9": arm64.ARM64_REG_Z9,
    "z10": arm64.ARM64_REG_Z10,
    "z11": arm64.ARM64_REG_Z11,
    "z12": arm64.ARM64_REG_Z12,
    "z13": arm64.ARM64_REG_Z13,
    "z14": arm64.ARM64_REG_Z14,
    "z15": arm64.ARM64_REG_Z15,
    "z16": arm64.ARM64_REG_Z16,
    "z17": arm64.ARM64_REG_Z17,
    "z18": arm64.ARM64_REG_Z18,
    "z19": arm64.ARM64_REG_Z19,
    "z20": arm64.ARM64_REG_Z20,
    "z21": arm64.ARM64_REG_Z21,
    "z22": arm64.ARM64_REG_Z22,
    "z23": arm64.ARM64_REG_Z23,
    "z24": arm64.ARM64_REG_Z24,
    "z25": arm64.ARM64_REG_Z25,
    "z26": arm64.ARM64_REG_Z26,
    "z27": arm64.ARM64_REG_Z27,
    "z28": arm64.ARM64_REG_Z28,
    "z29": arm64.ARM64_REG_Z29,
    "z30": arm64.ARM64_REG_Z30,
    "z31": arm64.ARM64_REG_Z31,
    "v0": arm64.ARM64_REG_V0,
    "v1": arm64.ARM64_REG_V1,
    "v2": arm64.ARM64_REG_V2,
    "v3": arm64.ARM64_REG_V3,
    "v4": arm64.ARM64_REG_V4,
    "v5": arm64.ARM64_REG_V5,
    "v6": arm64.ARM64_REG_V6,
    "v7": arm64.ARM64_REG_V7,
    "v8": arm64.ARM64_REG_V8,
    "v9": arm64.ARM64_REG_V9,
    "v10": arm64.ARM64_REG_V10,
    "v11": arm64.ARM64_REG_V11,
    "v12": arm64.ARM64_REG_V12,
    "v13": arm64.ARM64_REG_V13,
    "v14": arm64.ARM64_REG_V14,
    "v15": arm64.ARM64_REG_V15,
    "v16": arm64.ARM64_REG_V16,
    "v17": arm64.ARM64_REG_V17,
    "v18": arm64.ARM64_REG_V18,
    "v19": arm64.ARM64_REG_V19,
    "v20": arm64.ARM64_REG_V20,
    "v21": arm64.ARM64_REG_V21,
    "v22": arm64.ARM64_REG_V22,
    "v23": arm64.ARM64_REG_V23,
    "v24": arm64.ARM64_REG_V24,
    "v25": arm64.ARM64_REG_V25,
    "v26": arm64.ARM64_REG_V26,
    "v27": arm64.ARM64_REG_V27,
    "v28": arm64.ARM64_REG_V28,
    "v29": arm64.ARM64_REG_V29,
    "v30": arm64.ARM64_REG_V30,
    "v31": arm64.ARM64_REG_V31,
    "ip0": arm64.ARM64_REG_IP0,
    "ip1": arm64.ARM64_REG_IP1,
}
