Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Oct 23 00:34:46 2022
| Host         : Zeus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mag_comp_5b_timing_summary_routed.rpt -pb mag_comp_5b_timing_summary_routed.pb -rpx mag_comp_5b_timing_summary_routed.rpx -warn_on_violation
| Design       : mag_comp_5b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.648        0.000                      0                   14        0.308        0.000                      0                   14        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.648        0.000                      0                   14        0.308        0.000                      0                   14        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.579ns (65.834%)  route 0.819ns (34.166%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.545 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.545    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    my_univ_sseg/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.475ns (64.285%)  route 0.819ns (35.715%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.441 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.441    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    my_univ_sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.462ns (64.082%)  route 0.819ns (35.918%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.428 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.428    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[9]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    my_univ_sseg/CLK_DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.454ns (63.955%)  route 0.819ns (36.045%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.420 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.420    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    my_univ_sseg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.378ns (62.709%)  route 0.819ns (37.291%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.344 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.344    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    my_univ_sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.358ns (62.366%)  route 0.819ns (37.634%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.324 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.324    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.505    14.846    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    my_univ_sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.345ns (62.140%)  route 0.819ns (37.860%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.311 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.311    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.507    14.848    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.196    my_univ_sseg/CLK_DIV/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.337ns (62.000%)  route 0.819ns (38.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.303 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.303    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.507    14.848    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.196    my_univ_sseg/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.261ns (60.612%)  route 0.819ns (39.388%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.227 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.227    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.507    14.848    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.196    my_univ_sseg/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  7.969    

Slack (MET) :             7.989ns  (required time - arrival time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.241ns (60.229%)  route 0.819ns (39.771%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.625     5.146    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  my_univ_sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.484    my_univ_sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.988 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.207 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.207    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.507    14.848    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.196    my_univ_sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  7.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.586     1.469    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  my_univ_sseg/CLK_DIV/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.796    my_univ_sseg/CLK_DIV/count_reg_n_0_[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  my_univ_sseg/CLK_DIV/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.841    my_univ_sseg/CLK_DIV/count[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.855     1.982    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    my_univ_sseg/CLK_DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  my_univ_sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.803    my_univ_sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    my_univ_sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.170     1.803    my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    my_univ_sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.586     1.469    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  my_univ_sseg/CLK_DIV/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.796    my_univ_sseg/CLK_DIV/count_reg_n_0_[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  my_univ_sseg/CLK_DIV/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.841    my_univ_sseg/CLK_DIV/count[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.946 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.946    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_6
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.855     1.982    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    my_univ_sseg/CLK_DIV/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.583     1.466    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  my_univ_sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.199     1.829    my_univ_sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.851     1.978    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    my_univ_sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  my_univ_sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.803    my_univ_sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.953 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.981    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    my_univ_sseg/CLK_DIV/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.170     1.803    my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.953 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[9]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    my_univ_sseg/CLK_DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.314ns (61.217%)  route 0.199ns (38.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.583     1.466    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  my_univ_sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.199     1.829    my_univ_sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.979 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    my_univ_sseg/CLK_DIV/count_reg[12]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.851     1.978    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[13]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    my_univ_sseg/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.354ns (68.458%)  route 0.163ns (31.542%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.586     1.469    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  my_univ_sseg/CLK_DIV/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.796    my_univ_sseg/CLK_DIV/count_reg_n_0_[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  my_univ_sseg/CLK_DIV/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.841    my_univ_sseg/CLK_DIV/count[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.986 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.855     1.982    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    my_univ_sseg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.354ns (67.495%)  route 0.170ns (32.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.585     1.468    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.170     1.803    my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     1.993 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.853     1.980    my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    my_univ_sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   my_univ_sseg/CLK_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   my_univ_sseg/CLK_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   my_univ_sseg/CLK_DIV/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   my_univ_sseg/CLK_DIV/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   my_univ_sseg/CLK_DIV/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   my_univ_sseg/CLK_DIV/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   my_univ_sseg/CLK_DIV/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   my_univ_sseg/CLK_DIV/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   my_univ_sseg/CLK_DIV/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   my_univ_sseg/CLK_DIV/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_univ_sseg/CLK_DIV/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   my_univ_sseg/CLK_DIV/count_reg[12]/C



