[02/16 12:34:17     0s] 
[02/16 12:34:17     0s] Cadence Innovus(TM) Implementation System.
[02/16 12:34:17     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/16 12:34:17     0s] 
[02/16 12:34:17     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[02/16 12:34:17     0s] Options:	-common_ui 
[02/16 12:34:17     0s] Date:		Thu Feb 16 12:34:17 2023
[02/16 12:34:17     0s] Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[02/16 12:34:17     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/16 12:34:17     0s] 
[02/16 12:34:17     0s] License:
[02/16 12:34:17     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/16 12:34:17     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/16 12:34:29    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[02/16 12:34:29    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[02/16 12:34:29    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[02/16 12:34:29    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[02/16 12:34:29    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[02/16 12:34:29    11s] @(#)CDS: CPE v15.20-p002
[02/16 12:34:29    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[02/16 12:34:29    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[02/16 12:34:29    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/16 12:34:29    11s] @(#)CDS: RCDB 11.6
[02/16 12:34:29    11s] --- Running on pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[02/16 12:34:29    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_45162_pgmicro04_matheus.almeida_pXnbgj.

[02/16 12:34:29    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_45162_pgmicro04_matheus.almeida_pXnbgj.
[02/16 12:34:29    11s] 
[02/16 12:34:31    12s] 
[02/16 12:34:31    12s] **INFO:  MMMC transition support version v31-84 
[02/16 12:34:31    12s] 
[02/16 12:34:32    13s] Loading fill procedures ...
[02/16 12:34:39    14s] [DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[02/16 12:34:56    17s] 
[02/16 12:34:56    17s] Threads Configured:8
[02/16 12:34:56    23s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[02/16 12:34:56    23s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[02/16 12:34:56    23s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[02/16 12:34:56    23s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[02/16 12:34:56    23s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[02/16 12:34:57    23s] Library reading multithread flow ended.
[02/16 12:34:57    23s] 
[02/16 12:34:57    23s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[02/16 12:34:57    23s] 
[02/16 12:34:57    23s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[02/16 12:34:57    23s] Set DBUPerIGU to M2 pitch 630.
[02/16 12:34:57    24s] 
[02/16 12:34:57    24s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-200' for more detail.
[02/16 12:34:58    25s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/16 12:34:58    25s] To increase the message display limit, refer to the product command reference manual.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 12:34:58    25s] Type 'man IMPLF-201' for more detail.
[02/16 12:34:58    25s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/16 12:34:58    25s] To increase the message display limit, refer to the product command reference manual.
[02/16 12:34:58    25s] 
[02/16 12:34:58    25s] viaInitial starts at Thu Feb 16 12:34:58 2023
[02/16 12:34:58    25s] viaInitial ends at Thu Feb 16 12:34:58 2023
[02/16 12:34:58    25s] *** Begin netlist parsing (mem=623.1M) ***
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/16 12:34:58    25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/16 12:34:58    25s] To increase the message display limit, refer to the product command reference manual.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/16 12:34:58    25s] Created 1225 new cells from 2 timing libraries.
[02/16 12:34:58    25s] Reading netlist ...
[02/16 12:34:58    25s] Backslashed names will retain backslash and a trailing blank character.
[02/16 12:34:58    25s] Reading verilog netlist 'innovus/minimips.v'
[02/16 12:34:58    25s] 
[02/16 12:34:58    25s] *** Memory Usage v#1 (Current mem = 623.105M, initial mem = 170.871M) ***
[02/16 12:34:58    25s] *** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=623.1M) ***
[02/16 12:34:58    25s] Top level cell is minimips.
[02/16 12:34:58    25s] ** Removed 1 unused lib cells.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/16 12:34:59    26s] Type 'man IMPTS-282' for more detail.
[02/16 12:34:59    26s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[02/16 12:34:59    26s] To increase the message display limit, refer to the product command reference manual.
[02/16 12:34:59    26s] Hooked 1224 DB cells to tlib cells.
[02/16 12:34:59    26s] Starting recursive module instantiation check.
[02/16 12:34:59    26s] No recursion found.
[02/16 12:34:59    26s] Building hierarchical netlist for Cell minimips ...
[02/16 12:34:59    26s] *** Netlist is unique.
[02/16 12:34:59    26s] ** info: there are 1281 modules.
[02/16 12:34:59    26s] ** info: there are 22971 stdCell insts.
[02/16 12:34:59    26s] 
[02/16 12:34:59    26s] *** Memory Usage v#1 (Current mem = 646.355M, initial mem = 170.871M) ***
[02/16 12:34:59    26s] Set Default Net Delay as 1000 ps.
[02/16 12:34:59    26s] Set Default Net Load as 0.5 pF. 
[02/16 12:34:59    26s] Set Default Input Pin Transition as 0.1 ps.
[02/16 12:34:59    26s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/16 12:34:59    26s] Type 'man IMPFP-3961' for more detail.
[02/16 12:34:59    26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/16 12:34:59    26s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[02/16 12:34:59    26s] Cap table was created using Encounter 07.10-s219_1.
[02/16 12:34:59    26s] Process name: xc018m6_typ.
[02/16 12:34:59    26s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/16 12:34:59    26s] Type 'man IMPEXT-2773' for more detail.
[02/16 12:34:59    26s] Importing multi-corner RC tables ... 
[02/16 12:34:59    26s] Summary of Active RC-Corners : 
[02/16 12:34:59    26s]  
[02/16 12:34:59    26s]  Analysis View: default_emulate_view
[02/16 12:34:59    26s]     RC-Corner Name        : default_emulate_rc_corner
[02/16 12:34:59    26s]     RC-Corner Index       : 0
[02/16 12:34:59    26s]     RC-Corner Temperature : 25 Celsius
[02/16 12:34:59    26s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[02/16 12:34:59    26s]     RC-Corner PreRoute Res Factor         : 1
[02/16 12:34:59    26s]     RC-Corner PreRoute Cap Factor         : 1
[02/16 12:34:59    26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 12:34:59    26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 12:34:59    26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 12:34:59    26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 12:34:59    26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 12:34:59    26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/16 12:34:59    26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/16 12:34:59    26s] *Info: initialize multi-corner CTS.
[02/16 12:34:59    26s] Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
[02/16 12:34:59    26s] Current (total cpu=0:00:26.1, real=0:00:42.0, peak res=364.1M, current mem=757.4M)
[02/16 12:34:59    26s] minimips
[02/16 12:35:00    26s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).
[02/16 12:35:00    26s] 
[02/16 12:35:00    26s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).
[02/16 12:35:00    26s] 
[02/16 12:35:00    26s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).
[02/16 12:35:00    26s] 
[02/16 12:35:00    26s] Number of path exceptions in the constraint file = 1
[02/16 12:35:00    26s] Number of paths exceptions after getting compressed = 1
[02/16 12:35:00    26s] INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[02/16 12:35:00    26s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=382.5M, current mem=776.7M)
[02/16 12:35:00    26s] Current (total cpu=0:00:26.3, real=0:00:43.0, peak res=382.5M, current mem=776.7M)
[02/16 12:35:00    26s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[02/16 12:35:00    27s] Summary for sequential cells idenfication: 
[02/16 12:35:00    27s] Identified SBFF number: 128
[02/16 12:35:00    27s] Identified MBFF number: 0
[02/16 12:35:00    27s] Not identified SBFF number: 0
[02/16 12:35:00    27s] Not identified MBFF number: 0
[02/16 12:35:00    27s] Number of sequential cells which are not FFs: 106
[02/16 12:35:00    27s] 
[02/16 12:35:00    27s] Total number of combinational cells: 511
[02/16 12:35:00    27s] Total number of sequential cells: 234
[02/16 12:35:00    27s] Total number of tristate cells: 64
[02/16 12:35:00    27s] Total number of level shifter cells: 0
[02/16 12:35:00    27s] Total number of power gating cells: 0
[02/16 12:35:00    27s] Total number of isolation cells: 0
[02/16 12:35:00    27s] Total number of power switch cells: 0
[02/16 12:35:00    27s] Total number of pulse generator cells: 0
[02/16 12:35:00    27s] Total number of always on buffers: 0
[02/16 12:35:00    27s] Total number of retention cells: 0
[02/16 12:35:00    27s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[02/16 12:35:00    27s] Total number of usable buffers: 10
[02/16 12:35:00    27s] List of unusable buffers:
[02/16 12:35:00    27s] Total number of unusable buffers: 0
[02/16 12:35:00    27s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[02/16 12:35:00    27s] Total number of usable inverters: 13
[02/16 12:35:00    27s] List of unusable inverters:
[02/16 12:35:00    27s] Total number of unusable inverters: 0
[02/16 12:35:00    27s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[02/16 12:35:00    27s] Total number of identified usable delay cells: 14
[02/16 12:35:00    27s] List of identified unusable delay cells:
[02/16 12:35:00    27s] Total number of identified unusable delay cells: 0
[02/16 12:35:00    27s] **ERROR: (IMPFP-993):	Cannot find site 'CORE'  to create rows. Check there is a specified site for rows.
[02/16 12:35:00    27s] 
[02/16 12:35:00    27s] [DEV]innovus 2> check_drc 
 *** Starting Verify DRC (MEM: 780.7) ***
[02/16 12:35:05    28s] 
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD1P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4SMP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD2SP does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD2P does not have antenna diff area.
[02/16 12:35:05    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD1P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD2SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD2P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD1P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT2SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT2P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT1P does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16SP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16SMP does not have antenna diff area.
[02/16 12:35:06    28s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC2SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC2P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC1P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16SP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16SMP does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW APR00P does not have antenna diff area.
[02/16 12:35:06    29s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW APR00DP does not have antenna diff area.
[02/16 12:35:07    30s]   VERIFY DRC ...... Starting Verification
[02/16 12:35:07    30s]   VERIFY DRC ...... Initializing
[02/16 12:35:07    30s]   VERIFY DRC ...... Deleting Existing Violations
[02/16 12:35:07    30s]   VERIFY DRC ...... Creating Sub-Areas
[02/16 12:35:07    30s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[02/16 12:35:07    30s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[02/16 12:35:07    30s]   VERIFY DRC ...... Using new threading
[02/16 12:35:07    30s]   VERIFY DRC ...... Sub-Area : 1 of 1
[02/16 12:35:07    30s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/16 12:35:07    30s] 
[02/16 12:35:07    30s]   Verification Complete : 0 Viols.
[02/16 12:35:07    30s] 
[02/16 12:35:07    30s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 76.4M) ***
[02/16 12:35:07    30s] 
[02/16 12:35:07    30s] [DEV]innovus 3> **ERROR: (IMPQTF-4044):	Error happens when execute '8D' with error message: 'invalid command name "8D"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/16 12:35:45    41s] eval_legacy { report_message -start_cmd }
[02/16 12:35:46    41s] eval_legacy { report_message -start_cmd }
[02/16 12:35:46    41s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 12:35:46    41s] get_multi_cpu_usage -local_cpu
[02/16 12:35:46    41s] write_netlist minimips_floor01.dat/minimips.v.gz
[02/16 12:35:46    41s] Writing Netlist "minimips_floor01.dat/minimips.v.gz" ...
[02/16 12:35:46    41s] Saving AAE Data ...
[02/16 12:35:46    41s] get_proto_model -type_match {none flex_module flex_instgroup blackbox full optinterface} -tcl -name
[02/16 12:35:46    41s] get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[02/16 12:35:46    41s] Saving preference file minimips_floor01.dat/gui.pref.tcl ...
[02/16 12:35:46    41s] get_layer_preference congestH -is_visible
[02/16 12:35:46    41s] get_layer_preference congestV -is_visible
[02/16 12:35:46    41s] get_layer_preference congestObj -is_visible
[02/16 12:35:46    41s] Saving root attributes to be loaded post write_db ...
[02/16 12:35:46    41s] Saving root attributes to be loaded previous write_db ...
[02/16 12:35:46    41s] Saving floorplan file ...
[02/16 12:35:46    41s] write_floorplan minimips_floor01.dat/minimips.fp.gz
[02/16 12:35:46    41s] write_black_box_lef -all minimips_floor01.dat/minimips.bbox.lef
[02/16 12:35:46    41s] write_drc_markers minimips_floor01.dat/minimips.marker.gz
[02/16 12:35:46    41s] Saving Drc markers ...
[02/16 12:35:46    41s] ... No Drc file written since there is no markers found.
[02/16 12:35:46    41s] Saving placement file ...
[02/16 12:35:46    41s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1043.2M) ***
[02/16 12:35:46    41s] Saving route file ...
[02/16 12:35:46    42s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1043.2M) ***
[02/16 12:35:46    42s] Saving DEF file ...
[02/16 12:35:46    42s] eval_legacy { defOut -for_saveDesign minimips_floor01.dat/minimips.def.gz }
[02/16 12:35:46    42s] eval_legacy { writeIntegRouteConstraint -noDigitalConstraint -file minimips_floor01.dat/minimips.integ.const }
[02/16 12:35:46    42s] No integration constraint in the design.
[02/16 12:35:46    42s] eval_legacy { is_attribute -obj_type root write_db_create_read_file }
[02/16 12:35:48    43s] 
[02/16 12:35:49    44s] 
[02/16 12:35:49    44s] 
[02/16 12:35:50    45s] Generated self-contained design minimips_floor01.dat
[02/16 12:35:50    45s] eval_legacy { report_message -end_cmd }
[02/16 12:35:50    45s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 12:35:50    45s] eval_legacy { report_message -end_cmd }
[02/16 12:35:50    45s] *** Message Summary: 0 warning(s), 0 error(s)
[02/16 12:35:50    45s] 
source physical/2_power_plan.tcl 
[02/16 12:36:12    49s] 
[02/16 12:36:12    49s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/16 12:36:12    49s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/16 12:36:12    49s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[02/16 12:36:12    49s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command add_io_fillers to fill gaps among cells before add_rings.
[02/16 12:36:12    49s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1051.2M) ***
[02/16 12:36:12    50s] *** Begin SPECIAL ROUTE on Thu Feb 16 12:36:12 2023 ***
[02/16 12:36:12    50s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
[02/16 12:36:12    50s] SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)
[02/16 12:36:12    50s] 
[02/16 12:36:12    50s] Begin option processing ...
[02/16 12:36:12    50s] srouteConnectPowerBump set to false
[02/16 12:36:12    50s] routeSelectNet set to "gnd vdd"
[02/16 12:36:12    50s] routeSpecial set to true
[02/16 12:36:12    50s] srouteBlockPin set to "useLef"
[02/16 12:36:12    50s] srouteBottomLayerLimit set to 1
[02/16 12:36:12    50s] srouteBottomTargetLayerLimit set to 1
[02/16 12:36:12    50s] srouteConnectConverterPin set to false
[02/16 12:36:12    50s] srouteCrossoverViaBottomLayer set to 1
[02/16 12:36:12    50s] srouteCrossoverViaTopLayer set to 6
[02/16 12:36:12    50s] srouteFollowCorePinEnd set to 3
[02/16 12:36:12    50s] srouteJogControl set to "preferWithChanges differentLayer"
[02/16 12:36:12    50s] sroutePadPinAllPorts set to true
[02/16 12:36:12    50s] sroutePreserveExistingRoutes set to true
[02/16 12:36:12    50s] srouteRoutePowerBarPortOnBothDir set to true
[02/16 12:36:12    50s] srouteStopBlockPin set to "nearestTarget"
[02/16 12:36:12    50s] srouteTopLayerLimit set to 6
[02/16 12:36:12    50s] srouteTopTargetLayerLimit set to 6
[02/16 12:36:12    50s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1686.00 megs.
[02/16 12:36:12    50s] 
[02/16 12:36:12    50s] Reading DB technology information...
[02/16 12:36:12    50s] Finished reading DB technology information.
[02/16 12:36:12    50s] Reading floorplan and netlist information...
[02/16 12:36:12    50s] Finished reading floorplan and netlist information.
[02/16 12:36:13    50s] Read in 12 layers, 6 routing layers, 1 overlap layer
[02/16 12:36:13    50s] Read in 825 macros, 196 used
[02/16 12:36:13    50s] Read in 188 components
[02/16 12:36:13    50s]   188 core components: 188 unplaced, 0 placed, 0 fixed
[02/16 12:36:13    50s] Read in 70 logical pins
[02/16 12:36:13    50s] Read in 70 nets
[02/16 12:36:13    50s] Read in 7 special nets
[02/16 12:36:13    50s] 2 nets selected.
[02/16 12:36:13    50s] 
[02/16 12:36:13    50s] Begin power routing ...
[02/16 12:36:13    50s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:36:13    50s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/16 12:36:13    50s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[02/16 12:36:13    50s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 12:36:13    50s] Type 'man IMPSR-1256' for more detail.
[02/16 12:36:13    50s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 12:36:13    50s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:36:13    50s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/16 12:36:13    50s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[02/16 12:36:13    50s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 12:36:13    50s] Type 'man IMPSR-1256' for more detail.
[02/16 12:36:13    50s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 12:36:13    50s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:36:13    50s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:36:13    50s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:36:13    50s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:36:13    50s] CPU time for FollowPin 0 seconds
[02/16 12:36:13    50s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:36:13    50s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:36:13    50s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:36:13    50s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:36:13    50s] CPU time for FollowPin 0 seconds
[02/16 12:36:13    50s]   Number of IO ports routed: 0
[02/16 12:36:13    50s]   Number of Block ports routed: 0
[02/16 12:36:13    50s]   Number of Stripe ports routed: 0
[02/16 12:36:13    50s]   Number of Core ports routed: 0  open: 172
[02/16 12:36:13    50s]   Number of Pad ports routed: 0
[02/16 12:36:13    50s]   Number of Power Bump ports routed: 0
[02/16 12:36:13    50s]   Number of Followpin connections: 172
[02/16 12:36:13    50s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1700.00 megs.
[02/16 12:36:13    50s] 
[02/16 12:36:13    50s] 
[02/16 12:36:13    50s] 
[02/16 12:36:13    50s]  Begin updating DB with routing results ...
[02/16 12:36:13    50s]  Updating DB with 33 via definition ...Extracting standard cell pins and blockage ...... 
[02/16 12:36:13    50s] Pin and blockage extraction finished
[02/16 12:36:13    50s] 
[02/16 12:36:13    50s] sroute: Total CPU time used = 0:0:0
[02/16 12:36:13    50s] sroute: Total Real time used = 0:0:1
[02/16 12:36:13    50s] sroute: Total Memory used = 27.43 megs
[02/16 12:36:13    50s] sroute: Total Peak Memory used = 1080.62 megs
[02/16 12:36:13    50s] #spOpts: VtWidth no_cmu 
[02/16 12:36:13    50s] Core basic site is core
[02/16 12:36:13    50s] Estimated cell power/ground rail width = 0.915 um
[02/16 12:36:13    50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 12:36:13    50s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/16 12:36:13    50s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/16 12:36:13    50s] For 7353 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[02/16 12:36:13    51s] Inserted 7353 well-taps <FEED1> cells (prefix WELLTAP).
[02/16 12:36:13    51s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[02/16 12:36:13    51s] 
[02/16 12:36:13    51s] Starting stripe generation ...
[02/16 12:36:13    51s] Non-Default setAddStripeOption Settings :
[02/16 12:36:13    51s]   NONE
[02/16 12:36:13    51s] The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 12:36:13    51s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 12:36:13    51s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[02/16 12:36:13    51s] Stripe generation is complete; vias are now being generated.
[02/16 12:36:13    51s] The power planner created 68 wires.
[02/16 12:36:13    51s] *** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:00.0, mem: 1090.6M) ***
[02/16 12:36:13    51s] [DEV]innovus 4> **ERROR: (IMPQTF-4044):	Error happens when execute '8D' with error message: 'invalid command name "8D"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/16 12:36:50    60s] Suppress "**WARN ..." messages.
[02/16 12:36:50    60s] eval_legacy { report_message -start_cmd }
[02/16 12:36:50    60s] exclude_path_collection 0
[02/16 12:36:50    60s] eval_legacy { report_message -start_cmd }
[02/16 12:36:50    60s] reset_design
[02/16 12:36:50    60s] Reset to color id 0 for U1_pf_RC_CG_HIER_INST1 (RC_CG_MOD_AUTO_minimips) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U2_ei_RC_CG_HIER_INST2 (RC_CG_MOD_AUTO_minimips_1) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U2_ei_RC_CG_HIER_INST3 (RC_CG_MOD_AUTO_minimips_2) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U9_bus_ctrl_RC_CG_HIER_INST42 (RC_CG_MOD_AUTO_minimips_41) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U4_ex_U1_alu_RC_CG_HIER_INST6 (RC_CG_MOD_AUTO_minimips_5) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U4_ex_U1_alu_RC_CG_HIER_INST7 (RC_CG_MOD_AUTO_minimips_6) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST10 (RC_CG_MOD_AUTO_minimips_9) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST11 (RC_CG_MOD_AUTO_minimips_10) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST12 (RC_CG_MOD_AUTO_minimips_11) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST13 (RC_CG_MOD_AUTO_minimips_12) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST14 (RC_CG_MOD_AUTO_minimips_13) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST15 (RC_CG_MOD_AUTO_minimips_14) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST16 (RC_CG_MOD_AUTO_minimips_15) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST17 (RC_CG_MOD_AUTO_minimips_16) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST18 (RC_CG_MOD_AUTO_minimips_17) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST19 (RC_CG_MOD_AUTO_minimips_18) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST20 (RC_CG_MOD_AUTO_minimips_19) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST21 (RC_CG_MOD_AUTO_minimips_20) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST22 (RC_CG_MOD_AUTO_minimips_21) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST23 (RC_CG_MOD_AUTO_minimips_22) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST24 (RC_CG_MOD_AUTO_minimips_23) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST25 (RC_CG_MOD_AUTO_minimips_24) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST26 (RC_CG_MOD_AUTO_minimips_25) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST27 (RC_CG_MOD_AUTO_minimips_26) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST28 (RC_CG_MOD_AUTO_minimips_27) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST29 (RC_CG_MOD_AUTO_minimips_28) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST30 (RC_CG_MOD_AUTO_minimips_29) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST31 (RC_CG_MOD_AUTO_minimips_30) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST32 (RC_CG_MOD_AUTO_minimips_31) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST33 (RC_CG_MOD_AUTO_minimips_32) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST34 (RC_CG_MOD_AUTO_minimips_33) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST35 (RC_CG_MOD_AUTO_minimips_34) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST36 (RC_CG_MOD_AUTO_minimips_35) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST37 (RC_CG_MOD_AUTO_minimips_36) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST38 (RC_CG_MOD_AUTO_minimips_37) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST39 (RC_CG_MOD_AUTO_minimips_38) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST9 (RC_CG_MOD_AUTO_minimips_8) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U3_di_RC_CG_HIER_INST4 (RC_CG_MOD_AUTO_minimips_3) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U8_syscop_RC_CG_HIER_INST40 (RC_CG_MOD_AUTO_minimips_39) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for U8_syscop_RC_CG_HIER_INST41 (RC_CG_MOD_AUTO_minimips_40) and all their descendants.
[02/16 12:36:50    60s] Reset to color id 0 for RC_CG_DECLONE_HIER_INST (RC_CG_MOD_AUTO_minimips_4) and all their descendants.
[02/16 12:36:51    61s] Free PSO.
[02/16 12:36:52    62s] 
[02/16 12:36:52    62s] 
[02/16 12:36:52    62s] Info (SM2C): Status of key globals:
[02/16 12:36:52    62s] 	 MMMC-by-default flow     : 1
[02/16 12:36:52    62s] 	 Default MMMC objs envvar : 0
[02/16 12:36:52    62s] 	 Data portability         : 0
[02/16 12:36:52    62s] 	 MMMC PV Emulation        : 0
[02/16 12:36:52    62s] 	 MMMC debug               : 0
[02/16 12:36:52    62s] 	 Init_Design flow         : 1
[02/16 12:36:52    62s] 
[02/16 12:36:52    62s] 
[02/16 12:36:52    62s] 	 CTE SM2C global          : false
[02/16 12:36:52    62s] 	 Reporting view filter    : false
[02/16 12:36:52    62s] 
[02/16 12:36:52    62s] Threads Configured:8
[02/16 12:36:54    70s] Loading view definition file from minimips_floor01.dat/viewDefinition.tcl
[02/16 12:36:54    70s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.15min, fe_real=2.62min, fe_mem=981.1M) ***
[02/16 12:36:56    71s] *** Netlist is unique.
[02/16 12:36:56    71s] Loading preference file minimips_floor01.dat/gui.pref.tcl ...
[02/16 12:36:56    72s] minimips
[02/16 12:36:57    72s] Delete all existing relative floorplan constraints.
[02/16 12:36:57    73s] source minimips_floor01.dat/minimips_power_constraints.tcl
[02/16 12:36:57    73s] **ERROR: (IMPSE-101):	report_messages: Must specify a '-start_cmd' before '-end_cmd' option. Ignore.
[02/16 12:36:57    73s] gui_set_draw_view fplan
source physical/2_power_plan.tcl 
[02/16 12:37:16    76s] 
[02/16 12:37:16    76s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/16 12:37:16    76s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/16 12:37:16    76s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[02/16 12:37:16    76s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command add_io_fillers to fill gaps among cells before add_rings.
[02/16 12:37:16    76s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1111.8M) ***
[02/16 12:37:17    77s] *** Begin SPECIAL ROUTE on Thu Feb 16 12:37:17 2023 ***
[02/16 12:37:17    77s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
[02/16 12:37:17    77s] SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)
[02/16 12:37:17    77s] 
[02/16 12:37:17    77s] Begin option processing ...
[02/16 12:37:17    77s] srouteConnectPowerBump set to false
[02/16 12:37:17    77s] routeSelectNet set to "gnd vdd"
[02/16 12:37:17    77s] routeSpecial set to true
[02/16 12:37:17    77s] srouteBlockPin set to "useLef"
[02/16 12:37:17    77s] srouteBottomLayerLimit set to 1
[02/16 12:37:17    77s] srouteBottomTargetLayerLimit set to 1
[02/16 12:37:17    77s] srouteConnectConverterPin set to false
[02/16 12:37:17    77s] srouteCrossoverViaBottomLayer set to 1
[02/16 12:37:17    77s] srouteCrossoverViaTopLayer set to 6
[02/16 12:37:17    77s] srouteFollowCorePinEnd set to 3
[02/16 12:37:17    77s] srouteJogControl set to "preferWithChanges differentLayer"
[02/16 12:37:17    77s] sroutePadPinAllPorts set to true
[02/16 12:37:17    77s] sroutePreserveExistingRoutes set to true
[02/16 12:37:17    77s] srouteRoutePowerBarPortOnBothDir set to true
[02/16 12:37:17    77s] srouteStopBlockPin set to "nearestTarget"
[02/16 12:37:17    77s] srouteTopLayerLimit set to 6
[02/16 12:37:17    77s] srouteTopTargetLayerLimit set to 6
[02/16 12:37:17    77s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1740.00 megs.
[02/16 12:37:17    77s] 
[02/16 12:37:17    77s] Reading DB technology information...
[02/16 12:37:17    77s] Finished reading DB technology information.
[02/16 12:37:17    77s] Reading floorplan and netlist information...
[02/16 12:37:17    77s] Finished reading floorplan and netlist information.
[02/16 12:37:17    77s] Read in 12 layers, 6 routing layers, 1 overlap layer
[02/16 12:37:17    77s] Read in 825 macros, 196 used
[02/16 12:37:17    77s] Read in 188 components
[02/16 12:37:17    77s]   188 core components: 188 unplaced, 0 placed, 0 fixed
[02/16 12:37:17    77s] Read in 70 logical pins
[02/16 12:37:17    77s] Read in 70 nets
[02/16 12:37:17    77s] Read in 7 special nets
[02/16 12:37:17    77s] 2 nets selected.
[02/16 12:37:17    77s] 
[02/16 12:37:17    77s] Begin power routing ...
[02/16 12:37:17    77s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:37:17    77s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/16 12:37:17    77s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[02/16 12:37:17    77s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 12:37:17    77s] Type 'man IMPSR-1256' for more detail.
[02/16 12:37:17    77s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 12:37:17    77s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:37:17    77s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/16 12:37:17    77s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[02/16 12:37:17    77s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 12:37:17    77s] Type 'man IMPSR-1256' for more detail.
[02/16 12:37:17    77s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 12:37:17    77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:37:17    77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:37:17    77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:37:17    77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:37:17    77s] CPU time for FollowPin 0 seconds
[02/16 12:37:17    77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:37:17    77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:37:17    77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:37:17    77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:37:17    77s] CPU time for FollowPin 0 seconds
[02/16 12:37:17    77s]   Number of IO ports routed: 0
[02/16 12:37:17    77s]   Number of Block ports routed: 0
[02/16 12:37:17    77s]   Number of Stripe ports routed: 0
[02/16 12:37:17    77s]   Number of Core ports routed: 0  open: 172
[02/16 12:37:17    77s]   Number of Pad ports routed: 0
[02/16 12:37:17    77s]   Number of Power Bump ports routed: 0
[02/16 12:37:17    77s]   Number of Followpin connections: 172
[02/16 12:37:17    77s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1742.00 megs.
[02/16 12:37:17    77s] 
[02/16 12:37:17    77s] 
[02/16 12:37:17    77s] 
[02/16 12:37:17    77s]  Begin updating DB with routing results ...
[02/16 12:37:17    77s]  Updating DB with 33 via definition ...
[02/16 12:37:17    77s] sroute: Total CPU time used = 0:0:0
[02/16 12:37:17    77s] sroute: Total Real time used = 0:0:1
[02/16 12:37:17    77s] sroute: Total Memory used = 0.00 megs
[02/16 12:37:17    77s] sroute: Total Peak Memory used = 1107.77 megs
[02/16 12:37:17    77s] #spOpts: VtWidth no_cmu 
[02/16 12:37:17    77s] Core basic site is core
[02/16 12:37:17    77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 12:37:17    77s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/16 12:37:17    77s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/16 12:37:17    77s] For 7353 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[02/16 12:37:17    77s] Inserted 7353 well-taps <FEED1> cells (prefix WELLTAP).
[02/16 12:37:17    77s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[02/16 12:37:17    77s] 
[02/16 12:37:17    77s] Starting stripe generation ...
[02/16 12:37:17    77s] Non-Default setAddStripeOption Settings :
[02/16 12:37:17    77s]   NONE
[02/16 12:37:17    77s] The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 12:37:17    77s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 12:37:17    77s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[02/16 12:37:17    77s] Stripe generation is complete; vias are now being generated.
[02/16 12:37:18    78s] The power planner created 68 wires.
[02/16 12:37:18    78s] *** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:01.0, mem: 1107.8M) ***
[02/16 12:37:18    78s] [DEV]innovus 5> **ERROR: (IMPQTF-4044):	Error happens when execute '8D' with error message: 'invalid command name "8D"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/16 12:40:31   119s] Suppress "**WARN ..." messages.
[02/16 12:40:31   119s] eval_legacy { report_message -start_cmd }
[02/16 12:40:31   119s] exclude_path_collection 0
[02/16 12:40:31   119s] eval_legacy { report_message -start_cmd }
[02/16 12:40:31   119s] reset_design
[02/16 12:40:31   119s] Reset to color id 0 for U1_pf_RC_CG_HIER_INST1 (RC_CG_MOD_AUTO_minimips) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U2_ei_RC_CG_HIER_INST2 (RC_CG_MOD_AUTO_minimips_1) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U2_ei_RC_CG_HIER_INST3 (RC_CG_MOD_AUTO_minimips_2) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U9_bus_ctrl_RC_CG_HIER_INST42 (RC_CG_MOD_AUTO_minimips_41) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U4_ex_U1_alu_RC_CG_HIER_INST6 (RC_CG_MOD_AUTO_minimips_5) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U4_ex_U1_alu_RC_CG_HIER_INST7 (RC_CG_MOD_AUTO_minimips_6) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST10 (RC_CG_MOD_AUTO_minimips_9) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST11 (RC_CG_MOD_AUTO_minimips_10) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST12 (RC_CG_MOD_AUTO_minimips_11) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST13 (RC_CG_MOD_AUTO_minimips_12) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST14 (RC_CG_MOD_AUTO_minimips_13) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST15 (RC_CG_MOD_AUTO_minimips_14) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST16 (RC_CG_MOD_AUTO_minimips_15) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST17 (RC_CG_MOD_AUTO_minimips_16) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST18 (RC_CG_MOD_AUTO_minimips_17) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST19 (RC_CG_MOD_AUTO_minimips_18) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST20 (RC_CG_MOD_AUTO_minimips_19) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST21 (RC_CG_MOD_AUTO_minimips_20) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST22 (RC_CG_MOD_AUTO_minimips_21) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST23 (RC_CG_MOD_AUTO_minimips_22) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST24 (RC_CG_MOD_AUTO_minimips_23) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST25 (RC_CG_MOD_AUTO_minimips_24) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST26 (RC_CG_MOD_AUTO_minimips_25) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST27 (RC_CG_MOD_AUTO_minimips_26) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST28 (RC_CG_MOD_AUTO_minimips_27) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST29 (RC_CG_MOD_AUTO_minimips_28) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST30 (RC_CG_MOD_AUTO_minimips_29) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST31 (RC_CG_MOD_AUTO_minimips_30) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST32 (RC_CG_MOD_AUTO_minimips_31) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST33 (RC_CG_MOD_AUTO_minimips_32) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST34 (RC_CG_MOD_AUTO_minimips_33) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST35 (RC_CG_MOD_AUTO_minimips_34) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST36 (RC_CG_MOD_AUTO_minimips_35) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST37 (RC_CG_MOD_AUTO_minimips_36) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST38 (RC_CG_MOD_AUTO_minimips_37) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST39 (RC_CG_MOD_AUTO_minimips_38) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST9 (RC_CG_MOD_AUTO_minimips_8) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U3_di_RC_CG_HIER_INST4 (RC_CG_MOD_AUTO_minimips_3) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U8_syscop_RC_CG_HIER_INST40 (RC_CG_MOD_AUTO_minimips_39) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for U8_syscop_RC_CG_HIER_INST41 (RC_CG_MOD_AUTO_minimips_40) and all their descendants.
[02/16 12:40:31   119s] Reset to color id 0 for RC_CG_DECLONE_HIER_INST (RC_CG_MOD_AUTO_minimips_4) and all their descendants.
[02/16 12:40:31   119s] Free PSO.
[02/16 12:40:33   121s] 
[02/16 12:40:33   121s] 
[02/16 12:40:33   121s] Info (SM2C): Status of key globals:
[02/16 12:40:33   121s] 	 MMMC-by-default flow     : 1
[02/16 12:40:33   121s] 	 Default MMMC objs envvar : 0
[02/16 12:40:33   121s] 	 Data portability         : 0
[02/16 12:40:33   121s] 	 MMMC PV Emulation        : 0
[02/16 12:40:33   121s] 	 MMMC debug               : 0
[02/16 12:40:33   121s] 	 Init_Design flow         : 1
[02/16 12:40:33   121s] 
[02/16 12:40:33   121s] 
[02/16 12:40:33   121s] 	 CTE SM2C global          : false
[02/16 12:40:33   121s] 	 Reporting view filter    : false
[02/16 12:40:33   121s] 
[02/16 12:40:33   121s] Threads Configured:8
[02/16 12:40:35   129s] Loading view definition file from minimips_floor01.dat/viewDefinition.tcl
[02/16 12:40:35   129s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.13min, fe_real=6.30min, fe_mem=1006.6M) ***
[02/16 12:40:36   130s] *** Netlist is unique.
[02/16 12:40:37   130s] Loading preference file minimips_floor01.dat/gui.pref.tcl ...
[02/16 12:40:37   130s] minimips
[02/16 12:40:38   131s] Delete all existing relative floorplan constraints.
[02/16 12:40:38   131s] source minimips_floor01.dat/minimips_power_constraints.tcl
[02/16 12:40:38   131s] **ERROR: (IMPSE-101):	report_messages: Must specify a '-start_cmd' before '-end_cmd' option. Ignore.
source physical/2_power_plan.tcl
[02/16 12:40:45   133s] 
[02/16 12:40:45   133s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/16 12:40:45   133s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[02/16 12:40:45   133s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[02/16 12:40:45   133s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command add_io_fillers to fill gaps among cells before add_rings.
[02/16 12:40:45   133s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1134.0M) ***
[02/16 12:40:45   133s] *** Begin SPECIAL ROUTE on Thu Feb 16 12:40:45 2023 ***
[02/16 12:40:45   133s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
[02/16 12:40:45   133s] SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)
[02/16 12:40:45   133s] 
[02/16 12:40:45   133s] Begin option processing ...
[02/16 12:40:45   133s] srouteConnectPowerBump set to false
[02/16 12:40:45   133s] routeSelectNet set to "gnd vdd"
[02/16 12:40:45   133s] routeSpecial set to true
[02/16 12:40:45   133s] srouteBlockPin set to "useLef"
[02/16 12:40:45   133s] srouteBottomLayerLimit set to 1
[02/16 12:40:45   133s] srouteBottomTargetLayerLimit set to 1
[02/16 12:40:45   133s] srouteConnectConverterPin set to false
[02/16 12:40:45   133s] srouteCrossoverViaBottomLayer set to 1
[02/16 12:40:45   133s] srouteCrossoverViaTopLayer set to 6
[02/16 12:40:45   133s] srouteFollowCorePinEnd set to 3
[02/16 12:40:45   133s] srouteJogControl set to "preferWithChanges differentLayer"
[02/16 12:40:45   133s] sroutePadPinAllPorts set to true
[02/16 12:40:45   133s] sroutePreserveExistingRoutes set to true
[02/16 12:40:45   133s] srouteRoutePowerBarPortOnBothDir set to true
[02/16 12:40:45   133s] srouteStopBlockPin set to "nearestTarget"
[02/16 12:40:45   133s] srouteTopLayerLimit set to 6
[02/16 12:40:45   133s] srouteTopTargetLayerLimit set to 6
[02/16 12:40:45   133s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1762.00 megs.
[02/16 12:40:45   133s] 
[02/16 12:40:45   133s] Reading DB technology information...
[02/16 12:40:45   133s] Finished reading DB technology information.
[02/16 12:40:45   133s] Reading floorplan and netlist information...
[02/16 12:40:45   133s] Finished reading floorplan and netlist information.
[02/16 12:40:46   133s] Read in 12 layers, 6 routing layers, 1 overlap layer
[02/16 12:40:46   133s] Read in 825 macros, 196 used
[02/16 12:40:46   133s] Read in 188 components
[02/16 12:40:46   133s]   188 core components: 188 unplaced, 0 placed, 0 fixed
[02/16 12:40:46   133s] Read in 70 logical pins
[02/16 12:40:46   133s] Read in 70 nets
[02/16 12:40:46   133s] Read in 7 special nets
[02/16 12:40:46   133s] 2 nets selected.
[02/16 12:40:46   133s] 
[02/16 12:40:46   133s] Begin power routing ...
[02/16 12:40:46   133s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:40:46   133s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/16 12:40:46   133s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[02/16 12:40:46   133s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 12:40:46   133s] Type 'man IMPSR-1256' for more detail.
[02/16 12:40:46   133s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 12:40:46   133s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:40:46   133s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/16 12:40:46   133s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[02/16 12:40:46   133s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 12:40:46   133s] Type 'man IMPSR-1256' for more detail.
[02/16 12:40:46   133s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 12:40:46   133s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:40:46   133s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:40:46   133s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/16 12:40:46   133s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:40:46   133s] CPU time for FollowPin 0 seconds
[02/16 12:40:46   133s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:40:46   133s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:40:46   133s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/16 12:40:46   133s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/16 12:40:46   133s] CPU time for FollowPin 0 seconds
[02/16 12:40:46   133s]   Number of IO ports routed: 0
[02/16 12:40:46   133s]   Number of Block ports routed: 0
[02/16 12:40:46   133s]   Number of Stripe ports routed: 0
[02/16 12:40:46   133s]   Number of Core ports routed: 0  open: 172
[02/16 12:40:46   133s]   Number of Pad ports routed: 0
[02/16 12:40:46   133s]   Number of Power Bump ports routed: 0
[02/16 12:40:46   133s]   Number of Followpin connections: 172
[02/16 12:40:46   133s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1765.00 megs.
[02/16 12:40:46   133s] 
[02/16 12:40:46   133s] 
[02/16 12:40:46   133s] 
[02/16 12:40:46   133s]  Begin updating DB with routing results ...
[02/16 12:40:46   133s]  Updating DB with 33 via definition ...
[02/16 12:40:46   133s] sroute: Total CPU time used = 0:0:0
[02/16 12:40:46   133s] sroute: Total Real time used = 0:0:1
[02/16 12:40:46   133s] sroute: Total Memory used = 0.00 megs
[02/16 12:40:46   133s] sroute: Total Peak Memory used = 1130.02 megs
[02/16 12:40:46   133s] #spOpts: VtWidth no_cmu 
[02/16 12:40:46   133s] Core basic site is core
[02/16 12:40:46   134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 12:40:46   134s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/16 12:40:46   134s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/16 12:40:46   134s] For 7353 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[02/16 12:40:46   134s] Inserted 7353 well-taps <FEED1> cells (prefix WELLTAP).
[02/16 12:40:46   134s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[02/16 12:40:46   134s] 
[02/16 12:40:46   134s] Starting stripe generation ...
[02/16 12:40:46   134s] Non-Default setAddStripeOption Settings :
[02/16 12:40:46   134s]   NONE
[02/16 12:40:46   134s] The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 12:40:46   134s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/16 12:40:46   134s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[02/16 12:40:46   134s] Stripe generation is complete; vias are now being generated.
[02/16 12:40:46   134s] The power planner created 68 wires.
[02/16 12:40:46   134s] *** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:00.0, mem: 1130.0M) ***
[02/16 12:40:46   134s] [DEV]innovus 6> **ERROR: (IMPQTF-4044):	Error happens when execute '8D' with error message: 'invalid command name "8D"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
[02/16 12:41:32   146s] Suppress "**WARN ..." messages.
[02/16 12:41:32   146s] eval_legacy { report_message -start_cmd }
[02/16 12:41:32   146s] exclude_path_collection 0
[02/16 12:41:32   146s] eval_legacy { report_message -start_cmd }
[02/16 12:41:32   146s] reset_design
[02/16 12:41:32   146s] Reset to color id 0 for U1_pf_RC_CG_HIER_INST1 (RC_CG_MOD_AUTO_minimips) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U2_ei_RC_CG_HIER_INST2 (RC_CG_MOD_AUTO_minimips_1) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U2_ei_RC_CG_HIER_INST3 (RC_CG_MOD_AUTO_minimips_2) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U9_bus_ctrl_RC_CG_HIER_INST42 (RC_CG_MOD_AUTO_minimips_41) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U4_ex_U1_alu_RC_CG_HIER_INST6 (RC_CG_MOD_AUTO_minimips_5) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U4_ex_U1_alu_RC_CG_HIER_INST7 (RC_CG_MOD_AUTO_minimips_6) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST10 (RC_CG_MOD_AUTO_minimips_9) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST11 (RC_CG_MOD_AUTO_minimips_10) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST12 (RC_CG_MOD_AUTO_minimips_11) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST13 (RC_CG_MOD_AUTO_minimips_12) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST14 (RC_CG_MOD_AUTO_minimips_13) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST15 (RC_CG_MOD_AUTO_minimips_14) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST16 (RC_CG_MOD_AUTO_minimips_15) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST17 (RC_CG_MOD_AUTO_minimips_16) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST18 (RC_CG_MOD_AUTO_minimips_17) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST19 (RC_CG_MOD_AUTO_minimips_18) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST20 (RC_CG_MOD_AUTO_minimips_19) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST21 (RC_CG_MOD_AUTO_minimips_20) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST22 (RC_CG_MOD_AUTO_minimips_21) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST23 (RC_CG_MOD_AUTO_minimips_22) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST24 (RC_CG_MOD_AUTO_minimips_23) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST25 (RC_CG_MOD_AUTO_minimips_24) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST26 (RC_CG_MOD_AUTO_minimips_25) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST27 (RC_CG_MOD_AUTO_minimips_26) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST28 (RC_CG_MOD_AUTO_minimips_27) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST29 (RC_CG_MOD_AUTO_minimips_28) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST30 (RC_CG_MOD_AUTO_minimips_29) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST31 (RC_CG_MOD_AUTO_minimips_30) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST32 (RC_CG_MOD_AUTO_minimips_31) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST33 (RC_CG_MOD_AUTO_minimips_32) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST34 (RC_CG_MOD_AUTO_minimips_33) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST35 (RC_CG_MOD_AUTO_minimips_34) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST36 (RC_CG_MOD_AUTO_minimips_35) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST37 (RC_CG_MOD_AUTO_minimips_36) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST38 (RC_CG_MOD_AUTO_minimips_37) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST39 (RC_CG_MOD_AUTO_minimips_38) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U7_banc_RC_CG_HIER_INST9 (RC_CG_MOD_AUTO_minimips_8) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U3_di_RC_CG_HIER_INST4 (RC_CG_MOD_AUTO_minimips_3) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U8_syscop_RC_CG_HIER_INST40 (RC_CG_MOD_AUTO_minimips_39) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for U8_syscop_RC_CG_HIER_INST41 (RC_CG_MOD_AUTO_minimips_40) and all their descendants.
[02/16 12:41:32   146s] Reset to color id 0 for RC_CG_DECLONE_HIER_INST (RC_CG_MOD_AUTO_minimips_4) and all their descendants.
[02/16 12:41:32   147s] Free PSO.
[02/16 12:41:33   148s] 
[02/16 12:41:33   148s] 
[02/16 12:41:33   148s] Info (SM2C): Status of key globals:
[02/16 12:41:33   148s] 	 MMMC-by-default flow     : 1
[02/16 12:41:33   148s] 	 Default MMMC objs envvar : 0
[02/16 12:41:33   148s] 	 Data portability         : 0
[02/16 12:41:33   148s] 	 MMMC PV Emulation        : 0
[02/16 12:41:33   148s] 	 MMMC debug               : 0
[02/16 12:41:33   148s] 	 Init_Design flow         : 1
[02/16 12:41:33   148s] 
[02/16 12:41:33   148s] 
[02/16 12:41:33   148s] 	 CTE SM2C global          : false
[02/16 12:41:33   148s] 	 Reporting view filter    : false
[02/16 12:41:33   148s] 
[02/16 12:41:33   148s] Threads Configured:8
[02/16 12:41:36   156s] Loading view definition file from minimips_floor01.dat/viewDefinition.tcl
[02/16 12:41:36   156s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.57min, fe_real=7.32min, fe_mem=1023.1M) ***
[02/16 12:41:37   157s] *** Netlist is unique.
[02/16 12:41:37   157s] Loading preference file minimips_floor01.dat/gui.pref.tcl ...
[02/16 12:41:38   157s] minimips
[02/16 12:41:38   158s] Delete all existing relative floorplan constraints.
[02/16 12:41:38   158s] source minimips_floor01.dat/minimips_power_constraints.tcl
[02/16 12:41:38   158s] **ERROR: (IMPSE-101):	report_messages: Must specify a '-start_cmd' before '-end_cmd' option. Ignore.
[02/16 12:43:08   180s] 
[02/16 12:43:08   180s] *** Memory Usage v#1 (Current mem = 1148.484M, initial mem = 170.871M) ***
[02/16 12:43:08   180s] 
[02/16 12:43:08   180s] *** Summary of all messages that are not suppressed in this session:
[02/16 12:43:08   180s] Severity  ID               Count  Summary                                  
[02/16 12:43:08   180s] WARNING   IMPLF-200         1736  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/16 12:43:08   180s] WARNING   IMPLF-201         1448  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/16 12:43:08   180s] ERROR     IMPSE-101            3  report_messages: Must specify a '-start_...
[02/16 12:43:08   180s] WARNING   IMPFP-3961           4  The techSite '%s' has no related cells i...
[02/16 12:43:08   180s] ERROR     IMPFP-993            1  Cannot find site '%s'  to create rows. C...
[02/16 12:43:08   180s] WARNING   IMPTS-282          120  Cell '%s' is not a level shifter cell bu...
[02/16 12:43:08   180s] WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
[02/16 12:43:08   180s] WARNING   IMPVL-159         6480  Pin '%s' of cell '%s' is defined in LEF ...
[02/16 12:43:08   180s] WARNING   IMPVFG-1198          1  The number of CPUs requested %d is large...
[02/16 12:43:08   180s] WARNING   IMPPP-136            6  The currently specified %s spacing %.4f ...
[02/16 12:43:08   180s] WARNING   IMPPP-4051           3  Fail to add rings. Gaps among IO cells m...
[02/16 12:43:08   180s] WARNING   IMPPP-4055           3  The run time of add_stripes will degrade...
[02/16 12:43:08   180s] WARNING   IMPPP-4063           3  Multi-CPU is set to 4 in add_stripes.  W...
[02/16 12:43:08   180s] WARNING   IMPPP-220            3  The power planner does not create core r...
[02/16 12:43:08   180s] WARNING   IMPSR-468           12  Cannot find any standard cell pin connec...
[02/16 12:43:08   180s] WARNING   IMPSR-1253           6  Cannot find any standard cell pin connec...
[02/16 12:43:08   180s] WARNING   IMPSR-1254           6  Cannot find any block pin of net %s. Che...
[02/16 12:43:08   180s] WARNING   IMPSR-1256           6  Cannot find any CORE class pad pin of ne...
[02/16 12:43:08   180s] WARNING   IMPSP-5134           6  Setting %s to %0.3f (microns) as a multi...
[02/16 12:43:08   180s] ERROR     IMPQTF-4044          4  Error happens when execute '%s' with err...
[02/16 12:43:08   180s] *** Message Summary: 9847 warning(s), 8 error(s)
[02/16 12:43:08   180s] 
[02/16 12:43:08   180s] --- Ending "Innovus" (totcpu=0:02:58, real=0:08:51, mem=1148.5M) ---
