Analysis & Synthesis report for SoCKitTop
Tue Feb 25 11:35:24 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 18. Source assignments for SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Parameter Settings for User Entity Instance: SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo
 22. Parameter Settings for User Entity Instance: SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo
 23. Parameter Settings for User Entity Instance: SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator
 24. Parameter Settings for User Entity Instance: SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 25. Parameter Settings for User Entity Instance: SoC:soc|altera_reset_controller:rst_controller
 26. Parameter Settings for User Entity Instance: SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Parameter Settings for User Entity Instance: SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. scfifo Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 30. Port Connectivity Checks: "SoC:soc|altera_reset_controller:rst_controller"
 31. Port Connectivity Checks: "SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
 32. Port Connectivity Checks: "SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator"
 33. Port Connectivity Checks: "SoC:soc|SoC_jtag_uart_0:jtag_uart_0"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 25 11:35:24 2020       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; SoCKitTop                                   ;
; Top-level Entity Name           ; SocKit_golden_top                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 252                                         ;
; Total pins                      ; 82                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 512                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES   ;                    ;
; Top-level entity name                                                           ; SocKit_golden_top  ; SoCKitTop          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; SoCKitTop.v                                                        ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v                                                        ;             ;
; JTAGUART.v                                                         ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/JTAGUART.v                                                         ;             ;
; Src/Top-Verilog/Top.v                                              ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v                                              ;             ;
; SoC/synthesis/SoC.v                                                ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v                                                ; SoC         ;
; SoC/synthesis/submodules/altera_reset_controller.v                 ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_controller.v                 ; SoC         ;
; SoC/synthesis/submodules/altera_reset_synchronizer.v               ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_synchronizer.v               ; SoC         ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0.v                   ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_mm_interconnect_0.v                   ; SoC         ;
; SoC/synthesis/submodules/altera_merlin_slave_translator.sv         ; yes             ; User SystemVerilog HDL File                  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_merlin_slave_translator.sv         ; SoC         ;
; SoC/synthesis/submodules/altera_merlin_master_translator.sv        ; yes             ; User SystemVerilog HDL File                  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_merlin_master_translator.sv        ; SoC         ;
; SoC/synthesis/submodules/SoC_jtag_uart_0.v                         ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v                         ; SoC         ;
; SoC/synthesis/submodules/BlarneyComponent.v                        ; yes             ; User Verilog HDL File                        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/BlarneyComponent.v                        ; SoC         ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                                               ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                            ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                             ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                             ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                             ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                             ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                           ;             ;
; db/scfifo_3291.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf                                                 ;             ;
; db/a_dpfifo_5771.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_vg7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/cntr_vg7.tdf                                                    ;             ;
; db/altsyncram_7pu1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf                                             ;             ;
; db/cntr_jgb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/cntr_jgb.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                       ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                      ;             ;
; altera_sld_agent_endpoint.vhd                                      ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                            ;             ;
; altera_fabric_endpoint.vhd                                         ; yes             ; Megafunction                                 ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld91d496a5/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 191              ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 321              ;
;     -- 7 input functions                    ; 2                ;
;     -- 6 input functions                    ; 52               ;
;     -- 5 input functions                    ; 48               ;
;     -- 4 input functions                    ; 32               ;
;     -- <=3 input functions                  ; 187              ;
;                                             ;                  ;
; Dedicated logic registers                   ; 252              ;
;                                             ;                  ;
; I/O pins                                    ; 82               ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 512              ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; OSC_50_B3B~input ;
; Maximum fan-out                             ; 154              ;
; Total fan-out                               ; 2257             ;
; Average fan-out                             ; 2.93             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |SocKit_golden_top                                                                                                                      ; 321 (1)             ; 252 (0)                   ; 512               ; 0          ; 82   ; 0            ; |SocKit_golden_top                                                                                                                                                                                                                                                                                                                                            ; SocKit_golden_top                 ; work         ;
;    |SoC:soc|                                                                                                                            ; 228 (0)             ; 176 (0)                   ; 512               ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc                                                                                                                                                                                                                                                                                                                                    ; SoC                               ; SoC          ;
;       |BlarneyComponent:blarneycomponent_0|                                                                                             ; 149 (0)             ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0                                                                                                                                                                                                                                                                                                ; BlarneyComponent                  ; SoC          ;
;          |JTAGUART:uart|                                                                                                                ; 15 (15)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart                                                                                                                                                                                                                                                                                  ; JTAGUART                          ; work         ;
;          |Top:top|                                                                                                                      ; 134 (134)           ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top                                                                                                                                                                                                                                                                                        ; Top                               ; work         ;
;       |SoC_jtag_uart_0:jtag_uart_0|                                                                                                     ; 76 (13)             ; 82 (6)                    ; 512               ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                        ; SoC_jtag_uart_0                   ; SoC          ;
;          |SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|                                                                        ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                  ; SoC_jtag_uart_0_scfifo_r          ; SoC          ;
;             |scfifo:rfifo|                                                                                                              ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                     ; scfifo                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                          ; scfifo_3291                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                     ; a_dpfifo_5771                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 11 (5)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                             ; a_fefifo_7cf                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                        ; cntr_vg7                          ; work         ;
;          |SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|                                                                        ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                  ; SoC_jtag_uart_0_scfifo_w          ; SoC          ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                     ; scfifo                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                          ; scfifo_3291                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                     ; a_dpfifo_5771                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                             ; a_fefifo_7cf                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                        ; cntr_vg7                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                             ; altsyncram_7pu1                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                               ; cntr_jgb                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                     ; cntr_jgb                          ; work         ;
;          |alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|                                                                          ; 28 (28)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                 ; work         ;
;       |SoC_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 3 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                            ; SoC_mm_interconnect_0             ; SoC          ;
;          |altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator|                                                  ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator                                                                                                                                                                                                                ; altera_merlin_master_translator   ; SoC          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 1 (1)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator    ; SoC          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                             ; altera_reset_controller           ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer         ; SoC          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 76 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (56)             ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SocKit_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                            ; 16.1    ; N/A          ; N/A          ; |SocKit_golden_top|SoC:soc                                                                                                                                                                                                                                                             ; SoC.qsys        ;
; Altera ; altera_avalon_jtag_uart         ; 16.1    ; N/A          ; N/A          ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                 ; SoC.qsys        ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                     ; SoC.qsys        ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator                                                                                                                                         ; SoC.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |SocKit_golden_top|SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                             ; SoC.qsys        ;
; Altera ; altera_reset_controller         ; 16.1    ; N/A          ; N/A          ; |SocKit_golden_top|SoC:soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; SoC.qsys        ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|state ;
+----------+----------+----------+----------+--------------------------------------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                                               ;
+----------+----------+----------+----------+--------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                                                      ;
; state.01 ; 0        ; 0        ; 1        ; 1                                                      ;
; state.10 ; 0        ; 1        ; 0        ; 1                                                      ;
; state.11 ; 1        ; 0        ; 0        ; 1                                                      ;
+----------+----------+----------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rvalid                                   ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                          ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled                            ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                 ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                 ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|read_req                                 ; yes                                                              ; yes                                        ;
; SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                 ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|read                                     ; yes                                                              ; yes                                        ;
; SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                 ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write_valid                              ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                 ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write                                    ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                 ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                 ; yes                                                              ; yes                                        ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 18                                                                                        ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                      ; Reason for Removal                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[23..31]                                                    ; Stuck at GND due to stuck port data_in                                                                   ;
; SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                          ; Stuck at GND due to stuck port data_in                                                                   ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[0..7]                                                                                                ; Lost fanout                                                                                              ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0..5]       ; Lost fanout                                                                                              ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0..5] ; Lost fanout                                                                                              ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_184_0[0,3,5]                                                                                                                                 ; Merged with SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_184_0[7]                               ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_184_0[1]                                                                                                                                     ; Merged with SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_184_0[2]                               ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_182_0[0,3,5]                                                                                                                                 ; Merged with SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_182_0[7]                               ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_182_0[1]                                                                                                                                     ; Merged with SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_182_0[2]                               ;
; SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                 ; Merged with SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rst1 ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueData[3,5,7]                                                                                                                       ; Merged with SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueData[0]                     ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueData[2]                                                                                                                           ; Merged with SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueData[1]                     ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_184_0[7]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                   ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_182_0[7]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                   ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueData[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|state~3                                                                                                                                  ; Lost fanout                                                                                              ;
; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|state~4                                                                                                                                  ; Lost fanout                                                                                              ;
; Total Number of Removed Registers = 48                                                                                                                                                             ;                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                           ;
+----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_184_0[7] ; Stuck at GND              ; SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_182_0[7],          ;
;                                                                ; due to stuck port data_in ; SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|inQueueData[0] ;
+----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 252   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 118   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 177   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; 11      ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                       ; 2       ;
; SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 94      ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                    ; 2       ;
; SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                              ; 9       ;
; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                    ; 2       ;
; SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[1]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_171_0[0]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[8] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_182_0[6]                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_38_0[2]                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_46_0[2]                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_81_0[13]                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_73_0[4]                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top|v_19_0[4]                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[4] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|td_shift[5] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|state                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart|state                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 3     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 3     ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:soc|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                      ;
; Entity Instance            ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
; Entity Instance            ; SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                           ;
;     -- lpm_width           ; 8                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:soc|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------+
; Port           ; Type   ; Severity ; Details                               ;
+----------------+--------+----------+---------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                          ;
+----------------+--------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:soc|SoC_jtag_uart_0:jtag_uart_0"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 176                         ;
;     CLR               ; 31                          ;
;     CLR SLD           ; 7                           ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 44                          ;
;     ENA CLR SCLR      ; 13                          ;
;     ENA SCLR          ; 63                          ;
;     SCLR              ; 7                           ;
;     plain             ; 3                           ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 230                         ;
;     arith             ; 91                          ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 10                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 117                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 39                          ;
;     shared            ; 20                          ;
;         3 data inputs ; 20                          ;
; boundary_port         ; 109                         ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.40                        ;
; Average LUT depth     ; 2.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Feb 25 11:35:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKitTop -c SoCKitTop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file SoCKitTop.v
    Info (12023): Found entity 1: SocKit_golden_top File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file JTAGUART.v
    Info (12023): Found entity 1: JTAGUART File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/JTAGUART.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file BlarneyComponent.v
    Info (12023): Found entity 1: BlarneyComponent File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/BlarneyComponent.v Line: 1
Warning (12019): Can't analyze file -- file Top.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file Src/Top-Verilog/Top.v
    Info (12023): Found entity 1: Top File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SoC/synthesis/SoC.v
    Info (12023): Found entity 1: SoC File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/SoC_mm_interconnect_0.v
    Info (12023): Found entity 1: SoC_mm_interconnect_0 File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file SoC/synthesis/submodules/SoC_jtag_uart_0.v
    Info (12023): Found entity 1: SoC_jtag_uart_0_sim_scfifo_w File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: SoC_jtag_uart_0_scfifo_w File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: SoC_jtag_uart_0_sim_scfifo_r File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: SoC_jtag_uart_0_scfifo_r File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: SoC_jtag_uart_0 File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/BlarneyComponent.v
    Info (12023): Found entity 1: BlarneyComponent File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/BlarneyComponent.v Line: 1
Info (12127): Elaborating entity "SocKit_golden_top" for the top level hierarchy
Warning (10034): Output port "VGA_B" at SoCKitTop.v(202) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
Warning (10034): Output port "VGA_G" at SoCKitTop.v(205) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
Warning (10034): Output port "VGA_R" at SoCKitTop.v(207) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
Warning (10034): Output port "AUD_DACDAT" at SoCKitTop.v(44) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 44
Warning (10034): Output port "AUD_I2C_SCLK" at SoCKitTop.v(46) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 46
Warning (10034): Output port "AUD_MUTE" at SoCKitTop.v(48) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 48
Warning (10034): Output port "AUD_XCK" at SoCKitTop.v(49) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 49
Warning (10034): Output port "FAN_CTRL" at SoCKitTop.v(72) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 72
Warning (10034): Output port "PCIE_WAKE_n" at SoCKitTop.v(171) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 171
Warning (10034): Output port "TEMP_CS_n" at SoCKitTop.v(184) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 184
Warning (10034): Output port "TEMP_DIN" at SoCKitTop.v(185) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 185
Warning (10034): Output port "TEMP_SCLK" at SoCKitTop.v(187) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 187
Warning (10034): Output port "USB_EMPTY" at SoCKitTop.v(192) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 192
Warning (10034): Output port "USB_FULL" at SoCKitTop.v(193) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 193
Warning (10034): Output port "VGA_BLANK_n" at SoCKitTop.v(203) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 203
Warning (10034): Output port "VGA_CLK" at SoCKitTop.v(204) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 204
Warning (10034): Output port "VGA_HS" at SoCKitTop.v(206) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 206
Warning (10034): Output port "VGA_SYNC_n" at SoCKitTop.v(208) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 208
Warning (10034): Output port "VGA_VS" at SoCKitTop.v(210) has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 210
Info (12128): Elaborating entity "SoC" for hierarchy "SoC:soc" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 217
Info (12128): Elaborating entity "BlarneyComponent" for hierarchy "SoC:soc|BlarneyComponent:blarneycomponent_0" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v Line: 35
Info (12128): Elaborating entity "JTAGUART" for hierarchy "SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/BlarneyComponent.v Line: 45
Warning (10230): Verilog HDL assignment warning at JTAGUART.v(53): truncated value with size 32 to match size of target (3) File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/JTAGUART.v Line: 53
Info (12128): Elaborating entity "Top" for hierarchy "SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/BlarneyComponent.v Line: 56
Warning (10036): Verilog HDL or VHDL warning at Top.v(195): object "v_199_0" assigned a value but never read File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 195
Warning (10175): Verilog HDL warning at Top.v(390): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 390
Warning (10175): Verilog HDL warning at Top.v(400): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 400
Warning (10175): Verilog HDL warning at Top.v(407): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 407
Warning (10175): Verilog HDL warning at Top.v(409): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 409
Warning (10175): Verilog HDL warning at Top.v(410): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 410
Warning (10175): Verilog HDL warning at Top.v(411): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 411
Warning (10175): Verilog HDL warning at Top.v(412): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 412
Warning (10175): Verilog HDL warning at Top.v(413): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 413
Warning (10175): Verilog HDL warning at Top.v(414): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 414
Warning (10175): Verilog HDL warning at Top.v(415): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 415
Warning (10175): Verilog HDL warning at Top.v(416): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 416
Warning (10175): Verilog HDL warning at Top.v(417): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 417
Warning (10175): Verilog HDL warning at Top.v(418): ignoring unsupported system task File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v Line: 418
Info (12128): Elaborating entity "SoC_jtag_uart_0" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v Line: 48
Info (12128): Elaborating entity "SoC_jtag_uart_0_scfifo_w" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "SoC_jtag_uart_0_scfifo_r" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic" File: /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic" File: /home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "SoC_mm_interconnect_0" for hierarchy "SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v Line: 66
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_mm_interconnect_0.v Line: 97
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:soc|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_mm_interconnect_0.v Line: 161
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:soc|altera_reset_controller:rst_controller" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v Line: 129
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.25.11:35:16 Progress: Loading sld91d496a5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 40
        Warning (14320): Synthesized away node "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 70
        Warning (14320): Synthesized away node "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 100
        Warning (14320): Synthesized away node "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 130
        Warning (14320): Synthesized away node "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 160
        Warning (14320): Synthesized away node "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 190
        Warning (14320): Synthesized away node "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 220
        Warning (14320): Synthesized away node "SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf Line: 250
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 42
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 43
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 45
    Warning (13040): bidirectional pin "AUD_I2C_SDAT" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 47
    Warning (13040): bidirectional pin "SI5338_SCL" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 177
    Warning (13040): bidirectional pin "SI5338_SDA" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 178
    Warning (13040): bidirectional pin "USB_B2_DATA[0]" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Warning (13040): bidirectional pin "USB_B2_DATA[1]" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Warning (13040): bidirectional pin "USB_B2_DATA[2]" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Warning (13040): bidirectional pin "USB_B2_DATA[3]" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Warning (13040): bidirectional pin "USB_B2_DATA[4]" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Warning (13040): bidirectional pin "USB_B2_DATA[5]" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Warning (13040): bidirectional pin "USB_B2_DATA[6]" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Warning (13040): bidirectional pin "USB_B2_DATA[7]" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 191
    Warning (13040): bidirectional pin "USB_SCL" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 197
    Warning (13040): bidirectional pin "USB_SDA" has no driver File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 198
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 44
    Warning (13410): Pin "AUD_I2C_SCLK" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 46
    Warning (13410): Pin "AUD_MUTE" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 48
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 49
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 72
    Warning (13410): Pin "LED[0]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 161
    Warning (13410): Pin "LED[1]" is stuck at VCC File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 161
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 161
    Warning (13410): Pin "LED[3]" is stuck at VCC File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 161
    Warning (13410): Pin "PCIE_WAKE_n" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 171
    Warning (13410): Pin "TEMP_CS_n" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 184
    Warning (13410): Pin "TEMP_DIN" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 185
    Warning (13410): Pin "TEMP_SCLK" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 187
    Warning (13410): Pin "USB_EMPTY" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 192
    Warning (13410): Pin "USB_FULL" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 193
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 202
    Warning (13410): Pin "VGA_BLANK_n" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 203
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 204
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 205
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 206
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 207
    Warning (13410): Pin "VGA_SYNC_n" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 208
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 210
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 41
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 155
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 158
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 158
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 158
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 158
    Warning (15610): No output dependent on input pin "OSC_50_B4A" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 165
    Warning (15610): No output dependent on input pin "OSC_50_B5B" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 166
    Warning (15610): No output dependent on input pin "OSC_50_B8A" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 167
    Warning (15610): No output dependent on input pin "PCIE_PERST_n" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 170
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 181
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 181
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 181
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 181
    Warning (15610): No output dependent on input pin "TEMP_DOUT" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 186
    Warning (15610): No output dependent on input pin "USB_B2_CLK" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 190
    Warning (15610): No output dependent on input pin "USB_OE_n" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 194
    Warning (15610): No output dependent on input pin "USB_RD_n" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 195
    Warning (15610): No output dependent on input pin "USB_RESET_n" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 196
    Warning (15610): No output dependent on input pin "USB_WR_n" File: /home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v Line: 199
Info (21057): Implemented 475 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 380 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 1131 megabytes
    Info: Processing ended: Tue Feb 25 11:35:24 2020
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:48


