--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0:	[ADDI	R1, R0, #1]
	Entry 1:	[ADDI	R2, R0, #2]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R1, R0, #1]
	Entry 1:	[ADDI	R2, R0, #2]
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0:	[ADDI	R3, R0, #3]
	Entry 1:	[ADDI	R4, R0, #4]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R2, R0, #2]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R1, R0, #1]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R3, R0, #3]
	Entry 1:	[ADDI	R4, R0, #4]
Post_ALU Queue:
	Entry 0:	[ADDI	R2, R0, #2]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	1	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0:	[ADDI	R5, R0, #5]
	Entry 1:	[ADDI	R6, R0, #6]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R4, R0, #4]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R3, R0, #3]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	1	2	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R5, R0, #5]
	Entry 1:	[ADDI	R6, R0, #6]
Post_ALU Queue:
	Entry 0:	[ADDI	R4, R0, #4]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	1	2	3	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0:	[ADD	R1, R1, R1]
	Entry 1:	[ADD	R2, R2, R2]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R6, R0, #6]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R5, R0, #5]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	1	2	3	4	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10000000001000010000100000100000,10000000010000100001000000100000>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADD	R1, R1, R1]
	Entry 1:	[ADD	R2, R2, R2]
Post_ALU Queue:
	Entry 0:	[ADDI	R6, R0, #6]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	1	2	3	4	5	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10000000001000010000100000100000,10000000010000100001000000100000>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0:	[ADD	R3, R3, R3]
	Entry 1:	[ADD	R4, R4, R4]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADD	R2, R2, R2]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADD	R1, R1, R1]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	1	2	3	4	5	6	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(1,0,4)<10000000011000110001100000100000,10000000100001000010000000100000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10000000001000010000100000100000,10000000010000100001000000100000>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:11

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADD	R3, R3, R3]
	Entry 1:	[ADD	R4, R4, R4]
Post_ALU Queue:
	Entry 0:	[ADD	R2, R2, R2]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	2	3	4	5	6	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(1,0,4)<10000000011000110001100000100000,10000000100001000010000000100000>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10000000001000010000100000100000,10000000010000100001000000100000>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:12

Pre-Issue Buffer:
	Entry 0:	[ADD	R5, R5, R5]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADD	R4, R4, R4]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADD	R3, R3, R3]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	4	3	4	5	6	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(1,0,4)<10000000011000110001100000100000,10000000100001000010000000100000>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(1,0,4)<10000000101001010010100000100000,10000000000000000000000000001101>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10000000001000010000100000100000,10000000010000100001000000100000>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:13

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADD	R5, R5, R5]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADD	R4, R4, R4]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	4	6	4	5	6	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(1,0,4)<10000000011000110001100000100000,10000000100001000010000000100000>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(1,0,4)<10000000101001010010100000100000,10000000000000000000000000001101>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10000000001000010000100000100000,10000000010000100001000000100000>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:14

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADD	R5, R5, R5]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	4	6	8	5	6	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(1,0,4)<10000000011000110001100000100000,10000000100001000010000000100000>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(1,0,4)<10000000101001010010100000100000,10000000000000000000000000001101>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10000000001000010000100000100000,10000000010000100001000000100000>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
--------------------
Cycle:15

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	4	6	8	10	6	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000000010000000000000001,10100000000000100000000000000010>]
	Entry 1:[(1,0,4)<10000000011000110001100000100000,10000000100001000010000000100000>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10100000000000110000000000000011,10100000000001000000000000000100>]
	Entry 1:[(1,0,4)<10000000101001010010100000100000,10000000000000000000000000001101>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10100000000001010000000000000101,10100000000001100000000000000110>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10000000001000010000100000100000,10000000010000100001000000100000>]
	Entry 1:[(0,0,0)<0,0>]
Data
0:0	1	2	3	4	5	6	7
32:8
