m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/anmol/udemy_verilog/016_initial_procedures/sim
vhalf_adder_behaviour
!s110 1729223171
!i10b 1
!s100 9dBXHB8zW:k=]X_UTgH5L1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IOh9;PY9Y5d2?C[OS]oT713
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/anmol/udemy_verilog/017_half_adder _behavorial/sim
w1729222865
8/home/anmol/udemy_verilog/017_half_adder _behavorial/half_adder_behaviour.v
F/home/anmol/udemy_verilog/017_half_adder _behavorial/half_adder_behaviour.v
!i122 12
L0 1 13
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1729223171.000000
!s107 /home/anmol/udemy_verilog/017_half_adder _behavorial/half_adder_behaviour.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/017_half_adder _behavorial/half_adder_behaviour.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vmoduleName
!s110 1729223170
!i10b 1
!s100 FOWA^KcYd<jZnKXK?=hz72
R0
I<Doa6R>o5^hci6JV;=M_41
R1
R2
w1729223166
8/home/anmol/udemy_verilog/017_half_adder _behavorial/testbench.v
F/home/anmol/udemy_verilog/017_half_adder _behavorial/testbench.v
!i122 11
L0 1 25
R3
r1
!s85 0
31
!s108 1729223170.000000
!s107 /home/anmol/udemy_verilog/017_half_adder _behavorial/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/017_half_adder _behavorial/testbench.v|
!i113 1
R4
R5
nmodule@name
