$date
	Wed Jun 19 14:02:42 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! umbrales_VCFC_estru [7:0] $end
$var wire 8 " umbrales_VCFC_condu [7:0] $end
$var wire 8 # umbral_VCFC [7:0] $end
$var wire 1 $ reset $end
$var wire 1 % init $end
$var wire 1 & idle_estru $end
$var wire 1 ' idle_condu $end
$var wire 1 ( error_estru $end
$var wire 1 ) error_condu $end
$var wire 1 * clk $end
$var wire 1 + active_estru $end
$var wire 1 , active_condu $end
$var wire 1 - FIFO_error $end
$var wire 1 . FIFO_empty $end
$scope module fsmCondu $end
$var wire 8 / umbral_VCFC [7:0] $end
$var wire 1 $ reset $end
$var wire 1 % init $end
$var wire 1 * clk $end
$var wire 1 - FIFO_error $end
$var wire 1 . FIFO_empty $end
$var reg 1 , active_out $end
$var reg 1 ) error_out $end
$var reg 1 ' idle_out $end
$var reg 5 0 nxt_state [4:0] $end
$var reg 5 1 state [4:0] $end
$var reg 8 2 umbrales_VCFC [7:0] $end
$upscope $end
$scope module fsmEstru $end
$var wire 8 3 umbrales_VCFC [7:0] $end
$var wire 8 4 umbral_VCFC [7:0] $end
$var wire 5 5 state [4:0] $end
$var wire 1 $ reset $end
$var wire 1 % init $end
$var wire 1 & idle_out $end
$var wire 1 ( error_out $end
$var wire 1 * clk $end
$var wire 1 + active_out $end
$var wire 1 6 _32_ $end
$var wire 1 7 _31_ $end
$var wire 1 8 _30_ $end
$var wire 1 9 _29_ $end
$var wire 1 : _28_ $end
$var wire 1 ; _27_ $end
$var wire 1 < _26_ $end
$var wire 1 = _25_ $end
$var wire 1 > _24_ $end
$var wire 1 ? _23_ $end
$var wire 1 @ _22_ $end
$var wire 1 A _21_ $end
$var wire 1 B _20_ $end
$var wire 1 C _19_ $end
$var wire 1 D _18_ $end
$var wire 1 E _17_ $end
$var wire 1 F _16_ $end
$var wire 1 G _15_ $end
$var wire 1 H _14_ $end
$var wire 1 I _13_ $end
$var wire 1 J _12_ $end
$var wire 1 K _11_ $end
$var wire 1 L _10_ $end
$var wire 1 M _09_ $end
$var wire 1 N _08_ $end
$var wire 1 O _07_ $end
$var wire 1 P _06_ $end
$var wire 1 Q _05_ $end
$var wire 1 R _04_ $end
$var wire 1 S _03_ $end
$var wire 1 T _02_ $end
$var wire 1 U _01_ $end
$var wire 1 V _00_ $end
$var wire 1 - FIFO_error $end
$var wire 1 . FIFO_empty $end
$scope module _33_ $end
$var wire 1 S Y $end
$var wire 1 % A $end
$upscope $end
$scope module _34_ $end
$var wire 1 W A $end
$var wire 1 S B $end
$var wire 1 R Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 Q Y $end
$var wire 1 $ A $end
$upscope $end
$scope module _36_ $end
$var wire 1 Q A $end
$var wire 1 X B $end
$var wire 1 P Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 P A $end
$var wire 1 R B $end
$var wire 1 V Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 O Y $end
$var wire 1 - A $end
$upscope $end
$scope module _39_ $end
$var wire 1 O B $end
$var wire 1 N Y $end
$var wire 1 $ A $end
$upscope $end
$scope module _40_ $end
$var wire 1 M Y $end
$var wire 1 . A $end
$upscope $end
$scope module _41_ $end
$var wire 1 Y A $end
$var wire 1 L Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 L A $end
$var wire 1 M B $end
$var wire 1 K Y $end
$upscope $end
$scope module _43_ $end
$var wire 1 K A $end
$var wire 1 Z B $end
$var wire 1 J Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 J A $end
$var wire 1 N B $end
$var wire 1 U Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 [ A $end
$var wire 1 \ B $end
$var wire 1 I Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 Q A $end
$var wire 1 H Y $end
$var wire 1 - B $end
$upscope $end
$scope module _47_ $end
$var wire 1 ] A $end
$var wire 1 G Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 G B $end
$var wire 1 F Y $end
$var wire 1 . A $end
$upscope $end
$scope module _49_ $end
$var wire 1 F A $end
$var wire 1 H B $end
$var wire 1 E Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 E A $end
$var wire 1 I B $end
$var wire 1 T Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 ^ A $end
$var wire 1 D Y $end
$var wire 1 . B $end
$upscope $end
$scope module _52_ $end
$var wire 1 D A $end
$var wire 1 & Y $end
$var wire 1 - B $end
$upscope $end
$scope module _53_ $end
$var wire 1 G B $end
$var wire 1 + Y $end
$var wire 1 - A $end
$upscope $end
$scope module _54_ $end
$var wire 1 _ A $end
$var wire 1 C Y $end
$upscope $end
$scope module _55_ $end
$var wire 1 L A $end
$var wire 1 G B $end
$var wire 1 B Y $end
$upscope $end
$scope module _56_ $end
$var wire 1 B A $end
$var wire 1 ` B $end
$var wire 1 A Y $end
$upscope $end
$scope module _57_ $end
$var wire 1 A A $end
$var wire 1 C B $end
$var wire 1 a Y $end
$upscope $end
$scope module _58_ $end
$var wire 1 b A $end
$var wire 1 ? Y $end
$upscope $end
$scope module _59_ $end
$var wire 1 A A $end
$var wire 1 ? B $end
$var wire 1 c Y $end
$upscope $end
$scope module _60_ $end
$var wire 1 d A $end
$var wire 1 = Y $end
$upscope $end
$scope module _61_ $end
$var wire 1 A A $end
$var wire 1 = B $end
$var wire 1 e Y $end
$upscope $end
$scope module _62_ $end
$var wire 1 f A $end
$var wire 1 < Y $end
$upscope $end
$scope module _63_ $end
$var wire 1 A A $end
$var wire 1 < B $end
$var wire 1 g Y $end
$upscope $end
$scope module _64_ $end
$var wire 1 h A $end
$var wire 1 ; Y $end
$upscope $end
$scope module _65_ $end
$var wire 1 A A $end
$var wire 1 ; B $end
$var wire 1 i Y $end
$upscope $end
$scope module _66_ $end
$var wire 1 j A $end
$var wire 1 : Y $end
$upscope $end
$scope module _67_ $end
$var wire 1 A A $end
$var wire 1 : B $end
$var wire 1 k Y $end
$upscope $end
$scope module _68_ $end
$var wire 1 l A $end
$var wire 1 9 Y $end
$upscope $end
$scope module _69_ $end
$var wire 1 A A $end
$var wire 1 9 B $end
$var wire 1 m Y $end
$upscope $end
$scope module _70_ $end
$var wire 1 n A $end
$var wire 1 8 Y $end
$upscope $end
$scope module _71_ $end
$var wire 1 A A $end
$var wire 1 8 B $end
$var wire 1 o Y $end
$upscope $end
$scope module _72_ $end
$var wire 1 7 Y $end
$var wire 1 - B $end
$var wire 1 $ A $end
$upscope $end
$scope module _73_ $end
$var wire 1 7 A $end
$var wire 1 A B $end
$var wire 1 @ Y $end
$upscope $end
$scope module _74_ $end
$var wire 1 p A $end
$var wire 1 6 Y $end
$var wire 1 % B $end
$upscope $end
$scope module _75_ $end
$var wire 1 6 A $end
$var wire 1 Q B $end
$var wire 1 > Y $end
$upscope $end
$scope module _76_ $end
$var wire 1 V D $end
$var wire 1 * C $end
$var reg 1 q Q $end
$upscope $end
$scope module _77_ $end
$var wire 1 @ D $end
$var wire 1 * C $end
$var reg 1 r Q $end
$upscope $end
$scope module _78_ $end
$var wire 1 T D $end
$var wire 1 * C $end
$var reg 1 s Q $end
$upscope $end
$scope module _79_ $end
$var wire 1 U D $end
$var wire 1 * C $end
$var reg 1 t Q $end
$upscope $end
$scope module _80_ $end
$var wire 1 > D $end
$var wire 1 * C $end
$var reg 1 u Q $end
$upscope $end
$upscope $end
$scope module prob $end
$var wire 1 , active_condu $end
$var wire 1 + active_estru $end
$var wire 1 ) error_condu $end
$var wire 1 ( error_estru $end
$var wire 1 ' idle_condu $end
$var wire 1 & idle_estru $end
$var wire 8 v umbrales_VCFC_condu [7:0] $end
$var wire 8 w umbrales_VCFC_estru [7:0] $end
$var reg 1 . FIFO_empty $end
$var reg 1 - FIFO_error $end
$var reg 1 * clk $end
$var reg 1 % init $end
$var reg 1 $ reset $end
$var reg 8 x umbral_VCFC [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 x
b0 w
b0 v
xu
xt
xs
xr
xq
xp
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
x`
0_
x^
x]
x\
x[
xZ
xY
xX
xW
1V
0U
0T
1S
xR
1Q
0P
1O
1N
1M
xL
0K
xJ
xI
0H
xG
1F
1E
1D
1C
xB
xA
0@
1?
0>
1=
1<
1;
1:
19
18
17
16
bx 5
b0 4
b0 3
b0 2
bx 1
b1 0
b0 /
0.
0-
0,
x+
0*
0)
x(
0'
0&
0%
0$
b0 #
b0 "
b0 !
$end
#1
1A
0E
0+
0B
0U
0R
1I
1J
1P
1H
1G
1L
0N
1p
1W
0(
0X
0]
0\
0^
0[
0Y
0`
0Z
0Q
b1 1
1q
0r
0s
0t
b1 5
0u
1$
1*
#2
0*
#3
0V
1>
1R
06
0S
b10 0
1%
1*
#4
0*
#5
1@
0>
1E
0A
0J
1N
16
07
0H
0p
0W
1`
1Z
1S
0O
b10000 0
b10 1
0q
b10000 5
1u
0%
1-
1*
#6
0*
#7
1V
0@
1A
1J
0P
17
1O
1Q
0`
0Z
1(
1X
1)
0-
0$
0u
b10 5
1r
b10000 1
1*
#8
0*
#9
0R
b1 0
0)
1p
1W
0(
0X
b1 1
1q
b1 5
0r
1*
#10
0*
#11
0V
1>
1R
1P
1H
0F
08
0:
0<
0=
0?
0C
06
0N
0M
1n
1j
1f
1d
1b
1_
0S
0Q
b10 0
1.
b10101111 #
b10101111 /
b10101111 4
b10101111 x
1%
1$
1*
#12
0*
#13
1a
1c
1e
1g
1k
b10101111 !
b10101111 3
b10101111 w
1o
1U
0>
0A
0J
16
1S
b100 0
b10101111 "
b10101111 2
b10101111 v
0p
0W
1`
1Z
0%
b10 1
0q
b10000 5
1u
1*
#14
0*
#15
1a
1c
1e
1g
1k
b10101111 !
b10101111 3
b10101111 w
1o
1U
1&
1K
1B
0A
0J
0D
0I
0L
0`
0Z
1^
1[
1Y
1'
b10101111 "
b10101111 2
b10101111 v
0u
b1000 5
1t
b100 1
1*
#16
0*
#17
0U
1T
1J
0&
0E
0K
1D
1F
1M
b1000 0
b10101111 "
b10101111 2
b10101111 v
0'
0.
1*
#18
0*
#19
1+
1L
0G
0^
0[
0Y
1]
1\
1,
b10101111 "
b10101111 2
b10101111 v
0t
b100 5
1s
b1000 1
1*
#20
0*
#21
1*
#22
0*
#23
1*
#24
0*
#25
1*
#26
0*
#27
1*
#28
0*
#29
1*
#30
0*
#31
1*
#32
0*
#33
1*
#34
0*
#35
1*
#36
0*
#37
1*
