# Verilog-Digital-Design-Projects
A comprehensive collection of digital design projects implemented in Verilog, showcasing fundamental to advanced concepts in digital circuit design.

ğŸš€ About

This repository contains my learning journey through digital design using Verilog HDL. Each project includes:

âœ…Verilog code

âœ…Comprehensive testbenches

âœ…Documentation and simulation results

âœ…Progressive complexity from basic gates to complex systems

ğŸ“ Project Categories

ğŸ”¢ Arithmetic Circuits

âœ…Full Adder - Basic building block for arithmetic operations

âœ…Half Adder - Simple binary addition

âœ…4-bit Adder - Multi-bit arithmetic unit

âœ…Subtractor - Binary subtraction implementation

ğŸ”€ Combinational Logic

âœ…Multiplexer (MUX) - Data selection circuits

âœ…Demultiplexer (DEMUX) - Data distribution circuits

âœ…Encoders/Decoders - Code conversion circuits

âœ…Binary to Gray Converter - Code transformation

â° Sequential Circuits

âœ…Flip-Flops - T, JK flip-flop implementations

âœ…Shift Registers - SIPO, PISO, PIPO configurations

âœ…Counters - Ring counter, Johnson counter, Modulo counter

âœ…State Machines - Moore and Mealy FSM examples

ğŸ’¾ Memory Designs

âœ…SRAM - Static Random Access Memory

âœ…FIFO - First-In-First-Out buffer

ğŸ§® Advanced Projects

âœ…ALU - Arithmetic Logic Unit

âœ…FSM Designs - Complex state machine implementations

ğŸ› ï¸ Tools Used

Simulator: ModelSim/QuestaSim

Language: Verilog HDL

Version Control: Git/GitHub

ğŸƒâ€â™‚ï¸ How to Run
Prerequisites

Verilog simulator (ModelSim, Icarus Verilog, or Vivado)
Git for version control

ğŸ“§ Contact

Name: Manjima P

Email: manjimap3@gmail.com

LinkedIn: https://www.linkedin.com/in/manjima-p/

ğŸ“„ License
This project is open source and available under the MIT License.

â­ Star this repository if you found it helpful!
