Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.1.350.6

Tue Apr 23 16:00:35 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt clappyBird_impl_1.tw1 clappyBird_impl_1.udb -gui

-----------------------------------------
Design:          game_state
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock osc/CLKHF
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "osc/CLKHF"
=======================
create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock osc/CLKHF             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc/CLKHF                         |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock osc/CLKHF             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 55.1402%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {osc/CLKHF} -period                                                                                                     
20.8333 [get_pins {osc/CLKHF }]         |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |       20       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
forty_eight_mhz_counter_46_47__i19/D     |    0.296 ns 
forty_eight_mhz_counter_46_47__i18/D     |    1.212 ns 
forty_eight_mhz_counter_46_47__i17/D     |    2.128 ns 
forty_eight_mhz_counter_46_47__i16/D     |    3.044 ns 
forty_eight_mhz_counter_46_47__i15/D     |    3.960 ns 
forty_eight_mhz_counter_46_47__i14/D     |    4.876 ns 
forty_eight_mhz_counter_46_47__i13/D     |    5.792 ns 
forty_eight_mhz_counter_46_47__i12/D     |    6.708 ns 
forty_eight_mhz_counter_46_47__i11/D     |    7.624 ns 
forty_eight_mhz_counter_46_47__i10/D     |    8.540 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {osc/CLKHF} -period                                                                                                     
20.8333 [get_pins {osc/CLKHF }]         |    0.000 ns |    2.841 ns |    2   |        ---- |        ---- |       20       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
forty_eight_mhz_counter_46_47__i0/D      |    2.841 ns 
forty_eight_mhz_counter_46_47__i18/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i17/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i15/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i16/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i13/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i14/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i11/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i12/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i9/D      |    2.841 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 8 Start Points         |           Type           
-------------------------------------------------------------------
bird_y_pos_res1_i1/Q                    |    No arrival or required
bird_y_pos_res1_i7/Q                    |    No arrival or required
bird_y_pos_res1_i8/Q                    |    No arrival or required
bird_y_pos_res1_i5/Q                    |    No arrival or required
bird_y_pos_res1_i6/Q                    |    No arrival or required
bird_y_pos_res1_i3/Q                    |    No arrival or required
bird_y_pos_res1_i4/Q                    |    No arrival or required
bird_y_pos_res1_i2/Q                    |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         8
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 8 End Points          |           Type           
-------------------------------------------------------------------
bird_y_pos_res1_i1/D                    |    No arrival or required
bird_y_pos_res1_i7/D                    |    No arrival or required
bird_y_pos_res1_i8/D                    |    No arrival or required
bird_y_pos_res1_i5/D                    |    No arrival or required
bird_y_pos_res1_i6/D                    |    No arrival or required
bird_y_pos_res1_i3/D                    |    No arrival or required
bird_y_pos_res1_i4/D                    |    No arrival or required
bird_y_pos_res1_i2/D                    |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         8
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
clap                                    |                     input
bird_y_pos[0]                           |                    output
bird_y_pos[1]                           |                    output
bird_y_pos[2]                           |                    output
bird_y_pos[3]                           |                    output
bird_y_pos[4]                           |                    output
bird_y_pos[5]                           |                    output
bird_y_pos[6]                           |                    output
bird_y_pos[8]                           |                    output
bird_y_pos[7]                           |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 
----------------------------------------------------------------------
20 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i19/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 21
Delay Ratio      : 64.5% (route), 35.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.296 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             20.338
-------------------------------------------   ------
End-of-path arrival time( ns )                21.317

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.290  2       
n661                                                      NET DELAY            0.638        13.928  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.206  2       
n288                                                      NET DELAY            0.638        14.844  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.122  2       
n664                                                      NET DELAY            0.638        15.760  1       
forty_eight_mhz_counter_46_47_add_4_15/CI1->forty_eight_mhz_counter_46_47_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.038  2       
n290                                                      NET DELAY            0.638        16.676  1       
forty_eight_mhz_counter_46_47_add_4_17/CI0->forty_eight_mhz_counter_46_47_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.954  2       
n667                                                      NET DELAY            0.638        17.592  1       
forty_eight_mhz_counter_46_47_add_4_17/CI1->forty_eight_mhz_counter_46_47_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.870  2       
n292                                                      NET DELAY            0.638        18.508  1       
forty_eight_mhz_counter_46_47_add_4_19/CI0->forty_eight_mhz_counter_46_47_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.786  2       
n670                                                      NET DELAY            0.638        19.424  1       
forty_eight_mhz_counter_46_47_add_4_19/CI1->forty_eight_mhz_counter_46_47_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.702  2       
n294                                                      NET DELAY            0.638        20.340  1       
forty_eight_mhz_counter_46_47_add_4_21/D0->forty_eight_mhz_counter_46_47_add_4_21/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        20.817  1       
n86                                                       NET DELAY            0.500        21.317  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i18/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 20
Delay Ratio      : 64.3% (route), 35.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.212 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             19.422
-------------------------------------------   ------
End-of-path arrival time( ns )                20.401

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.290  2       
n661                                                      NET DELAY            0.638        13.928  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.206  2       
n288                                                      NET DELAY            0.638        14.844  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.122  2       
n664                                                      NET DELAY            0.638        15.760  1       
forty_eight_mhz_counter_46_47_add_4_15/CI1->forty_eight_mhz_counter_46_47_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.038  2       
n290                                                      NET DELAY            0.638        16.676  1       
forty_eight_mhz_counter_46_47_add_4_17/CI0->forty_eight_mhz_counter_46_47_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.954  2       
n667                                                      NET DELAY            0.638        17.592  1       
forty_eight_mhz_counter_46_47_add_4_17/CI1->forty_eight_mhz_counter_46_47_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.870  2       
n292                                                      NET DELAY            0.638        18.508  1       
forty_eight_mhz_counter_46_47_add_4_19/CI0->forty_eight_mhz_counter_46_47_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.786  2       
n670                                                      NET DELAY            0.638        19.424  1       
forty_eight_mhz_counter_46_47_add_4_19/D1->forty_eight_mhz_counter_46_47_add_4_19/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        19.901  1       
n87                                                       NET DELAY            0.500        20.401  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i17/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 19
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 2.128 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             18.506
-------------------------------------------   ------
End-of-path arrival time( ns )                19.485

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.290  2       
n661                                                      NET DELAY            0.638        13.928  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.206  2       
n288                                                      NET DELAY            0.638        14.844  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.122  2       
n664                                                      NET DELAY            0.638        15.760  1       
forty_eight_mhz_counter_46_47_add_4_15/CI1->forty_eight_mhz_counter_46_47_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.038  2       
n290                                                      NET DELAY            0.638        16.676  1       
forty_eight_mhz_counter_46_47_add_4_17/CI0->forty_eight_mhz_counter_46_47_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.954  2       
n667                                                      NET DELAY            0.638        17.592  1       
forty_eight_mhz_counter_46_47_add_4_17/CI1->forty_eight_mhz_counter_46_47_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.870  2       
n292                                                      NET DELAY            0.638        18.508  1       
forty_eight_mhz_counter_46_47_add_4_19/D0->forty_eight_mhz_counter_46_47_add_4_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.985  1       
n88                                                       NET DELAY            0.500        19.485  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i16/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 18
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.044 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             17.590
-------------------------------------------   ------
End-of-path arrival time( ns )                18.569

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.290  2       
n661                                                      NET DELAY            0.638        13.928  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.206  2       
n288                                                      NET DELAY            0.638        14.844  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.122  2       
n664                                                      NET DELAY            0.638        15.760  1       
forty_eight_mhz_counter_46_47_add_4_15/CI1->forty_eight_mhz_counter_46_47_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.038  2       
n290                                                      NET DELAY            0.638        16.676  1       
forty_eight_mhz_counter_46_47_add_4_17/CI0->forty_eight_mhz_counter_46_47_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.954  2       
n667                                                      NET DELAY            0.638        17.592  1       
forty_eight_mhz_counter_46_47_add_4_17/D1->forty_eight_mhz_counter_46_47_add_4_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.069  1       
n89                                                       NET DELAY            0.500        18.569  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i15/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 17
Delay Ratio      : 63.4% (route), 36.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.960 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             16.674
-------------------------------------------   ------
End-of-path arrival time( ns )                17.653

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.290  2       
n661                                                      NET DELAY            0.638        13.928  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.206  2       
n288                                                      NET DELAY            0.638        14.844  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.122  2       
n664                                                      NET DELAY            0.638        15.760  1       
forty_eight_mhz_counter_46_47_add_4_15/CI1->forty_eight_mhz_counter_46_47_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.038  2       
n290                                                      NET DELAY            0.638        16.676  1       
forty_eight_mhz_counter_46_47_add_4_17/D0->forty_eight_mhz_counter_46_47_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        17.153  1       
n90                                                       NET DELAY            0.500        17.653  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i14/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 16
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.876 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             15.758
-------------------------------------------   ------
End-of-path arrival time( ns )                16.737

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.290  2       
n661                                                      NET DELAY            0.638        13.928  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.206  2       
n288                                                      NET DELAY            0.638        14.844  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.122  2       
n664                                                      NET DELAY            0.638        15.760  1       
forty_eight_mhz_counter_46_47_add_4_15/D1->forty_eight_mhz_counter_46_47_add_4_15/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.237  1       
n91                                                       NET DELAY            0.500        16.737  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i13/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 15
Delay Ratio      : 62.6% (route), 37.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.792 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             14.842
-------------------------------------------   ------
End-of-path arrival time( ns )                15.821

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.290  2       
n661                                                      NET DELAY            0.638        13.928  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        14.206  2       
n288                                                      NET DELAY            0.638        14.844  1       
forty_eight_mhz_counter_46_47_add_4_15/D0->forty_eight_mhz_counter_46_47_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        15.321  1       
n92                                                       NET DELAY            0.500        15.821  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i12/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 14
Delay Ratio      : 62.2% (route), 37.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.708 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             13.926
-------------------------------------------   ------
End-of-path arrival time( ns )                14.905

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.290  2       
n661                                                      NET DELAY            0.638        13.928  1       
forty_eight_mhz_counter_46_47_add_4_13/D1->forty_eight_mhz_counter_46_47_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        14.405  1       
n93                                                       NET DELAY            0.500        14.905  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i11/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 13
Delay Ratio      : 61.6% (route), 38.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.624 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             13.010
-------------------------------------------   ------
End-of-path arrival time( ns )                13.989

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.374  2       
n286                                                      NET DELAY            0.638        13.012  1       
forty_eight_mhz_counter_46_47_add_4_13/D0->forty_eight_mhz_counter_46_47_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        13.489  1       
n94                                                       NET DELAY            0.500        13.989  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i10/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 12
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.540 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.613

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      0.979
+ Data Path Delay                             12.094
-------------------------------------------   ------
End-of-path arrival time( ns )                13.073

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         2.370  1       
n20                                                       NET DELAY            0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         3.214  2       
n276                                                      NET DELAY            0.638         3.852  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.130  2       
n646                                                      NET DELAY            0.638         4.768  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.046  2       
n278                                                      NET DELAY            0.638         5.684  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.962  2       
n649                                                      NET DELAY            0.638         6.600  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.878  2       
n280                                                      NET DELAY            0.638         7.516  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.794  2       
n652                                                      NET DELAY            0.638         8.432  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.710  2       
n282                                                      NET DELAY            0.638         9.348  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.626  2       
n655                                                      NET DELAY            0.638        10.264  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.542  2       
n284                                                      NET DELAY            0.638        11.180  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.458  2       
n658                                                      NET DELAY            0.638        12.096  1       
forty_eight_mhz_counter_46_47_add_4_11/D1->forty_eight_mhz_counter_46_47_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        12.573  1       
n95                                                       NET DELAY            0.500        13.073  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 
----------------------------------------------------------------------
20 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i18/Q
Path End         : forty_eight_mhz_counter_46_47__i18/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i17/CK   forty_eight_mhz_counter_46_47__i18/CK}->forty_eight_mhz_counter_46_47__i18/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.370  1       
n2                                                        NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_19/C1->forty_eight_mhz_counter_46_47_add_4_19/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.320  1       
n87                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i17/Q
Path End         : forty_eight_mhz_counter_46_47__i17/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i17/CK   forty_eight_mhz_counter_46_47__i18/CK}->forty_eight_mhz_counter_46_47__i17/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.370  1       
n3                                                        NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_19/C0->forty_eight_mhz_counter_46_47_add_4_19/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.320  1       
n88                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i16/Q
Path End         : forty_eight_mhz_counter_46_47__i16/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i15/CK   forty_eight_mhz_counter_46_47__i16/CK}->forty_eight_mhz_counter_46_47__i16/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.370  1       
n4                                                        NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_17/C1->forty_eight_mhz_counter_46_47_add_4_17/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.320  1       
n89                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i15/Q
Path End         : forty_eight_mhz_counter_46_47__i15/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i15/CK   forty_eight_mhz_counter_46_47__i16/CK}->forty_eight_mhz_counter_46_47__i15/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.370  1       
n5                                                        NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_17/C0->forty_eight_mhz_counter_46_47_add_4_17/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.320  1       
n90                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i14/Q
Path End         : forty_eight_mhz_counter_46_47__i14/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i13/CK   forty_eight_mhz_counter_46_47__i14/CK}->forty_eight_mhz_counter_46_47__i14/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.370  1       
n6                                                        NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_15/C1->forty_eight_mhz_counter_46_47_add_4_15/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.320  1       
n91                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i13/Q
Path End         : forty_eight_mhz_counter_46_47__i13/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i13/CK   forty_eight_mhz_counter_46_47__i14/CK}->forty_eight_mhz_counter_46_47__i13/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.370  1       
n7                                                        NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_15/C0->forty_eight_mhz_counter_46_47_add_4_15/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.320  1       
n92                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i12/Q
Path End         : forty_eight_mhz_counter_46_47__i12/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i11/CK   forty_eight_mhz_counter_46_47__i12/CK}->forty_eight_mhz_counter_46_47__i12/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.370  1       
n8                                                        NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_13/C1->forty_eight_mhz_counter_46_47_add_4_13/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.320  1       
n93                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i11/Q
Path End         : forty_eight_mhz_counter_46_47__i11/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i11/CK   forty_eight_mhz_counter_46_47__i12/CK}->forty_eight_mhz_counter_46_47__i11/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.370  1       
n9                                                        NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_13/C0->forty_eight_mhz_counter_46_47_add_4_13/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.320  1       
n94                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i10/Q
Path End         : forty_eight_mhz_counter_46_47__i10/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i9/CK   forty_eight_mhz_counter_46_47__i10/CK}->forty_eight_mhz_counter_46_47__i10/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.370  1       
n10                                                       NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_11/C1->forty_eight_mhz_counter_46_47_add_4_11/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.320  1       
n95                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i9/Q
Path End         : forty_eight_mhz_counter_46_47__i9/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       0.979
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      0.979

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     0.979
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.820

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{forty_eight_mhz_counter_46_47__i9/CK   forty_eight_mhz_counter_46_47__i10/CK}->forty_eight_mhz_counter_46_47__i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.370  1       
n11                                                       NET DELAY        0.500         2.870  1       
forty_eight_mhz_counter_46_47_add_4_11/C0->forty_eight_mhz_counter_46_47_add_4_11/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.320  1       
n96                                                       NET DELAY        0.500         3.820  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HFOSC           CLOCK LATENCY  0.000         0.000  11      
forty_eight_mhz_clock                                     NET DELAY      0.979         0.979  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

