ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	__aeabi_fsub
  18              		.global	__aeabi_fadd
  19              		.global	__aeabi_fmul
  20              		.global	__aeabi_fcmpge
  21              		.global	__aeabi_fcmple
  22              		.section	.text.PID,"ax",%progbits
  23              		.align	1
  24              		.global	PID
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  29              	PID:
  30              	.LVL0:
  31              	.LFB65:
  32              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "dma.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 2


  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "jy62.h"
  29:Core/Src/main.c **** #include "zigbee_edc24.h"
  30:Core/Src/main.c **** #include <math.h>
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** #define PID_MAX 1000//改成自己设定的PWM波的单波�??????长输出时�??????
  62:Core/Src/main.c **** #define PID_MIN -1000//改成自己设定的PWM波的单波�??????长输出时间的相反�????
  63:Core/Src/main.c **** typedef struct{
  64:Core/Src/main.c ****   float sum;//时间的积�??????
  65:Core/Src/main.c ****   float lr;//上一次的速度
  66:Core/Src/main.c ****   float Kp;
  67:Core/Src/main.c ****   float Ki;
  68:Core/Src/main.c ****   float Kd;
  69:Core/Src/main.c ****   float goal;
  70:Core/Src/main.c **** }pidstr;
  71:Core/Src/main.c **** pidstr p1,p2,p3,p4;
  72:Core/Src/main.c **** float PID(pidstr *a,float ver)
  73:Core/Src/main.c **** {
  33              		.loc 1 73 1 view -0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 0
  36              		@ frame_needed = 0, uses_anonymous_args = 0
  37              		.loc 1 73 1 is_stmt 0 view .LVU1
  38 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 24
  41              		.cfi_offset 3, -24
  42              		.cfi_offset 4, -20
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 3


  43              		.cfi_offset 5, -16
  44              		.cfi_offset 6, -12
  45              		.cfi_offset 7, -8
  46              		.cfi_offset 14, -4
  47 0002 0446     		mov	r4, r0
  74:Core/Src/main.c ****   float dr = a->goal - ver;
  48              		.loc 1 74 3 is_stmt 1 view .LVU2
  49              		.loc 1 74 9 is_stmt 0 view .LVU3
  50 0004 4069     		ldr	r0, [r0, #20]	@ float
  51              	.LVL1:
  52              		.loc 1 74 9 view .LVU4
  53 0006 FFF7FEFF 		bl	__aeabi_fsub
  54              	.LVL2:
  55              		.loc 1 74 9 view .LVU5
  56 000a 0546     		mov	r5, r0
  57              	.LVL3:
  75:Core/Src/main.c ****   a->sum = a->sum + dr;
  58              		.loc 1 75 3 is_stmt 1 view .LVU6
  59              		.loc 1 75 19 is_stmt 0 view .LVU7
  60 000c 0146     		mov	r1, r0
  61 000e 2068     		ldr	r0, [r4]	@ float
  62              	.LVL4:
  63              		.loc 1 75 19 view .LVU8
  64 0010 FFF7FEFF 		bl	__aeabi_fadd
  65              	.LVL5:
  66              		.loc 1 75 19 view .LVU9
  67 0014 0646     		mov	r6, r0
  68              		.loc 1 75 10 view .LVU10
  69 0016 2060     		str	r0, [r4]	@ float
  76:Core/Src/main.c ****   float pwm = a->Kp * dr + a->Ki * a->sum + a->Kd * (dr - a->lr);
  70              		.loc 1 76 3 is_stmt 1 view .LVU11
  71              		.loc 1 76 21 is_stmt 0 view .LVU12
  72 0018 2946     		mov	r1, r5
  73 001a A068     		ldr	r0, [r4, #8]	@ float
  74 001c FFF7FEFF 		bl	__aeabi_fmul
  75              	.LVL6:
  76 0020 0746     		mov	r7, r0
  77              		.loc 1 76 34 view .LVU13
  78 0022 E168     		ldr	r1, [r4, #12]	@ float
  79 0024 3046     		mov	r0, r6
  80 0026 FFF7FEFF 		bl	__aeabi_fmul
  81              	.LVL7:
  82 002a 0146     		mov	r1, r0
  83              		.loc 1 76 26 view .LVU14
  84 002c 3846     		mov	r0, r7
  85 002e FFF7FEFF 		bl	__aeabi_fadd
  86              	.LVL8:
  87 0032 0646     		mov	r6, r0
  88              		.loc 1 76 46 view .LVU15
  89 0034 2769     		ldr	r7, [r4, #16]	@ float
  90              		.loc 1 76 57 view .LVU16
  91 0036 6168     		ldr	r1, [r4, #4]	@ float
  92 0038 2846     		mov	r0, r5
  93 003a FFF7FEFF 		bl	__aeabi_fsub
  94              	.LVL9:
  95 003e 0146     		mov	r1, r0
  96              		.loc 1 76 51 view .LVU17
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 4


  97 0040 3846     		mov	r0, r7
  98 0042 FFF7FEFF 		bl	__aeabi_fmul
  99              	.LVL10:
 100 0046 0146     		mov	r1, r0
 101              		.loc 1 76 9 view .LVU18
 102 0048 3046     		mov	r0, r6
 103 004a FFF7FEFF 		bl	__aeabi_fadd
 104              	.LVL11:
 105 004e 0646     		mov	r6, r0
 106              	.LVL12:
  77:Core/Src/main.c ****   a->lr = dr;
 107              		.loc 1 77 3 is_stmt 1 view .LVU19
 108              		.loc 1 77 9 is_stmt 0 view .LVU20
 109 0050 6560     		str	r5, [r4, #4]	@ float
  78:Core/Src/main.c ****   if(pwm >= PID_MAX) return PID_MAX;
 110              		.loc 1 78 3 is_stmt 1 view .LVU21
 111              		.loc 1 78 5 is_stmt 0 view .LVU22
 112 0052 0749     		ldr	r1, .L7
 113 0054 FFF7FEFF 		bl	__aeabi_fcmpge
 114              	.LVL13:
 115              		.loc 1 78 5 view .LVU23
 116 0058 30B9     		cbnz	r0, .L3
  79:Core/Src/main.c ****   if(pwm <= PID_MIN) return PID_MIN;
 117              		.loc 1 79 3 is_stmt 1 view .LVU24
 118              		.loc 1 79 5 is_stmt 0 view .LVU25
 119 005a 0649     		ldr	r1, .L7+4
 120 005c 3046     		mov	r0, r6
 121 005e FFF7FEFF 		bl	__aeabi_fcmple
 122              	.LVL14:
 123 0062 18B9     		cbnz	r0, .L6
 124              	.LVL15:
 125              	.L1:
  80:Core/Src/main.c ****   return pwm;
  81:Core/Src/main.c **** }
 126              		.loc 1 81 1 view .LVU26
 127 0064 3046     		mov	r0, r6
 128 0066 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 129              	.LVL16:
 130              	.L3:
  78:Core/Src/main.c ****   if(pwm <= PID_MIN) return PID_MIN;
 131              		.loc 1 78 29 view .LVU27
 132 0068 014E     		ldr	r6, .L7
 133              	.LVL17:
  78:Core/Src/main.c ****   if(pwm <= PID_MIN) return PID_MIN;
 134              		.loc 1 78 29 view .LVU28
 135 006a FBE7     		b	.L1
 136              	.LVL18:
 137              	.L6:
  79:Core/Src/main.c ****   if(pwm <= PID_MIN) return PID_MIN;
 138              		.loc 1 79 29 view .LVU29
 139 006c 014E     		ldr	r6, .L7+4
 140              	.LVL19:
  79:Core/Src/main.c ****   if(pwm <= PID_MIN) return PID_MIN;
 141              		.loc 1 79 29 view .LVU30
 142 006e F9E7     		b	.L1
 143              	.L8:
 144              		.align	2
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 5


 145              	.L7:
 146 0070 00007A44 		.word	1148846080
 147 0074 00007AC4 		.word	-998637568
 148              		.cfi_endproc
 149              	.LFE65:
 151              		.section	.text.SetGoal,"ax",%progbits
 152              		.align	1
 153              		.global	SetGoal
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	SetGoal:
 159              	.LVL20:
 160              	.LFB66:
  82:Core/Src/main.c **** const float pi = 3.1415926;
  83:Core/Src/main.c **** float Theta, V , delta = 0;
  84:Core/Src/main.c **** void SetGoal(float theta, float v){
 161              		.loc 1 84 35 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
  85:Core/Src/main.c ****   Theta = theta, V = v;
 166              		.loc 1 85 3 view .LVU32
 167              		.loc 1 85 9 is_stmt 0 view .LVU33
 168 0000 024B     		ldr	r3, .L10
 169 0002 1860     		str	r0, [r3]	@ float
 170              		.loc 1 85 20 view .LVU34
 171 0004 024B     		ldr	r3, .L10+4
 172 0006 1960     		str	r1, [r3]	@ float
  86:Core/Src/main.c **** }
 173              		.loc 1 86 1 view .LVU35
 174 0008 7047     		bx	lr
 175              	.L11:
 176 000a 00BF     		.align	2
 177              	.L10:
 178 000c 00000000 		.word	.LANCHOR0
 179 0010 00000000 		.word	.LANCHOR1
 180              		.cfi_endproc
 181              	.LFE66:
 183              		.global	__aeabi_fdiv
 184              		.global	__aeabi_f2d
 185              		.global	__aeabi_dmul
 186              		.global	__aeabi_d2f
 187              		.global	__aeabi_fcmplt
 188              		.section	.text.ReSetGoal,"ax",%progbits
 189              		.align	1
 190              		.global	ReSetGoal
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	ReSetGoal:
 196              	.LVL21:
 197              	.LFB67:
  87:Core/Src/main.c **** void ReSetGoal(float theta, float v){//theta is rad.
 198              		.loc 1 87 37 is_stmt 1 view -0
 199              		.cfi_startproc
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 6


 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		.loc 1 87 37 is_stmt 0 view .LVU37
 203 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 204              	.LCFI1:
 205              		.cfi_def_cfa_offset 32
 206              		.cfi_offset 3, -32
 207              		.cfi_offset 4, -28
 208              		.cfi_offset 5, -24
 209              		.cfi_offset 6, -20
 210              		.cfi_offset 7, -16
 211              		.cfi_offset 8, -12
 212              		.cfi_offset 9, -8
 213              		.cfi_offset 14, -4
 214 0004 0546     		mov	r5, r0
 215 0006 0E46     		mov	r6, r1
  88:Core/Src/main.c ****   float yaw = (GetYaw() + delta)/180*pi;
 216              		.loc 1 88 3 is_stmt 1 view .LVU38
 217              		.loc 1 88 16 is_stmt 0 view .LVU39
 218 0008 FFF7FEFF 		bl	GetYaw
 219              	.LVL22:
 220              		.loc 1 88 25 view .LVU40
 221 000c 444B     		ldr	r3, .L19+8
 222 000e 1968     		ldr	r1, [r3]	@ float
 223 0010 FFF7FEFF 		bl	__aeabi_fadd
 224              	.LVL23:
 225              		.loc 1 88 33 view .LVU41
 226 0014 4349     		ldr	r1, .L19+12
 227 0016 FFF7FEFF 		bl	__aeabi_fdiv
 228              	.LVL24:
 229              		.loc 1 88 9 view .LVU42
 230 001a 4349     		ldr	r1, .L19+16
 231 001c FFF7FEFF 		bl	__aeabi_fmul
 232              	.LVL25:
 233 0020 0446     		mov	r4, r0
 234              	.LVL26:
  89:Core/Src/main.c ****   float vy = v*cos(yaw - theta), vx = v*sin(yaw - theta);
 235              		.loc 1 89 3 is_stmt 1 view .LVU43
 236              		.loc 1 89 15 is_stmt 0 view .LVU44
 237 0022 3046     		mov	r0, r6
 238              	.LVL27:
 239              		.loc 1 89 15 view .LVU45
 240 0024 FFF7FEFF 		bl	__aeabi_f2d
 241              	.LVL28:
 242 0028 8046     		mov	r8, r0
 243 002a 8946     		mov	r9, r1
 244              		.loc 1 89 24 view .LVU46
 245 002c 2946     		mov	r1, r5
 246 002e 2046     		mov	r0, r4
 247 0030 FFF7FEFF 		bl	__aeabi_fsub
 248              	.LVL29:
 249 0034 0446     		mov	r4, r0
 250              	.LVL30:
 251              		.loc 1 89 16 view .LVU47
 252 0036 FFF7FEFF 		bl	__aeabi_f2d
 253              	.LVL31:
 254 003a 0646     		mov	r6, r0
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 7


 255              	.LVL32:
 256              		.loc 1 89 16 view .LVU48
 257 003c 0F46     		mov	r7, r1
 258 003e FFF7FEFF 		bl	cos
 259              	.LVL33:
 260 0042 0246     		mov	r2, r0
 261 0044 0B46     		mov	r3, r1
 262              		.loc 1 89 15 view .LVU49
 263 0046 4046     		mov	r0, r8
 264 0048 4946     		mov	r1, r9
 265 004a FFF7FEFF 		bl	__aeabi_dmul
 266              	.LVL34:
 267              		.loc 1 89 9 view .LVU50
 268 004e FFF7FEFF 		bl	__aeabi_d2f
 269              	.LVL35:
 270 0052 0546     		mov	r5, r0
 271              	.LVL36:
 272              		.loc 1 89 41 view .LVU51
 273 0054 3046     		mov	r0, r6
 274              	.LVL37:
 275              		.loc 1 89 41 view .LVU52
 276 0056 3946     		mov	r1, r7
 277 0058 FFF7FEFF 		bl	sin
 278              	.LVL38:
 279 005c 0246     		mov	r2, r0
 280 005e 0B46     		mov	r3, r1
 281              		.loc 1 89 40 view .LVU53
 282 0060 4046     		mov	r0, r8
 283 0062 4946     		mov	r1, r9
 284 0064 FFF7FEFF 		bl	__aeabi_dmul
 285              	.LVL39:
 286              		.loc 1 89 34 view .LVU54
 287 0068 FFF7FEFF 		bl	__aeabi_d2f
 288              	.LVL40:
 289 006c 0746     		mov	r7, r0
 290              	.LVL41:
  90:Core/Src/main.c ****   p1.goal = vy + vx;
 291              		.loc 1 90 3 is_stmt 1 view .LVU55
 292              		.loc 1 90 16 is_stmt 0 view .LVU56
 293 006e 0146     		mov	r1, r0
 294 0070 2846     		mov	r0, r5
 295              	.LVL42:
 296              		.loc 1 90 16 view .LVU57
 297 0072 FFF7FEFF 		bl	__aeabi_fadd
 298              	.LVL43:
 299              		.loc 1 90 16 view .LVU58
 300 0076 0646     		mov	r6, r0
 301              		.loc 1 90 11 view .LVU59
 302 0078 2C4B     		ldr	r3, .L19+20
 303 007a 5861     		str	r0, [r3, #20]	@ float
  91:Core/Src/main.c ****   p2.goal = vy - vx;
 304              		.loc 1 91 3 is_stmt 1 view .LVU60
 305              		.loc 1 91 16 is_stmt 0 view .LVU61
 306 007c 3946     		mov	r1, r7
 307 007e 2846     		mov	r0, r5
 308 0080 FFF7FEFF 		bl	__aeabi_fsub
 309              	.LVL44:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 8


 310 0084 0746     		mov	r7, r0
 311              	.LVL45:
 312              		.loc 1 91 11 view .LVU62
 313 0086 2A4B     		ldr	r3, .L19+24
 314 0088 5861     		str	r0, [r3, #20]	@ float
  92:Core/Src/main.c ****   p3.goal = vy - vx;
 315              		.loc 1 92 3 is_stmt 1 view .LVU63
 316              		.loc 1 92 11 is_stmt 0 view .LVU64
 317 008a 2A4B     		ldr	r3, .L19+28
 318 008c 5861     		str	r0, [r3, #20]	@ float
  93:Core/Src/main.c ****   p4.goal = vy + vx;
 319              		.loc 1 93 3 is_stmt 1 view .LVU65
 320              		.loc 1 93 11 is_stmt 0 view .LVU66
 321 008e 2A4B     		ldr	r3, .L19+32
 322 0090 5E61     		str	r6, [r3, #20]	@ float
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   v *= 0.01;
 323              		.loc 1 95 3 is_stmt 1 view .LVU67
 324              		.loc 1 95 5 is_stmt 0 view .LVU68
 325 0092 21A3     		adr	r3, .L19
 326 0094 D3E90023 		ldrd	r2, [r3]
 327 0098 4046     		mov	r0, r8
 328 009a 4946     		mov	r1, r9
 329 009c FFF7FEFF 		bl	__aeabi_dmul
 330              	.LVL46:
 331 00a0 FFF7FEFF 		bl	__aeabi_d2f
 332              	.LVL47:
 333 00a4 0546     		mov	r5, r0
 334              	.LVL48:
  96:Core/Src/main.c ****   float d = yaw - theta;
 335              		.loc 1 96 3 is_stmt 1 view .LVU69
  97:Core/Src/main.c ****   while(d < 0) d += 2 * pi;
 336              		.loc 1 97 3 view .LVU70
 337              		.loc 1 97 8 is_stmt 0 view .LVU71
 338 00a6 04E0     		b	.L13
 339              	.LVL49:
 340              	.L14:
 341              		.loc 1 97 16 is_stmt 1 discriminator 2 view .LVU72
 342              		.loc 1 97 18 is_stmt 0 discriminator 2 view .LVU73
 343 00a8 2449     		ldr	r1, .L19+36
 344 00aa 2046     		mov	r0, r4
 345 00ac FFF7FEFF 		bl	__aeabi_fadd
 346              	.LVL50:
 347 00b0 0446     		mov	r4, r0
 348              	.LVL51:
 349              	.L13:
 350              		.loc 1 97 8 is_stmt 1 discriminator 1 view .LVU74
 351 00b2 0021     		movs	r1, #0
 352 00b4 2046     		mov	r0, r4
 353 00b6 FFF7FEFF 		bl	__aeabi_fcmplt
 354              	.LVL52:
 355 00ba 0028     		cmp	r0, #0
 356 00bc F4D1     		bne	.L14
 357              		.loc 1 97 8 is_stmt 0 discriminator 1 view .LVU75
 358 00be 04E0     		b	.L15
 359              	.L16:
  98:Core/Src/main.c ****   while(d >=  pi) d -=  pi;
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 9


 360              		.loc 1 98 19 is_stmt 1 discriminator 2 view .LVU76
 361              		.loc 1 98 21 is_stmt 0 discriminator 2 view .LVU77
 362 00c0 1949     		ldr	r1, .L19+16
 363 00c2 2046     		mov	r0, r4
 364 00c4 FFF7FEFF 		bl	__aeabi_fsub
 365              	.LVL53:
 366 00c8 0446     		mov	r4, r0
 367              	.LVL54:
 368              	.L15:
 369              		.loc 1 98 8 is_stmt 1 discriminator 1 view .LVU78
 370 00ca 1749     		ldr	r1, .L19+16
 371 00cc 2046     		mov	r0, r4
 372 00ce FFF7FEFF 		bl	__aeabi_fcmpge
 373              	.LVL55:
 374 00d2 0028     		cmp	r0, #0
 375 00d4 F4D1     		bne	.L16
  99:Core/Src/main.c ****   if(d < pi / 2) v = v;
 376              		.loc 1 99 3 view .LVU79
 377              		.loc 1 99 5 is_stmt 0 view .LVU80
 378 00d6 1A49     		ldr	r1, .L19+40
 379 00d8 2046     		mov	r0, r4
 380 00da FFF7FEFF 		bl	__aeabi_fcmplt
 381              	.LVL56:
 382 00de 08B9     		cbnz	r0, .L17
 100:Core/Src/main.c ****   else v = -v;
 383              		.loc 1 100 8 is_stmt 1 view .LVU81
 384              		.loc 1 100 10 is_stmt 0 view .LVU82
 385 00e0 05F10045 		add	r5, r5, #-2147483648
 386              	.LVL57:
 387              	.L17:
 101:Core/Src/main.c ****   p1.goal += v , p2.goal -= v , p3.goal += v , p4.goal -= v;
 388              		.loc 1 101 3 is_stmt 1 view .LVU83
 389              		.loc 1 101 11 is_stmt 0 view .LVU84
 390 00e4 2946     		mov	r1, r5
 391 00e6 3046     		mov	r0, r6
 392 00e8 FFF7FEFF 		bl	__aeabi_fadd
 393              	.LVL58:
 394 00ec 0F4B     		ldr	r3, .L19+20
 395 00ee 5861     		str	r0, [r3, #20]	@ float
 396              		.loc 1 101 26 view .LVU85
 397 00f0 2946     		mov	r1, r5
 398 00f2 3846     		mov	r0, r7
 399 00f4 FFF7FEFF 		bl	__aeabi_fsub
 400              	.LVL59:
 401 00f8 0D4B     		ldr	r3, .L19+24
 402 00fa 5861     		str	r0, [r3, #20]	@ float
 403              		.loc 1 101 41 view .LVU86
 404 00fc 2946     		mov	r1, r5
 405 00fe 3846     		mov	r0, r7
 406 0100 FFF7FEFF 		bl	__aeabi_fadd
 407              	.LVL60:
 408 0104 0B4B     		ldr	r3, .L19+28
 409 0106 5861     		str	r0, [r3, #20]	@ float
 410              		.loc 1 101 56 view .LVU87
 411 0108 2946     		mov	r1, r5
 412 010a 3046     		mov	r0, r6
 413 010c FFF7FEFF 		bl	__aeabi_fsub
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 10


 414              	.LVL61:
 415 0110 094B     		ldr	r3, .L19+32
 416 0112 5861     		str	r0, [r3, #20]	@ float
 102:Core/Src/main.c **** }
 417              		.loc 1 102 1 view .LVU88
 418 0114 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 419              	.LVL62:
 420              	.L20:
 421              		.loc 1 102 1 view .LVU89
 422              		.align	3
 423              	.L19:
 424 0118 7B14AE47 		.word	1202590843
 425 011c E17A843F 		.word	1065646817
 426 0120 00000000 		.word	.LANCHOR2
 427 0124 00003443 		.word	1127481344
 428 0128 DA0F4940 		.word	1078530010
 429 012c 00000000 		.word	.LANCHOR3
 430 0130 00000000 		.word	.LANCHOR4
 431 0134 00000000 		.word	.LANCHOR5
 432 0138 00000000 		.word	.LANCHOR6
 433 013c DA0FC940 		.word	1086918618
 434 0140 DA0FC93F 		.word	1070141402
 435              		.cfi_endproc
 436              	.LFE67:
 438              		.global	__aeabi_i2d
 439              		.global	__aeabi_f2uiz
 440              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 441              		.align	1
 442              		.global	HAL_TIM_PeriodElapsedCallback
 443              		.syntax unified
 444              		.thumb
 445              		.thumb_func
 447              	HAL_TIM_PeriodElapsedCallback:
 448              	.LVL63:
 449              	.LFB68:
 103:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 450              		.loc 1 103 60 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		.loc 1 103 60 is_stmt 0 view .LVU91
 455 0000 38B5     		push	{r3, r4, r5, lr}
 456              	.LCFI2:
 457              		.cfi_def_cfa_offset 16
 458              		.cfi_offset 3, -16
 459              		.cfi_offset 4, -12
 460              		.cfi_offset 5, -8
 461              		.cfi_offset 14, -4
 104:Core/Src/main.c ****   if(htim->Instance == htim1.Instance){ //TIM1: �????1ms调整�????次输�????
 462              		.loc 1 104 3 is_stmt 1 view .LVU92
 463              		.loc 1 104 10 is_stmt 0 view .LVU93
 464 0002 0268     		ldr	r2, [r0]
 465              		.loc 1 104 29 view .LVU94
 466 0004 9A4B     		ldr	r3, .L53+8
 467 0006 1B68     		ldr	r3, [r3]
 468              		.loc 1 104 5 view .LVU95
 469 0008 9A42     		cmp	r2, r3
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 11


 470 000a 00D0     		beq	.L48
 471              	.LVL64:
 472              	.L21:
 105:Core/Src/main.c ****     //我定义的编码器：TIM2,3,4,5，对应pwm chanel 1,2,3,4
 106:Core/Src/main.c ****     ReSetGoal(Theta, V);
 107:Core/Src/main.c ****     int cnt;
 108:Core/Src/main.c ****     float ver, pwm;
 109:Core/Src/main.c ****     static int cc = 0; cc++;
 110:Core/Src/main.c ****     static float v[5] = {0};
 111:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", p1.goal);
 112:Core/Src/main.c ****     
 113:Core/Src/main.c ****     cnt = __HAL_TIM_GetCounter(&htim2);
 114:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 115:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim2, 0);
 116:Core/Src/main.c ****     ver = cnt*6.5*pi; // ver cm/s
 117:Core/Src/main.c ****     v[1] += ver;
 118:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[1]/15), v[1]=0;
 119:Core/Src/main.c ****     pwm = PID(&p1, ver);
 120:Core/Src/main.c ****     //if(cc%100==0) u3_printf("%.2f\n",ver);
 121:Core/Src/main.c ****     if(pwm<0){
 122:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 123:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 124:Core/Src/main.c ****       pwm=-pwm;
 125:Core/Src/main.c ****     }
 126:Core/Src/main.c ****     else{
 127:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 128:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 129:Core/Src/main.c ****     }
 130:Core/Src/main.c ****     __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, pwm);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****     cnt = __HAL_TIM_GetCounter(&htim3);
 133:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 134:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim3, 0);
 135:Core/Src/main.c ****     ver = cnt*6.5*pi; // ver cm/s
 136:Core/Src/main.c ****     v[2] += ver;
 137:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[2]/15), v[2]=0;
 138:Core/Src/main.c ****     pwm = PID(&p2, ver);
 139:Core/Src/main.c ****     
 140:Core/Src/main.c ****     if(pwm<0){
 141:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 142:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 143:Core/Src/main.c ****       pwm=-pwm;
 144:Core/Src/main.c ****     }
 145:Core/Src/main.c ****     else{
 146:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 147:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 148:Core/Src/main.c ****     }
 149:Core/Src/main.c ****     __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, pwm);
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****     cnt = __HAL_TIM_GetCounter(&htim4);
 152:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 153:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim4, 0);
 154:Core/Src/main.c ****     ver = cnt*6.5*pi; // ver cm/s
 155:Core/Src/main.c ****     v[3] += ver;
 156:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[3]/15), v[3]=0;
 157:Core/Src/main.c ****     //if(cc%100==0) u3_printf("%d -- %.3f\n", cnt, ver);
 158:Core/Src/main.c ****     pwm = PID(&p3, ver);
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 12


 159:Core/Src/main.c ****     if(pwm<0){
 160:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 161:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 162:Core/Src/main.c ****       pwm=-pwm;
 163:Core/Src/main.c ****     }
 164:Core/Src/main.c ****     else{
 165:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 166:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 167:Core/Src/main.c ****     }
 168:Core/Src/main.c ****     __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, pwm);
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****     cnt = __HAL_TIM_GetCounter(&htim5);
 171:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 172:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim5, 0);
 173:Core/Src/main.c ****     ver = cnt*6.5*pi; // ver cm/s
 174:Core/Src/main.c ****     v[4] += ver;
 175:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f\n", v[4]/15), v[4]=0;
 176:Core/Src/main.c ****     //if(cc%100==0) u3_printf("%d -- %.3f\n", cnt, ver);
 177:Core/Src/main.c ****     pwm = PID(&p4, ver);
 178:Core/Src/main.c ****     if(pwm<0){
 179:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 180:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 181:Core/Src/main.c ****       pwm=-pwm;
 182:Core/Src/main.c ****     }
 183:Core/Src/main.c ****     else{
 184:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 185:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 186:Core/Src/main.c ****     }
 187:Core/Src/main.c ****     __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_4, pwm);  
 188:Core/Src/main.c ****   }
 189:Core/Src/main.c **** }
 473              		.loc 1 189 1 view .LVU96
 474 000c 38BD     		pop	{r3, r4, r5, pc}
 475              	.LVL65:
 476              	.L48:
 477              	.LBB4:
 106:Core/Src/main.c ****     int cnt;
 478              		.loc 1 106 5 is_stmt 1 view .LVU97
 479 000e 994B     		ldr	r3, .L53+12
 480 0010 1968     		ldr	r1, [r3]	@ float
 481 0012 994B     		ldr	r3, .L53+16
 482 0014 1868     		ldr	r0, [r3]	@ float
 483              	.LVL66:
 106:Core/Src/main.c ****     int cnt;
 484              		.loc 1 106 5 is_stmt 0 view .LVU98
 485 0016 FFF7FEFF 		bl	ReSetGoal
 486              	.LVL67:
 107:Core/Src/main.c ****     float ver, pwm;
 487              		.loc 1 107 5 is_stmt 1 view .LVU99
 108:Core/Src/main.c ****     static int cc = 0; cc++;
 488              		.loc 1 108 5 view .LVU100
 109:Core/Src/main.c ****     static float v[5] = {0};
 489              		.loc 1 109 5 view .LVU101
 109:Core/Src/main.c ****     static float v[5] = {0};
 490              		.loc 1 109 24 view .LVU102
 109:Core/Src/main.c ****     static float v[5] = {0};
 491              		.loc 1 109 26 is_stmt 0 view .LVU103
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 13


 492 001a 984A     		ldr	r2, .L53+20
 493 001c 1368     		ldr	r3, [r2]
 494 001e 0133     		adds	r3, r3, #1
 495 0020 1360     		str	r3, [r2]
 110:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", p1.goal);
 496              		.loc 1 110 5 is_stmt 1 view .LVU104
 113:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 497              		.loc 1 113 5 view .LVU105
 113:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 498              		.loc 1 113 11 is_stmt 0 view .LVU106
 499 0022 974B     		ldr	r3, .L53+24
 500 0024 1B68     		ldr	r3, [r3]
 501 0026 586A     		ldr	r0, [r3, #36]
 502              	.LVL68:
 114:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim2, 0);
 503              		.loc 1 114 5 is_stmt 1 view .LVU107
 114:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim2, 0);
 504              		.loc 1 114 7 is_stmt 0 view .LVU108
 505 0028 B0F5004F 		cmp	r0, #32768
 506 002c 01DD     		ble	.L23
 114:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim2, 0);
 507              		.loc 1 114 19 is_stmt 1 discriminator 1 view .LVU109
 114:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim2, 0);
 508              		.loc 1 114 22 is_stmt 0 discriminator 1 view .LVU110
 509 002e A0F58030 		sub	r0, r0, #65536
 510              	.LVL69:
 511              	.L23:
 115:Core/Src/main.c ****     ver = cnt*6.5*pi; // ver cm/s
 512              		.loc 1 115 5 is_stmt 1 view .LVU111
 513 0032 0022     		movs	r2, #0
 514 0034 5A62     		str	r2, [r3, #36]
 116:Core/Src/main.c ****     v[1] += ver;
 515              		.loc 1 116 5 view .LVU112
 116:Core/Src/main.c ****     v[1] += ver;
 516              		.loc 1 116 14 is_stmt 0 view .LVU113
 517 0036 FFF7FEFF 		bl	__aeabi_i2d
 518              	.LVL70:
 116:Core/Src/main.c ****     v[1] += ver;
 519              		.loc 1 116 14 view .LVU114
 520 003a 0022     		movs	r2, #0
 521 003c 914B     		ldr	r3, .L53+28
 522 003e FFF7FEFF 		bl	__aeabi_dmul
 523              	.LVL71:
 116:Core/Src/main.c ****     v[1] += ver;
 524              		.loc 1 116 18 view .LVU115
 525 0042 89A3     		adr	r3, .L53
 526 0044 D3E90023 		ldrd	r2, [r3]
 527 0048 FFF7FEFF 		bl	__aeabi_dmul
 528              	.LVL72:
 116:Core/Src/main.c ****     v[1] += ver;
 529              		.loc 1 116 9 view .LVU116
 530 004c FFF7FEFF 		bl	__aeabi_d2f
 531              	.LVL73:
 532 0050 0446     		mov	r4, r0
 533              	.LVL74:
 117:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[1]/15), v[1]=0;
 534              		.loc 1 117 5 is_stmt 1 view .LVU117
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 14


 117:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[1]/15), v[1]=0;
 535              		.loc 1 117 10 is_stmt 0 view .LVU118
 536 0052 8D4D     		ldr	r5, .L53+32
 537 0054 0146     		mov	r1, r0
 538 0056 6868     		ldr	r0, [r5, #4]	@ float
 539              	.LVL75:
 117:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[1]/15), v[1]=0;
 540              		.loc 1 117 10 view .LVU119
 541 0058 FFF7FEFF 		bl	__aeabi_fadd
 542              	.LVL76:
 117:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[1]/15), v[1]=0;
 543              		.loc 1 117 10 view .LVU120
 544 005c 6860     		str	r0, [r5, #4]	@ float
 119:Core/Src/main.c ****     //if(cc%100==0) u3_printf("%.2f\n",ver);
 545              		.loc 1 119 5 is_stmt 1 view .LVU121
 119:Core/Src/main.c ****     //if(cc%100==0) u3_printf("%.2f\n",ver);
 546              		.loc 1 119 11 is_stmt 0 view .LVU122
 547 005e 2146     		mov	r1, r4
 548 0060 8A48     		ldr	r0, .L53+36
 549 0062 FFF7FEFF 		bl	PID
 550              	.LVL77:
 551 0066 0446     		mov	r4, r0
 552              	.LVL78:
 121:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 553              		.loc 1 121 5 is_stmt 1 view .LVU123
 121:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 554              		.loc 1 121 7 is_stmt 0 view .LVU124
 555 0068 0021     		movs	r1, #0
 556 006a FFF7FEFF 		bl	__aeabi_fcmplt
 557              	.LVL79:
 121:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 558              		.loc 1 121 7 view .LVU125
 559 006e 0028     		cmp	r0, #0
 560 0070 40F0C080 		bne	.L49
 127:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 561              		.loc 1 127 7 is_stmt 1 view .LVU126
 562 0074 864D     		ldr	r5, .L53+40
 563 0076 0022     		movs	r2, #0
 564 0078 4FF48061 		mov	r1, #1024
 565 007c 2846     		mov	r0, r5
 566 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 567              	.LVL80:
 128:Core/Src/main.c ****     }
 568              		.loc 1 128 7 view .LVU127
 569 0082 0122     		movs	r2, #1
 570 0084 4FF40061 		mov	r1, #2048
 571 0088 2846     		mov	r0, r5
 572 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 573              	.LVL81:
 574              	.L26:
 130:Core/Src/main.c **** 
 575              		.loc 1 130 5 view .LVU128
 576 008e 814B     		ldr	r3, .L53+44
 577 0090 1D68     		ldr	r5, [r3]
 578 0092 2046     		mov	r0, r4
 579 0094 FFF7FEFF 		bl	__aeabi_f2uiz
 580              	.LVL82:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 15


 581 0098 6863     		str	r0, [r5, #52]
 132:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 582              		.loc 1 132 5 view .LVU129
 132:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 583              		.loc 1 132 11 is_stmt 0 view .LVU130
 584 009a 7F4B     		ldr	r3, .L53+48
 585 009c 1B68     		ldr	r3, [r3]
 586 009e 586A     		ldr	r0, [r3, #36]
 587              	.LVL83:
 133:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim3, 0);
 588              		.loc 1 133 5 is_stmt 1 view .LVU131
 133:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim3, 0);
 589              		.loc 1 133 7 is_stmt 0 view .LVU132
 590 00a0 B0F5004F 		cmp	r0, #32768
 591 00a4 01DD     		ble	.L27
 133:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim3, 0);
 592              		.loc 1 133 19 is_stmt 1 discriminator 1 view .LVU133
 133:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim3, 0);
 593              		.loc 1 133 22 is_stmt 0 discriminator 1 view .LVU134
 594 00a6 A0F58030 		sub	r0, r0, #65536
 595              	.LVL84:
 596              	.L27:
 134:Core/Src/main.c ****     ver = cnt*6.5*pi; // ver cm/s
 597              		.loc 1 134 5 is_stmt 1 view .LVU135
 598 00aa 0022     		movs	r2, #0
 599 00ac 5A62     		str	r2, [r3, #36]
 135:Core/Src/main.c ****     v[2] += ver;
 600              		.loc 1 135 5 view .LVU136
 135:Core/Src/main.c ****     v[2] += ver;
 601              		.loc 1 135 14 is_stmt 0 view .LVU137
 602 00ae FFF7FEFF 		bl	__aeabi_i2d
 603              	.LVL85:
 135:Core/Src/main.c ****     v[2] += ver;
 604              		.loc 1 135 14 view .LVU138
 605 00b2 0022     		movs	r2, #0
 606 00b4 734B     		ldr	r3, .L53+28
 607 00b6 FFF7FEFF 		bl	__aeabi_dmul
 608              	.LVL86:
 135:Core/Src/main.c ****     v[2] += ver;
 609              		.loc 1 135 18 view .LVU139
 610 00ba 6BA3     		adr	r3, .L53
 611 00bc D3E90023 		ldrd	r2, [r3]
 612 00c0 FFF7FEFF 		bl	__aeabi_dmul
 613              	.LVL87:
 135:Core/Src/main.c ****     v[2] += ver;
 614              		.loc 1 135 9 view .LVU140
 615 00c4 FFF7FEFF 		bl	__aeabi_d2f
 616              	.LVL88:
 617 00c8 0446     		mov	r4, r0
 618              	.LVL89:
 136:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[2]/15), v[2]=0;
 619              		.loc 1 136 5 is_stmt 1 view .LVU141
 136:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[2]/15), v[2]=0;
 620              		.loc 1 136 10 is_stmt 0 view .LVU142
 621 00ca 6F4D     		ldr	r5, .L53+32
 622 00cc 0146     		mov	r1, r0
 623 00ce A868     		ldr	r0, [r5, #8]	@ float
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 16


 624              	.LVL90:
 136:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[2]/15), v[2]=0;
 625              		.loc 1 136 10 view .LVU143
 626 00d0 FFF7FEFF 		bl	__aeabi_fadd
 627              	.LVL91:
 136:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[2]/15), v[2]=0;
 628              		.loc 1 136 10 view .LVU144
 629 00d4 A860     		str	r0, [r5, #8]	@ float
 138:Core/Src/main.c ****     
 630              		.loc 1 138 5 is_stmt 1 view .LVU145
 138:Core/Src/main.c ****     
 631              		.loc 1 138 11 is_stmt 0 view .LVU146
 632 00d6 2146     		mov	r1, r4
 633 00d8 7048     		ldr	r0, .L53+52
 634 00da FFF7FEFF 		bl	PID
 635              	.LVL92:
 636 00de 0446     		mov	r4, r0
 637              	.LVL93:
 140:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 638              		.loc 1 140 5 is_stmt 1 view .LVU147
 140:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 639              		.loc 1 140 7 is_stmt 0 view .LVU148
 640 00e0 0021     		movs	r1, #0
 641 00e2 FFF7FEFF 		bl	__aeabi_fcmplt
 642              	.LVL94:
 140:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 643              		.loc 1 140 7 view .LVU149
 644 00e6 0028     		cmp	r0, #0
 645 00e8 40F09480 		bne	.L50
 146:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 646              		.loc 1 146 7 is_stmt 1 view .LVU150
 647 00ec 684D     		ldr	r5, .L53+40
 648 00ee 0022     		movs	r2, #0
 649 00f0 1021     		movs	r1, #16
 650 00f2 2846     		mov	r0, r5
 651 00f4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 652              	.LVL95:
 147:Core/Src/main.c ****     }
 653              		.loc 1 147 7 view .LVU151
 654 00f8 0122     		movs	r2, #1
 655 00fa 2021     		movs	r1, #32
 656 00fc 2846     		mov	r0, r5
 657 00fe FFF7FEFF 		bl	HAL_GPIO_WritePin
 658              	.LVL96:
 659              	.L30:
 149:Core/Src/main.c **** 
 660              		.loc 1 149 5 view .LVU152
 661 0102 644B     		ldr	r3, .L53+44
 662 0104 1D68     		ldr	r5, [r3]
 663 0106 2046     		mov	r0, r4
 664 0108 FFF7FEFF 		bl	__aeabi_f2uiz
 665              	.LVL97:
 666 010c A863     		str	r0, [r5, #56]
 151:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 667              		.loc 1 151 5 view .LVU153
 151:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 668              		.loc 1 151 11 is_stmt 0 view .LVU154
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 17


 669 010e 644B     		ldr	r3, .L53+56
 670 0110 1B68     		ldr	r3, [r3]
 671 0112 586A     		ldr	r0, [r3, #36]
 672              	.LVL98:
 152:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim4, 0);
 673              		.loc 1 152 5 is_stmt 1 view .LVU155
 152:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim4, 0);
 674              		.loc 1 152 7 is_stmt 0 view .LVU156
 675 0114 B0F5004F 		cmp	r0, #32768
 676 0118 01DD     		ble	.L31
 152:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim4, 0);
 677              		.loc 1 152 19 is_stmt 1 discriminator 1 view .LVU157
 152:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim4, 0);
 678              		.loc 1 152 22 is_stmt 0 discriminator 1 view .LVU158
 679 011a A0F58030 		sub	r0, r0, #65536
 680              	.LVL99:
 681              	.L31:
 153:Core/Src/main.c ****     ver = cnt*6.5*pi; // ver cm/s
 682              		.loc 1 153 5 is_stmt 1 view .LVU159
 683 011e 0022     		movs	r2, #0
 684 0120 5A62     		str	r2, [r3, #36]
 154:Core/Src/main.c ****     v[3] += ver;
 685              		.loc 1 154 5 view .LVU160
 154:Core/Src/main.c ****     v[3] += ver;
 686              		.loc 1 154 14 is_stmt 0 view .LVU161
 687 0122 FFF7FEFF 		bl	__aeabi_i2d
 688              	.LVL100:
 154:Core/Src/main.c ****     v[3] += ver;
 689              		.loc 1 154 14 view .LVU162
 690 0126 0022     		movs	r2, #0
 691 0128 564B     		ldr	r3, .L53+28
 692 012a FFF7FEFF 		bl	__aeabi_dmul
 693              	.LVL101:
 154:Core/Src/main.c ****     v[3] += ver;
 694              		.loc 1 154 18 view .LVU163
 695 012e 4EA3     		adr	r3, .L53
 696 0130 D3E90023 		ldrd	r2, [r3]
 697 0134 FFF7FEFF 		bl	__aeabi_dmul
 698              	.LVL102:
 154:Core/Src/main.c ****     v[3] += ver;
 699              		.loc 1 154 9 view .LVU164
 700 0138 FFF7FEFF 		bl	__aeabi_d2f
 701              	.LVL103:
 702 013c 0446     		mov	r4, r0
 703              	.LVL104:
 155:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[3]/15), v[3]=0;
 704              		.loc 1 155 5 is_stmt 1 view .LVU165
 155:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[3]/15), v[3]=0;
 705              		.loc 1 155 10 is_stmt 0 view .LVU166
 706 013e 524D     		ldr	r5, .L53+32
 707 0140 0146     		mov	r1, r0
 708 0142 E868     		ldr	r0, [r5, #12]	@ float
 709              	.LVL105:
 155:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[3]/15), v[3]=0;
 710              		.loc 1 155 10 view .LVU167
 711 0144 FFF7FEFF 		bl	__aeabi_fadd
 712              	.LVL106:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 18


 155:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f ", v[3]/15), v[3]=0;
 713              		.loc 1 155 10 view .LVU168
 714 0148 E860     		str	r0, [r5, #12]	@ float
 158:Core/Src/main.c ****     if(pwm<0){
 715              		.loc 1 158 5 is_stmt 1 view .LVU169
 158:Core/Src/main.c ****     if(pwm<0){
 716              		.loc 1 158 11 is_stmt 0 view .LVU170
 717 014a 2146     		mov	r1, r4
 718 014c 5548     		ldr	r0, .L53+60
 719 014e FFF7FEFF 		bl	PID
 720              	.LVL107:
 721 0152 0446     		mov	r4, r0
 722              	.LVL108:
 159:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 723              		.loc 1 159 5 is_stmt 1 view .LVU171
 159:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 724              		.loc 1 159 7 is_stmt 0 view .LVU172
 725 0154 0021     		movs	r1, #0
 726 0156 FFF7FEFF 		bl	__aeabi_fcmplt
 727              	.LVL109:
 159:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 728              		.loc 1 159 7 view .LVU173
 729 015a 0028     		cmp	r0, #0
 730 015c 68D1     		bne	.L51
 165:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 731              		.loc 1 165 7 is_stmt 1 view .LVU174
 732 015e 524D     		ldr	r5, .L53+64
 733 0160 0022     		movs	r2, #0
 734 0162 1021     		movs	r1, #16
 735 0164 2846     		mov	r0, r5
 736 0166 FFF7FEFF 		bl	HAL_GPIO_WritePin
 737              	.LVL110:
 166:Core/Src/main.c ****     }
 738              		.loc 1 166 7 view .LVU175
 739 016a 0122     		movs	r2, #1
 740 016c 2021     		movs	r1, #32
 741 016e 2846     		mov	r0, r5
 742 0170 FFF7FEFF 		bl	HAL_GPIO_WritePin
 743              	.LVL111:
 744              	.L34:
 168:Core/Src/main.c **** 
 745              		.loc 1 168 5 view .LVU176
 746 0174 474B     		ldr	r3, .L53+44
 747 0176 1D68     		ldr	r5, [r3]
 748 0178 2046     		mov	r0, r4
 749 017a FFF7FEFF 		bl	__aeabi_f2uiz
 750              	.LVL112:
 751 017e E863     		str	r0, [r5, #60]
 170:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 752              		.loc 1 170 5 view .LVU177
 170:Core/Src/main.c ****     if(cnt>1<<15) cnt-=(1<<16);
 753              		.loc 1 170 11 is_stmt 0 view .LVU178
 754 0180 4A4B     		ldr	r3, .L53+68
 755 0182 1B68     		ldr	r3, [r3]
 756 0184 586A     		ldr	r0, [r3, #36]
 757              	.LVL113:
 171:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim5, 0);
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 19


 758              		.loc 1 171 5 is_stmt 1 view .LVU179
 171:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim5, 0);
 759              		.loc 1 171 7 is_stmt 0 view .LVU180
 760 0186 B0F5004F 		cmp	r0, #32768
 761 018a 01DD     		ble	.L35
 171:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim5, 0);
 762              		.loc 1 171 19 is_stmt 1 discriminator 1 view .LVU181
 171:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim5, 0);
 763              		.loc 1 171 22 is_stmt 0 discriminator 1 view .LVU182
 764 018c A0F58030 		sub	r0, r0, #65536
 765              	.LVL114:
 766              	.L35:
 172:Core/Src/main.c ****     ver = cnt*6.5*pi; // ver cm/s
 767              		.loc 1 172 5 is_stmt 1 view .LVU183
 768 0190 0022     		movs	r2, #0
 769 0192 5A62     		str	r2, [r3, #36]
 173:Core/Src/main.c ****     v[4] += ver;
 770              		.loc 1 173 5 view .LVU184
 173:Core/Src/main.c ****     v[4] += ver;
 771              		.loc 1 173 14 is_stmt 0 view .LVU185
 772 0194 FFF7FEFF 		bl	__aeabi_i2d
 773              	.LVL115:
 173:Core/Src/main.c ****     v[4] += ver;
 774              		.loc 1 173 14 view .LVU186
 775 0198 0022     		movs	r2, #0
 776 019a 3A4B     		ldr	r3, .L53+28
 777 019c FFF7FEFF 		bl	__aeabi_dmul
 778              	.LVL116:
 173:Core/Src/main.c ****     v[4] += ver;
 779              		.loc 1 173 18 view .LVU187
 780 01a0 31A3     		adr	r3, .L53
 781 01a2 D3E90023 		ldrd	r2, [r3]
 782 01a6 FFF7FEFF 		bl	__aeabi_dmul
 783              	.LVL117:
 173:Core/Src/main.c ****     v[4] += ver;
 784              		.loc 1 173 9 view .LVU188
 785 01aa FFF7FEFF 		bl	__aeabi_d2f
 786              	.LVL118:
 787 01ae 0446     		mov	r4, r0
 788              	.LVL119:
 174:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f\n", v[4]/15), v[4]=0;
 789              		.loc 1 174 5 is_stmt 1 view .LVU189
 174:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f\n", v[4]/15), v[4]=0;
 790              		.loc 1 174 10 is_stmt 0 view .LVU190
 791 01b0 354D     		ldr	r5, .L53+32
 792 01b2 0146     		mov	r1, r0
 793 01b4 2869     		ldr	r0, [r5, #16]	@ float
 794              	.LVL120:
 174:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f\n", v[4]/15), v[4]=0;
 795              		.loc 1 174 10 view .LVU191
 796 01b6 FFF7FEFF 		bl	__aeabi_fadd
 797              	.LVL121:
 174:Core/Src/main.c ****     //if(cc%15==0) u3_printf("%.3f\n", v[4]/15), v[4]=0;
 798              		.loc 1 174 10 view .LVU192
 799 01ba 2861     		str	r0, [r5, #16]	@ float
 177:Core/Src/main.c ****     if(pwm<0){
 800              		.loc 1 177 5 is_stmt 1 view .LVU193
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 20


 177:Core/Src/main.c ****     if(pwm<0){
 801              		.loc 1 177 11 is_stmt 0 view .LVU194
 802 01bc 2146     		mov	r1, r4
 803 01be 3C48     		ldr	r0, .L53+72
 804 01c0 FFF7FEFF 		bl	PID
 805              	.LVL122:
 806 01c4 0446     		mov	r4, r0
 807              	.LVL123:
 178:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 808              		.loc 1 178 5 is_stmt 1 view .LVU195
 178:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 809              		.loc 1 178 7 is_stmt 0 view .LVU196
 810 01c6 0021     		movs	r1, #0
 811 01c8 FFF7FEFF 		bl	__aeabi_fcmplt
 812              	.LVL124:
 178:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 813              		.loc 1 178 7 view .LVU197
 814 01cc 0028     		cmp	r0, #0
 815 01ce 3DD1     		bne	.L52
 184:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 816              		.loc 1 184 7 is_stmt 1 view .LVU198
 817 01d0 2F4D     		ldr	r5, .L53+40
 818 01d2 0022     		movs	r2, #0
 819 01d4 0421     		movs	r1, #4
 820 01d6 2846     		mov	r0, r5
 821 01d8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 822              	.LVL125:
 185:Core/Src/main.c ****     }
 823              		.loc 1 185 7 view .LVU199
 824 01dc 0122     		movs	r2, #1
 825 01de 0821     		movs	r1, #8
 826 01e0 2846     		mov	r0, r5
 827 01e2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 828              	.LVL126:
 829              	.L38:
 187:Core/Src/main.c ****   }
 830              		.loc 1 187 5 view .LVU200
 831 01e6 2B4B     		ldr	r3, .L53+44
 832 01e8 1D68     		ldr	r5, [r3]
 833 01ea 2046     		mov	r0, r4
 834 01ec FFF7FEFF 		bl	__aeabi_f2uiz
 835              	.LVL127:
 836 01f0 2864     		str	r0, [r5, #64]
 837              	.LBE4:
 838              		.loc 1 189 1 is_stmt 0 view .LVU201
 839 01f2 0BE7     		b	.L21
 840              	.L49:
 841              	.LBB5:
 122:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 842              		.loc 1 122 7 is_stmt 1 view .LVU202
 843 01f4 264D     		ldr	r5, .L53+40
 844 01f6 0122     		movs	r2, #1
 845 01f8 4FF48061 		mov	r1, #1024
 846 01fc 2846     		mov	r0, r5
 847 01fe FFF7FEFF 		bl	HAL_GPIO_WritePin
 848              	.LVL128:
 123:Core/Src/main.c ****       pwm=-pwm;
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 21


 849              		.loc 1 123 7 view .LVU203
 850 0202 0022     		movs	r2, #0
 851 0204 4FF40061 		mov	r1, #2048
 852 0208 2846     		mov	r0, r5
 853 020a FFF7FEFF 		bl	HAL_GPIO_WritePin
 854              	.LVL129:
 124:Core/Src/main.c ****     }
 855              		.loc 1 124 7 view .LVU204
 124:Core/Src/main.c ****     }
 856              		.loc 1 124 10 is_stmt 0 view .LVU205
 857 020e 04F10044 		add	r4, r4, #-2147483648
 858              	.LVL130:
 124:Core/Src/main.c ****     }
 859              		.loc 1 124 10 view .LVU206
 860 0212 3CE7     		b	.L26
 861              	.L50:
 141:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 862              		.loc 1 141 7 is_stmt 1 view .LVU207
 863 0214 1E4D     		ldr	r5, .L53+40
 864 0216 0122     		movs	r2, #1
 865 0218 1021     		movs	r1, #16
 866 021a 2846     		mov	r0, r5
 867 021c FFF7FEFF 		bl	HAL_GPIO_WritePin
 868              	.LVL131:
 142:Core/Src/main.c ****       pwm=-pwm;
 869              		.loc 1 142 7 view .LVU208
 870 0220 0022     		movs	r2, #0
 871 0222 2021     		movs	r1, #32
 872 0224 2846     		mov	r0, r5
 873 0226 FFF7FEFF 		bl	HAL_GPIO_WritePin
 874              	.LVL132:
 143:Core/Src/main.c ****     }
 875              		.loc 1 143 7 view .LVU209
 143:Core/Src/main.c ****     }
 876              		.loc 1 143 10 is_stmt 0 view .LVU210
 877 022a 04F10044 		add	r4, r4, #-2147483648
 878              	.LVL133:
 143:Core/Src/main.c ****     }
 879              		.loc 1 143 10 view .LVU211
 880 022e 68E7     		b	.L30
 881              	.L51:
 160:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 882              		.loc 1 160 7 is_stmt 1 view .LVU212
 883 0230 1D4D     		ldr	r5, .L53+64
 884 0232 0122     		movs	r2, #1
 885 0234 1021     		movs	r1, #16
 886 0236 2846     		mov	r0, r5
 887 0238 FFF7FEFF 		bl	HAL_GPIO_WritePin
 888              	.LVL134:
 161:Core/Src/main.c ****       pwm=-pwm;
 889              		.loc 1 161 7 view .LVU213
 890 023c 0022     		movs	r2, #0
 891 023e 2021     		movs	r1, #32
 892 0240 2846     		mov	r0, r5
 893 0242 FFF7FEFF 		bl	HAL_GPIO_WritePin
 894              	.LVL135:
 162:Core/Src/main.c ****     }
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 22


 895              		.loc 1 162 7 view .LVU214
 162:Core/Src/main.c ****     }
 896              		.loc 1 162 10 is_stmt 0 view .LVU215
 897 0246 04F10044 		add	r4, r4, #-2147483648
 898              	.LVL136:
 162:Core/Src/main.c ****     }
 899              		.loc 1 162 10 view .LVU216
 900 024a 93E7     		b	.L34
 901              	.L52:
 179:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 902              		.loc 1 179 7 is_stmt 1 view .LVU217
 903 024c 104D     		ldr	r5, .L53+40
 904 024e 0122     		movs	r2, #1
 905 0250 0421     		movs	r1, #4
 906 0252 2846     		mov	r0, r5
 907 0254 FFF7FEFF 		bl	HAL_GPIO_WritePin
 908              	.LVL137:
 180:Core/Src/main.c ****       pwm=-pwm;
 909              		.loc 1 180 7 view .LVU218
 910 0258 0022     		movs	r2, #0
 911 025a 0821     		movs	r1, #8
 912 025c 2846     		mov	r0, r5
 913 025e FFF7FEFF 		bl	HAL_GPIO_WritePin
 914              	.LVL138:
 181:Core/Src/main.c ****     }
 915              		.loc 1 181 7 view .LVU219
 181:Core/Src/main.c ****     }
 916              		.loc 1 181 10 is_stmt 0 view .LVU220
 917 0262 04F10044 		add	r4, r4, #-2147483648
 918              	.LVL139:
 181:Core/Src/main.c ****     }
 919              		.loc 1 181 10 view .LVU221
 920 0266 BEE7     		b	.L38
 921              	.L54:
 922              		.align	3
 923              	.L53:
 924 0268 00000040 		.word	1073741824
 925 026c FB210940 		.word	1074340347
 926 0270 00000000 		.word	htim1
 927 0274 00000000 		.word	.LANCHOR1
 928 0278 00000000 		.word	.LANCHOR0
 929 027c 00000000 		.word	.LANCHOR7
 930 0280 00000000 		.word	htim2
 931 0284 00001A40 		.word	1075445760
 932 0288 00000000 		.word	.LANCHOR8
 933 028c 00000000 		.word	.LANCHOR3
 934 0290 00100140 		.word	1073811456
 935 0294 00000000 		.word	htim8
 936 0298 00000000 		.word	htim3
 937 029c 00000000 		.word	.LANCHOR4
 938 02a0 00000000 		.word	htim4
 939 02a4 00000000 		.word	.LANCHOR5
 940 02a8 000C0140 		.word	1073810432
 941 02ac 00000000 		.word	htim5
 942 02b0 00000000 		.word	.LANCHOR6
 943              	.LBE5:
 944              		.cfi_endproc
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 23


 945              	.LFE68:
 947              		.section	.text.GetPosition,"ax",%progbits
 948              		.align	1
 949              		.global	GetPosition
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 954              	GetPosition:
 955              	.LVL140:
 956              	.LFB69:
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** void jy62_Init(UART_HandleTypeDef* huart); 
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** #define N 12
 194:Core/Src/main.c **** unsigned int block[2][256][8];
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** Position_edc24 GetPosition(int16_t x, int16_t y){
 957              		.loc 1 197 49 is_stmt 1 view -0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 8
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961              		@ link register save eliminated.
 962              		.loc 1 197 49 is_stmt 0 view .LVU223
 963 0000 82B0     		sub	sp, sp, #8
 964              	.LCFI3:
 965              		.cfi_def_cfa_offset 8
 198:Core/Src/main.c ****   Position_edc24 pos = {x,y};
 966              		.loc 1 198 3 is_stmt 1 view .LVU224
 967              		.loc 1 198 18 is_stmt 0 view .LVU225
 968 0002 ADF80000 		strh	r0, [sp]	@ movhi
 969 0006 ADF80210 		strh	r1, [sp, #2]	@ movhi
 199:Core/Src/main.c ****   return pos;
 970              		.loc 1 199 3 is_stmt 1 view .LVU226
 971              		.loc 1 199 10 is_stmt 0 view .LVU227
 972 000a 009B     		ldr	r3, [sp]
 973 000c 0193     		str	r3, [sp, #4]
 974 000e 0020     		movs	r0, #0
 975              	.LVL141:
 976              		.loc 1 199 10 view .LVU228
 977 0010 BDF80430 		ldrh	r3, [sp, #4]
 978 0014 63F30F00 		bfi	r0, r3, #0, #16
 979 0018 BDF80630 		ldrh	r3, [sp, #6]
 980 001c 63F31F40 		bfi	r0, r3, #16, #16
 200:Core/Src/main.c **** }
 981              		.loc 1 200 1 view .LVU229
 982 0020 02B0     		add	sp, sp, #8
 983              	.LCFI4:
 984              		.cfi_def_cfa_offset 0
 985              	.LVL142:
 986              		.loc 1 200 1 view .LVU230
 987              		@ sp needed
 988 0022 7047     		bx	lr
 989              		.cfi_endproc
 990              	.LFE69:
 992              		.section	.text.getblock,"ax",%progbits
 993              		.align	1
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 24


 994              		.global	getblock
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 999              	getblock:
 1000              	.LVL143:
 1001              	.LFB70:
 201:Core/Src/main.c **** int getblock(unsigned int block[256][8] , int x,int y){
 1002              		.loc 1 201 55 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              		@ link register save eliminated.
 202:Core/Src/main.c ****   int t = y >> 5;
 1007              		.loc 1 202 3 view .LVU232
 1008              		.loc 1 202 7 is_stmt 0 view .LVU233
 1009 0000 5311     		asrs	r3, r2, #5
 1010              	.LVL144:
 203:Core/Src/main.c ****   return block[x][t] >> (y & 31) & 1;
 1011              		.loc 1 203 3 is_stmt 1 view .LVU234
 1012              		.loc 1 203 15 is_stmt 0 view .LVU235
 1013 0002 00EB4110 		add	r0, r0, r1, lsl #5
 1014              	.LVL145:
 1015              		.loc 1 203 18 view .LVU236
 1016 0006 50F82300 		ldr	r0, [r0, r3, lsl #2]
 1017              		.loc 1 203 28 view .LVU237
 1018 000a 02F01F02 		and	r2, r2, #31
 1019              	.LVL146:
 1020              		.loc 1 203 22 view .LVU238
 1021 000e D040     		lsrs	r0, r0, r2
 204:Core/Src/main.c **** }
 1022              		.loc 1 204 1 view .LVU239
 1023 0010 00F00100 		and	r0, r0, #1
 1024 0014 7047     		bx	lr
 1025              		.cfi_endproc
 1026              	.LFE70:
 1028              		.section	.text.updblock,"ax",%progbits
 1029              		.align	1
 1030              		.global	updblock
 1031              		.syntax unified
 1032              		.thumb
 1033              		.thumb_func
 1035              	updblock:
 1036              	.LVL147:
 1037              	.LFB71:
 205:Core/Src/main.c **** void updblock(unsigned int block[256][8] , int x,int y){
 1038              		.loc 1 205 56 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 0
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042              		@ link register save eliminated.
 206:Core/Src/main.c ****   int t = y >> 5;
 1043              		.loc 1 206 3 view .LVU241
 1044              		.loc 1 206 7 is_stmt 0 view .LVU242
 1045 0000 4FEA621C 		asr	ip, r2, #5
 1046              	.LVL148:
 207:Core/Src/main.c ****   block[x][t] |= 1 << (y & 31);
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 25


 1047              		.loc 1 207 3 is_stmt 1 view .LVU243
 1048              		.loc 1 207 15 is_stmt 0 view .LVU244
 1049 0004 00EB4111 		add	r1, r0, r1, lsl #5
 1050              	.LVL149:
 1051              		.loc 1 207 26 view .LVU245
 1052 0008 02F01F02 		and	r2, r2, #31
 1053              	.LVL150:
 1054              		.loc 1 207 20 view .LVU246
 1055 000c 0123     		movs	r3, #1
 1056 000e 03FA02F2 		lsl	r2, r3, r2
 1057              		.loc 1 207 15 view .LVU247
 1058 0012 51F82C30 		ldr	r3, [r1, ip, lsl #2]
 1059 0016 1343     		orrs	r3, r3, r2
 1060 0018 41F82C30 		str	r3, [r1, ip, lsl #2]
 208:Core/Src/main.c **** }
 1061              		.loc 1 208 1 view .LVU248
 1062 001c 7047     		bx	lr
 1063              		.cfi_endproc
 1064              	.LFE71:
 1066              		.section	.text.abs,"ax",%progbits
 1067              		.align	1
 1068              		.global	abs
 1069              		.syntax unified
 1070              		.thumb
 1071              		.thumb_func
 1073              	abs:
 1074              	.LVL151:
 1075              	.LFB72:
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** int cnt_order = 0;
 211:Core/Src/main.c **** Order_edc24 orders[100];
 212:Core/Src/main.c **** float Get_time[100];
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** int CD[100][N][2];
 215:Core/Src/main.c **** Position_edc24 temp_goal = {126 , 126} , ulti_goal = {126 , 126} ;
 216:Core/Src/main.c **** Position_edc24 St = {-1 , -1};
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** Position_edc24 P[N] = {{20,20} , {126 , 20} , {236 , 20} 
 219:Core/Src/main.c **** , {20 , 126} , {236 , 126} 
 220:Core/Src/main.c **** , {20 , 236} , {126 , 236} , {236 , 236}
 221:Core/Src/main.c **** , {126 , 60} , {196 , 126} , {126 , 196} , {60 , 126}};
 222:Core/Src/main.c **** int dis[N][N] , nxt[N][N] , gnxt[N];
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** #define INF 0x3f3f3f3f
 225:Core/Src/main.c **** #define Velocity 30
 226:Core/Src/main.c **** double param = Velocity/1000.0;
 227:Core/Src/main.c **** int last_fix , start_fix;
 228:Core/Src/main.c **** int abs(int x){return x>=0?x:-x;}
 1076              		.loc 1 228 15 is_stmt 1 view -0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 0
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
 1081              		.loc 1 228 16 view .LVU250
 1082              		.loc 1 228 33 is_stmt 0 view .LVU251
 1083 0000 0028     		cmp	r0, #0
 1084 0002 B8BF     		it	lt
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 26


 1085 0004 4042     		rsblt	r0, r0, #0
 1086              	.LVL152:
 1087              		.loc 1 228 33 view .LVU252
 1088 0006 7047     		bx	lr
 1089              		.cfi_endproc
 1090              	.LFE72:
 1092              		.section	.text.max,"ax",%progbits
 1093              		.align	1
 1094              		.global	max
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1099              	max:
 1100              	.LVL153:
 1101              	.LFB73:
 229:Core/Src/main.c **** int max(int a,int b){return a>b?a:b;}
 1102              		.loc 1 229 21 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 1106              		@ link register save eliminated.
 1107              		.loc 1 229 22 view .LVU254
 1108              		.loc 1 229 37 is_stmt 0 view .LVU255
 1109 0000 8842     		cmp	r0, r1
 1110 0002 B8BF     		it	lt
 1111 0004 0846     		movlt	r0, r1
 1112              	.LVL154:
 1113              		.loc 1 229 37 view .LVU256
 1114 0006 7047     		bx	lr
 1115              		.cfi_endproc
 1116              	.LFE73:
 1118              		.section	.text.min,"ax",%progbits
 1119              		.align	1
 1120              		.global	min
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1125              	min:
 1126              	.LVL155:
 1127              	.LFB74:
 230:Core/Src/main.c **** int min(int a,int b){return a<b?a:b;}
 1128              		.loc 1 230 21 is_stmt 1 view -0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 0
 1131              		@ frame_needed = 0, uses_anonymous_args = 0
 1132              		@ link register save eliminated.
 1133              		.loc 1 230 22 view .LVU258
 1134              		.loc 1 230 37 is_stmt 0 view .LVU259
 1135 0000 8842     		cmp	r0, r1
 1136 0002 A8BF     		it	ge
 1137 0004 0846     		movge	r0, r1
 1138              	.LVL156:
 1139              		.loc 1 230 37 view .LVU260
 1140 0006 7047     		bx	lr
 1141              		.cfi_endproc
 1142              	.LFE74:
 1144              		.global	__aeabi_fcmpgt
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 27


 1145              		.section	.text.max_float,"ax",%progbits
 1146              		.align	1
 1147              		.global	max_float
 1148              		.syntax unified
 1149              		.thumb
 1150              		.thumb_func
 1152              	max_float:
 1153              	.LVL157:
 1154              	.LFB75:
 231:Core/Src/main.c **** float max_float(float a , float b){ return a > b ? a : b; }
 1155              		.loc 1 231 35 is_stmt 1 view -0
 1156              		.cfi_startproc
 1157              		@ args = 0, pretend = 0, frame = 0
 1158              		@ frame_needed = 0, uses_anonymous_args = 0
 1159              		.loc 1 231 35 is_stmt 0 view .LVU262
 1160 0000 38B5     		push	{r3, r4, r5, lr}
 1161              	.LCFI5:
 1162              		.cfi_def_cfa_offset 16
 1163              		.cfi_offset 3, -16
 1164              		.cfi_offset 4, -12
 1165              		.cfi_offset 5, -8
 1166              		.cfi_offset 14, -4
 1167 0002 0546     		mov	r5, r0
 1168 0004 0C46     		mov	r4, r1
 1169              		.loc 1 231 37 is_stmt 1 view .LVU263
 1170              		.loc 1 231 54 is_stmt 0 view .LVU264
 1171 0006 FFF7FEFF 		bl	__aeabi_fcmpgt
 1172              	.LVL158:
 1173              		.loc 1 231 54 view .LVU265
 1174 000a 00B1     		cbz	r0, .L63
 1175 000c 2C46     		mov	r4, r5
 1176              	.LVL159:
 1177              	.L63:
 1178              		.loc 1 231 59 discriminator 4 view .LVU266
 1179 000e 2046     		mov	r0, r4
 1180 0010 38BD     		pop	{r3, r4, r5, pc}
 1181              		.loc 1 231 59 discriminator 4 view .LVU267
 1182              		.cfi_endproc
 1183              	.LFE75:
 1185              		.global	__aeabi_ddiv
 1186              		.global	__aeabi_dadd
 1187              		.global	__aeabi_d2iz
 1188              		.section	.text.calc_direct,"ax",%progbits
 1189              		.align	1
 1190              		.global	calc_direct
 1191              		.syntax unified
 1192              		.thumb
 1193              		.thumb_func
 1195              	calc_direct:
 1196              	.LFB76:
 232:Core/Src/main.c **** int calc_direct(Position_edc24 s, Position_edc24 t){
 1197              		.loc 1 232 52 is_stmt 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 8
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 1201 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1202              	.LCFI6:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 28


 1203              		.cfi_def_cfa_offset 28
 1204              		.cfi_offset 4, -28
 1205              		.cfi_offset 5, -24
 1206              		.cfi_offset 6, -20
 1207              		.cfi_offset 7, -16
 1208              		.cfi_offset 8, -12
 1209              		.cfi_offset 9, -8
 1210              		.cfi_offset 14, -4
 1211 0004 83B0     		sub	sp, sp, #12
 1212              	.LCFI7:
 1213              		.cfi_def_cfa_offset 40
 1214 0006 0190     		str	r0, [sp, #4]
 1215 0008 0091     		str	r1, [sp]
 233:Core/Src/main.c ****   int dx = t.x-s.x, dy = t.y-s.y, blocknum = 0, k = min(abs(s.x-t.x)+abs(s.y-t.y),50);
 1216              		.loc 1 233 3 view .LVU269
 1217              		.loc 1 233 13 is_stmt 0 view .LVU270
 1218 000a BDF90000 		ldrsh	r0, [sp]
 1219              		.loc 1 233 17 view .LVU271
 1220 000e BDF90420 		ldrsh	r2, [sp, #4]
 1221              		.loc 1 233 7 view .LVU272
 1222 0012 861A     		subs	r6, r0, r2
 1223              	.LVL160:
 1224              		.loc 1 233 27 view .LVU273
 1225 0014 BDF90210 		ldrsh	r1, [sp, #2]
 1226              		.loc 1 233 31 view .LVU274
 1227 0018 BDF90630 		ldrsh	r3, [sp, #6]
 1228              		.loc 1 233 21 view .LVU275
 1229 001c CD1A     		subs	r5, r1, r3
 1230              	.LVL161:
 1231              		.loc 1 233 64 view .LVU276
 1232 001e 121A     		subs	r2, r2, r0
 1233              		.loc 1 233 57 view .LVU277
 1234 0020 82EAE270 		eor	r0, r2, r2, asr #31
 1235 0024 A0EBE270 		sub	r0, r0, r2, asr #31
 1236              		.loc 1 233 77 view .LVU278
 1237 0028 5B1A     		subs	r3, r3, r1
 1238              		.loc 1 233 70 view .LVU279
 1239 002a 002B     		cmp	r3, #0
 1240 002c B8BF     		it	lt
 1241 002e 5B42     		rsblt	r3, r3, #0
 1242              		.loc 1 233 53 view .LVU280
 1243 0030 3221     		movs	r1, #50
 1244 0032 1844     		add	r0, r0, r3
 1245 0034 FFF7FEFF 		bl	min
 1246              	.LVL162:
 1247 0038 0446     		mov	r4, r0
 1248              	.LVL163:
 234:Core/Src/main.c ****   // for(int i = 0; i < k; i++){
 235:Core/Src/main.c ****   //   int x=s.x+dx*i*1.0/k, y=s.y+dy*i*1.0/k;
 236:Core/Src/main.c ****   //   if(getblock(block[0] , x , y)) return INF;
 237:Core/Src/main.c ****   //   if(getblock(block[1] , x , y)) blocknum++;
 238:Core/Src/main.c ****   // }
 239:Core/Src/main.c ****   double d = sqrt(dx*dx+dy*dy);
 1249              		.loc 1 239 3 is_stmt 1 view .LVU281
 1250              		.loc 1 239 27 is_stmt 0 view .LVU282
 1251 003a 05FB05F5 		mul	r5, r5, r5
 1252              	.LVL164:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 29


 1253              		.loc 1 239 14 view .LVU283
 1254 003e 06FB0650 		mla	r0, r6, r6, r5
 1255              	.LVL165:
 1256              		.loc 1 239 14 view .LVU284
 1257 0042 FFF7FEFF 		bl	__aeabi_i2d
 1258              	.LVL166:
 1259 0046 FFF7FEFF 		bl	sqrt
 1260              	.LVL167:
 240:Core/Src/main.c ****   return k ? d + d * blocknum / k / Velocity*100*param : 0;
 1261              		.loc 1 240 3 is_stmt 1 view .LVU285
 1262              		.loc 1 240 56 is_stmt 0 view .LVU286
 1263 004a 24B3     		cbz	r4, .L67
 1264 004c 0646     		mov	r6, r0
 1265              	.LVL168:
 1266              		.loc 1 240 56 view .LVU287
 1267 004e 0F46     		mov	r7, r1
 1268              		.loc 1 240 20 discriminator 1 view .LVU288
 1269 0050 0022     		movs	r2, #0
 1270 0052 0023     		movs	r3, #0
 1271 0054 FFF7FEFF 		bl	__aeabi_dmul
 1272              	.LVL169:
 1273 0058 8046     		mov	r8, r0
 1274 005a 8946     		mov	r9, r1
 1275              		.loc 1 240 31 discriminator 1 view .LVU289
 1276 005c 2046     		mov	r0, r4
 1277 005e FFF7FEFF 		bl	__aeabi_i2d
 1278              	.LVL170:
 1279 0062 0246     		mov	r2, r0
 1280 0064 0B46     		mov	r3, r1
 1281 0066 4046     		mov	r0, r8
 1282 0068 4946     		mov	r1, r9
 1283 006a FFF7FEFF 		bl	__aeabi_ddiv
 1284              	.LVL171:
 1285              		.loc 1 240 35 discriminator 1 view .LVU290
 1286 006e 0022     		movs	r2, #0
 1287 0070 0B4B     		ldr	r3, .L70
 1288 0072 FFF7FEFF 		bl	__aeabi_ddiv
 1289              	.LVL172:
 1290              		.loc 1 240 45 discriminator 1 view .LVU291
 1291 0076 0022     		movs	r2, #0
 1292 0078 0A4B     		ldr	r3, .L70+4
 1293 007a FFF7FEFF 		bl	__aeabi_dmul
 1294              	.LVL173:
 1295              		.loc 1 240 49 discriminator 1 view .LVU292
 1296 007e 0A4B     		ldr	r3, .L70+8
 1297 0080 D3E90023 		ldrd	r2, [r3]
 1298 0084 FFF7FEFF 		bl	__aeabi_dmul
 1299              	.LVL174:
 1300              		.loc 1 240 16 discriminator 1 view .LVU293
 1301 0088 3246     		mov	r2, r6
 1302 008a 3B46     		mov	r3, r7
 1303 008c FFF7FEFF 		bl	__aeabi_dadd
 1304              	.LVL175:
 1305              		.loc 1 240 56 discriminator 1 view .LVU294
 1306 0090 FFF7FEFF 		bl	__aeabi_d2iz
 1307              	.LVL176:
 1308 0094 0446     		mov	r4, r0
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 30


 1309              	.LVL177:
 1310              	.L67:
 241:Core/Src/main.c **** }
 1311              		.loc 1 241 1 view .LVU295
 1312 0096 2046     		mov	r0, r4
 1313 0098 03B0     		add	sp, sp, #12
 1314              	.LCFI8:
 1315              		.cfi_def_cfa_offset 28
 1316              	.LVL178:
 1317              		.loc 1 241 1 view .LVU296
 1318              		@ sp needed
 1319 009a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1320              	.LVL179:
 1321              	.L71:
 1322              		.loc 1 241 1 view .LVU297
 1323 009e 00BF     		.align	2
 1324              	.L70:
 1325 00a0 00003E40 		.word	1077805056
 1326 00a4 00005940 		.word	1079574528
 1327 00a8 00000000 		.word	.LANCHOR9
 1328              		.cfi_endproc
 1329              	.LFE76:
 1331              		.section	.text.Pre_dis,"ax",%progbits
 1332              		.align	1
 1333              		.global	Pre_dis
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	Pre_dis:
 1339              	.LFB77:
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** void Pre_dis(){
 1340              		.loc 1 243 15 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344 0000 38B5     		push	{r3, r4, r5, lr}
 1345              	.LCFI9:
 1346              		.cfi_def_cfa_offset 16
 1347              		.cfi_offset 3, -16
 1348              		.cfi_offset 4, -12
 1349              		.cfi_offset 5, -8
 1350              		.cfi_offset 14, -4
 244:Core/Src/main.c ****   // calc dis of P. floyd.
 245:Core/Src/main.c ****   for(int i=0;i<N;i++)
 1351              		.loc 1 245 3 view .LVU299
 1352              	.LBB6:
 1353              		.loc 1 245 7 view .LVU300
 1354              	.LVL180:
 1355              		.loc 1 245 11 is_stmt 0 view .LVU301
 1356 0002 0025     		movs	r5, #0
 1357              		.loc 1 245 3 view .LVU302
 1358 0004 14E0     		b	.L73
 1359              	.LVL181:
 1360              	.L74:
 1361              	.LBB7:
 246:Core/Src/main.c ****     for(int j=0;j<N;j++)
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 31


 247:Core/Src/main.c ****       dis[i][j] = calc_direct(P[i],P[j])
 1362              		.loc 1 247 7 is_stmt 1 discriminator 3 view .LVU303
 1363              		.loc 1 247 19 is_stmt 0 discriminator 3 view .LVU304
 1364 0006 294B     		ldr	r3, .L89
 1365 0008 53F82410 		ldr	r1, [r3, r4, lsl #2]
 1366 000c 53F82500 		ldr	r0, [r3, r5, lsl #2]
 1367 0010 FFF7FEFF 		bl	calc_direct
 1368              	.LVL182:
 1369              		.loc 1 247 17 discriminator 3 view .LVU305
 1370 0014 05EB4503 		add	r3, r5, r5, lsl #1
 1371 0018 04EB8303 		add	r3, r4, r3, lsl #2
 1372 001c 244A     		ldr	r2, .L89+4
 1373 001e 42F82300 		str	r0, [r2, r3, lsl #2]
 248:Core/Src/main.c ****       , nxt[i][j] = j;
 1374              		.loc 1 248 19 discriminator 3 view .LVU306
 1375 0022 244A     		ldr	r2, .L89+8
 1376 0024 42F82340 		str	r4, [r2, r3, lsl #2]
 246:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1377              		.loc 1 246 21 is_stmt 1 discriminator 3 view .LVU307
 246:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1378              		.loc 1 246 22 is_stmt 0 discriminator 3 view .LVU308
 1379 0028 0134     		adds	r4, r4, #1
 1380              	.LVL183:
 1381              	.L75:
 246:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1382              		.loc 1 246 17 is_stmt 1 discriminator 1 view .LVU309
 246:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1383              		.loc 1 246 5 is_stmt 0 discriminator 1 view .LVU310
 1384 002a 0B2C     		cmp	r4, #11
 1385 002c EBDD     		ble	.L74
 1386              	.LBE7:
 245:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1387              		.loc 1 245 19 is_stmt 1 discriminator 2 view .LVU311
 245:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1388              		.loc 1 245 20 is_stmt 0 discriminator 2 view .LVU312
 1389 002e 0135     		adds	r5, r5, #1
 1390              	.LVL184:
 1391              	.L73:
 245:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1392              		.loc 1 245 15 is_stmt 1 discriminator 1 view .LVU313
 245:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1393              		.loc 1 245 3 is_stmt 0 discriminator 1 view .LVU314
 1394 0030 0B2D     		cmp	r5, #11
 1395 0032 01DC     		bgt	.L85
 1396              	.LBB8:
 246:Core/Src/main.c ****     for(int j=0;j<N;j++)
 1397              		.loc 1 246 13 view .LVU315
 1398 0034 0024     		movs	r4, #0
 1399 0036 F8E7     		b	.L75
 1400              	.L85:
 1401              	.LBE8:
 1402              	.LBE6:
 1403              	.LBB9:
 249:Core/Src/main.c ****   for(int k=0;k<N;k++)
 1404              		.loc 1 249 11 view .LVU316
 1405 0038 0021     		movs	r1, #0
 1406 003a 31E0     		b	.L76
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 32


 1407              	.LVL185:
 1408              	.L77:
 1409              	.LBB10:
 1410              	.LBB11:
 250:Core/Src/main.c ****     for(int i=0;i<N;i++)
 251:Core/Src/main.c ****       for(int j=0;j<N;j++)
 1411              		.loc 1 251 23 is_stmt 1 discriminator 2 view .LVU317
 1412              		.loc 1 251 24 is_stmt 0 discriminator 2 view .LVU318
 1413 003c 0132     		adds	r2, r2, #1
 1414              	.LVL186:
 1415              	.L79:
 1416              		.loc 1 251 19 is_stmt 1 discriminator 1 view .LVU319
 1417              		.loc 1 251 7 is_stmt 0 discriminator 1 view .LVU320
 1418 003e 0B2A     		cmp	r2, #11
 1419 0040 28DC     		bgt	.L86
 252:Core/Src/main.c ****         if(i!=k && dis[i][j] > dis[i][k] + dis[k][j])
 1420              		.loc 1 252 9 is_stmt 1 view .LVU321
 1421              		.loc 1 252 11 is_stmt 0 view .LVU322
 1422 0042 9942     		cmp	r1, r3
 1423 0044 FAD0     		beq	.L77
 1424              		.loc 1 252 26 discriminator 1 view .LVU323
 1425 0046 1A4C     		ldr	r4, .L89+4
 1426 0048 03EB4300 		add	r0, r3, r3, lsl #1
 1427 004c 02EB8000 		add	r0, r2, r0, lsl #2
 1428 0050 54F82050 		ldr	r5, [r4, r0, lsl #2]
 1429              		.loc 1 252 38 discriminator 1 view .LVU324
 1430 0054 03EB4300 		add	r0, r3, r3, lsl #1
 1431 0058 01EB8000 		add	r0, r1, r0, lsl #2
 1432 005c 54F82000 		ldr	r0, [r4, r0, lsl #2]
 1433              		.loc 1 252 50 discriminator 1 view .LVU325
 1434 0060 01EB410C 		add	ip, r1, r1, lsl #1
 1435 0064 02EB8C0C 		add	ip, r2, ip, lsl #2
 1436 0068 54F82C40 		ldr	r4, [r4, ip, lsl #2]
 1437              		.loc 1 252 42 discriminator 1 view .LVU326
 1438 006c 2044     		add	r0, r0, r4
 1439              		.loc 1 252 17 discriminator 1 view .LVU327
 1440 006e 8542     		cmp	r5, r0
 1441 0070 E4DD     		ble	.L77
 253:Core/Src/main.c ****           dis[i][j] = dis[i][k] + dis[k][j] , 
 1442              		.loc 1 253 11 is_stmt 1 view .LVU328
 1443              		.loc 1 253 21 is_stmt 0 view .LVU329
 1444 0072 03EB4304 		add	r4, r3, r3, lsl #1
 1445 0076 02EB8404 		add	r4, r2, r4, lsl #2
 1446 007a 0D4D     		ldr	r5, .L89+4
 1447 007c 45F82400 		str	r0, [r5, r4, lsl #2]
 254:Core/Src/main.c ****           nxt[i][j] = nxt[i][k];
 1448              		.loc 1 254 29 view .LVU330
 1449 0080 0C4D     		ldr	r5, .L89+8
 1450 0082 03EB4300 		add	r0, r3, r3, lsl #1
 1451 0086 01EB8000 		add	r0, r1, r0, lsl #2
 1452 008a 55F82000 		ldr	r0, [r5, r0, lsl #2]
 1453              		.loc 1 254 21 view .LVU331
 1454 008e 45F82400 		str	r0, [r5, r4, lsl #2]
 1455 0092 D3E7     		b	.L77
 1456              	.L86:
 1457              		.loc 1 254 21 view .LVU332
 1458              	.LBE11:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 33


 250:Core/Src/main.c ****       for(int j=0;j<N;j++)
 1459              		.loc 1 250 21 is_stmt 1 discriminator 2 view .LVU333
 250:Core/Src/main.c ****       for(int j=0;j<N;j++)
 1460              		.loc 1 250 22 is_stmt 0 discriminator 2 view .LVU334
 1461 0094 0133     		adds	r3, r3, #1
 1462              	.LVL187:
 1463              	.L80:
 250:Core/Src/main.c ****       for(int j=0;j<N;j++)
 1464              		.loc 1 250 17 is_stmt 1 discriminator 1 view .LVU335
 250:Core/Src/main.c ****       for(int j=0;j<N;j++)
 1465              		.loc 1 250 5 is_stmt 0 discriminator 1 view .LVU336
 1466 0096 0B2B     		cmp	r3, #11
 1467 0098 01DC     		bgt	.L87
 1468              	.LBB12:
 251:Core/Src/main.c ****         if(i!=k && dis[i][j] > dis[i][k] + dis[k][j])
 1469              		.loc 1 251 15 view .LVU337
 1470 009a 0022     		movs	r2, #0
 1471 009c CFE7     		b	.L79
 1472              	.L87:
 1473              	.LBE12:
 1474              	.LBE10:
 249:Core/Src/main.c ****     for(int i=0;i<N;i++)
 1475              		.loc 1 249 19 is_stmt 1 discriminator 2 view .LVU338
 249:Core/Src/main.c ****     for(int i=0;i<N;i++)
 1476              		.loc 1 249 20 is_stmt 0 discriminator 2 view .LVU339
 1477 009e 0131     		adds	r1, r1, #1
 1478              	.LVL188:
 1479              	.L76:
 249:Core/Src/main.c ****     for(int i=0;i<N;i++)
 1480              		.loc 1 249 15 is_stmt 1 discriminator 1 view .LVU340
 249:Core/Src/main.c ****     for(int i=0;i<N;i++)
 1481              		.loc 1 249 3 is_stmt 0 discriminator 1 view .LVU341
 1482 00a0 0B29     		cmp	r1, #11
 1483 00a2 01DC     		bgt	.L88
 1484              	.LBB13:
 250:Core/Src/main.c ****       for(int j=0;j<N;j++)
 1485              		.loc 1 250 13 view .LVU342
 1486 00a4 0023     		movs	r3, #0
 1487 00a6 F6E7     		b	.L80
 1488              	.L88:
 1489              	.LBE13:
 1490              	.LBE9:
 255:Core/Src/main.c **** 
 256:Core/Src/main.c **** }
 1491              		.loc 1 256 1 view .LVU343
 1492 00a8 38BD     		pop	{r3, r4, r5, pc}
 1493              	.L90:
 1494 00aa 00BF     		.align	2
 1495              	.L89:
 1496 00ac 00000000 		.word	.LANCHOR10
 1497 00b0 00000000 		.word	.LANCHOR11
 1498 00b4 00000000 		.word	.LANCHOR12
 1499              		.cfi_endproc
 1500              	.LFE77:
 1502              		.section	.text.enblock,"ax",%progbits
 1503              		.align	1
 1504              		.global	enblock
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 34


 1505              		.syntax unified
 1506              		.thumb
 1507              		.thumb_func
 1509              	enblock:
 1510              	.LVL189:
 1511              	.LFB78:
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** void enblock(int x,int y,int u ,int v, int flg){
 1512              		.loc 1 258 48 is_stmt 1 view -0
 1513              		.cfi_startproc
 1514              		@ args = 4, pretend = 0, frame = 0
 1515              		@ frame_needed = 0, uses_anonymous_args = 0
 1516              		.loc 1 258 48 is_stmt 0 view .LVU345
 1517 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1518              	.LCFI10:
 1519              		.cfi_def_cfa_offset 32
 1520              		.cfi_offset 4, -32
 1521              		.cfi_offset 5, -28
 1522              		.cfi_offset 6, -24
 1523              		.cfi_offset 7, -20
 1524              		.cfi_offset 8, -16
 1525              		.cfi_offset 9, -12
 1526              		.cfi_offset 10, -8
 1527              		.cfi_offset 14, -4
 1528 0004 8A46     		mov	r10, r1
 1529 0006 9146     		mov	r9, r2
 1530 0008 1F46     		mov	r7, r3
 1531 000a DDF82080 		ldr	r8, [sp, #32]
 259:Core/Src/main.c ****   // if(x > u) swap(u , x);
 260:Core/Src/main.c ****   // if(y > v) swap(y , v);
 261:Core/Src/main.c ****   int fur = flg==1?5:2;
 1532              		.loc 1 261 3 is_stmt 1 view .LVU346
 1533              		.loc 1 261 21 is_stmt 0 view .LVU347
 1534 000e B8F1010F 		cmp	r8, #1
 1535 0012 06D0     		beq	.L99
 1536 0014 0226     		movs	r6, #2
 1537              	.L92:
 1538              	.LVL190:
 262:Core/Src/main.c ****   for(int i=max(x-fur , 0);i<=u+fur;i++)
 1539              		.loc 1 262 3 is_stmt 1 discriminator 4 view .LVU348
 1540              	.LBB14:
 1541              		.loc 1 262 7 discriminator 4 view .LVU349
 1542              		.loc 1 262 13 is_stmt 0 discriminator 4 view .LVU350
 1543 0016 0021     		movs	r1, #0
 1544              	.LVL191:
 1545              		.loc 1 262 13 discriminator 4 view .LVU351
 1546 0018 801B     		subs	r0, r0, r6
 1547              	.LVL192:
 1548              		.loc 1 262 13 discriminator 4 view .LVU352
 1549 001a FFF7FEFF 		bl	max
 1550              	.LVL193:
 1551              		.loc 1 262 13 discriminator 4 view .LVU353
 1552 001e 0546     		mov	r5, r0
 1553              	.LVL194:
 1554              		.loc 1 262 3 discriminator 4 view .LVU354
 1555 0020 10E0     		b	.L93
 1556              	.LVL195:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 35


 1557              	.L99:
 1558              		.loc 1 262 3 discriminator 4 view .LVU355
 1559              	.LBE14:
 261:Core/Src/main.c ****   for(int i=max(x-fur , 0);i<=u+fur;i++)
 1560              		.loc 1 261 21 view .LVU356
 1561 0022 0526     		movs	r6, #5
 1562 0024 F7E7     		b	.L92
 1563              	.LVL196:
 1564              	.L95:
 1565              	.LBB17:
 1566              	.LBB15:
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 264:Core/Src/main.c ****       updblock(block[flg-1] , i , j);
 1567              		.loc 1 264 7 is_stmt 1 discriminator 3 view .LVU357
 1568              		.loc 1 264 25 is_stmt 0 discriminator 3 view .LVU358
 1569 0026 08F1FF30 		add	r0, r8, #-1
 1570              		.loc 1 264 7 discriminator 3 view .LVU359
 1571 002a 2246     		mov	r2, r4
 1572 002c 2946     		mov	r1, r5
 1573 002e 0C4B     		ldr	r3, .L101
 1574 0030 03EB4030 		add	r0, r3, r0, lsl #13
 1575 0034 FFF7FEFF 		bl	updblock
 1576              	.LVL197:
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1577              		.loc 1 263 39 is_stmt 1 discriminator 3 view .LVU360
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1578              		.loc 1 263 40 is_stmt 0 discriminator 3 view .LVU361
 1579 0038 0134     		adds	r4, r4, #1
 1580              	.LVL198:
 1581              	.L94:
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1582              		.loc 1 263 30 is_stmt 1 discriminator 1 view .LVU362
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1583              		.loc 1 263 34 is_stmt 0 discriminator 1 view .LVU363
 1584 003a 06EB070C 		add	ip, r6, r7
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1585              		.loc 1 263 5 discriminator 1 view .LVU364
 1586 003e A445     		cmp	ip, r4
 1587 0040 F1DA     		bge	.L95
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1588              		.loc 1 263 5 discriminator 1 view .LVU365
 1589              	.LBE15:
 262:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1590              		.loc 1 262 37 is_stmt 1 discriminator 2 view .LVU366
 262:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1591              		.loc 1 262 38 is_stmt 0 discriminator 2 view .LVU367
 1592 0042 0135     		adds	r5, r5, #1
 1593              	.LVL199:
 1594              	.L93:
 262:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1595              		.loc 1 262 28 is_stmt 1 discriminator 1 view .LVU368
 262:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1596              		.loc 1 262 32 is_stmt 0 discriminator 1 view .LVU369
 1597 0044 06EB0903 		add	r3, r6, r9
 262:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1598              		.loc 1 262 3 discriminator 1 view .LVU370
 1599 0048 AB42     		cmp	r3, r5
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 36


 1600 004a 06DB     		blt	.L100
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1601              		.loc 1 263 5 is_stmt 1 view .LVU371
 1602              	.LBB16:
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1603              		.loc 1 263 9 view .LVU372
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1604              		.loc 1 263 15 is_stmt 0 view .LVU373
 1605 004c 0021     		movs	r1, #0
 1606 004e AAEB0600 		sub	r0, r10, r6
 1607 0052 FFF7FEFF 		bl	max
 1608              	.LVL200:
 1609 0056 0446     		mov	r4, r0
 1610              	.LVL201:
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1611              		.loc 1 263 5 view .LVU374
 1612 0058 EFE7     		b	.L94
 1613              	.LVL202:
 1614              	.L100:
 263:Core/Src/main.c ****     for(int j=max(y-fur , 0);j<=v+fur;j++)
 1615              		.loc 1 263 5 view .LVU375
 1616              	.LBE16:
 1617              	.LBE17:
 265:Core/Src/main.c **** }
 1618              		.loc 1 265 1 view .LVU376
 1619 005a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1620              	.LVL203:
 1621              	.L102:
 1622              		.loc 1 265 1 view .LVU377
 1623 005e 00BF     		.align	2
 1624              	.L101:
 1625 0060 00000000 		.word	block
 1626              		.cfi_endproc
 1627              	.LFE78:
 1629              		.section	.text.Touch,"ax",%progbits
 1630              		.align	1
 1631              		.global	Touch
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1636              	Touch:
 1637              	.LFB79:
 266:Core/Src/main.c **** int Touch(Position_edc24 a, Position_edc24 b){
 1638              		.loc 1 266 46 is_stmt 1 view -0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 8
 1641              		@ frame_needed = 0, uses_anonymous_args = 0
 1642              		@ link register save eliminated.
 1643 0000 82B0     		sub	sp, sp, #8
 1644              	.LCFI11:
 1645              		.cfi_def_cfa_offset 8
 1646 0002 0190     		str	r0, [sp, #4]
 1647 0004 0091     		str	r1, [sp]
 267:Core/Src/main.c ****   return (a.x-b.x)*(a.x-b.x) + (a.y-b.y)*(a.y-b.y) <= 64;
 1648              		.loc 1 267 3 view .LVU379
 1649              		.loc 1 267 12 is_stmt 0 view .LVU380
 1650 0006 BDF90400 		ldrsh	r0, [sp, #4]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 37


 1651              		.loc 1 267 16 view .LVU381
 1652 000a BDF90030 		ldrsh	r3, [sp]
 1653              		.loc 1 267 14 view .LVU382
 1654 000e C01A     		subs	r0, r0, r3
 1655              		.loc 1 267 34 view .LVU383
 1656 0010 BDF90630 		ldrsh	r3, [sp, #6]
 1657              		.loc 1 267 38 view .LVU384
 1658 0014 BDF90220 		ldrsh	r2, [sp, #2]
 1659              		.loc 1 267 36 view .LVU385
 1660 0018 9B1A     		subs	r3, r3, r2
 1661              		.loc 1 267 41 view .LVU386
 1662 001a 03FB03F3 		mul	r3, r3, r3
 1663              		.loc 1 267 30 view .LVU387
 1664 001e 00FB0030 		mla	r0, r0, r0, r3
 268:Core/Src/main.c **** }
 1665              		.loc 1 268 1 view .LVU388
 1666 0022 4028     		cmp	r0, #64
 1667 0024 CCBF     		ite	gt
 1668 0026 0020     		movgt	r0, #0
 1669 0028 0120     		movle	r0, #1
 1670 002a 02B0     		add	sp, sp, #8
 1671              	.LCFI12:
 1672              		.cfi_def_cfa_offset 0
 1673              		@ sp needed
 1674 002c 7047     		bx	lr
 1675              		.cfi_endproc
 1676              	.LFE79:
 1678              		.section	.text.swap,"ax",%progbits
 1679              		.align	1
 1680              		.global	swap
 1681              		.syntax unified
 1682              		.thumb
 1683              		.thumb_func
 1685              	swap:
 1686              	.LVL204:
 1687              	.LFB80:
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** int dep , have_order_cnt , get_time[5] ;
 271:Core/Src/main.c **** float bstsc, st_time;
 272:Core/Src/main.c **** Position_edc24 arr[11] , bst;
 273:Core/Src/main.c **** Order_edc24 have_order[5];
 274:Core/Src/main.c **** void swap(void *a, void *b, size_t size) {
 1688              		.loc 1 274 42 is_stmt 1 view -0
 1689              		.cfi_startproc
 1690              		@ args = 0, pretend = 0, frame = 0
 1691              		@ frame_needed = 0, uses_anonymous_args = 0
 275:Core/Src/main.c ****     char *p = a, *q = b, tmp;
 1692              		.loc 1 275 5 view .LVU390
 276:Core/Src/main.c ****     for (size_t i = 0; i < size; i++) {
 1693              		.loc 1 276 5 view .LVU391
 1694              	.LBB18:
 1695              		.loc 1 276 10 view .LVU392
 1696              		.loc 1 276 17 is_stmt 0 view .LVU393
 1697 0000 0023     		movs	r3, #0
 1698              	.LVL205:
 1699              		.loc 1 276 24 is_stmt 1 view .LVU394
 1700              		.loc 1 276 5 is_stmt 0 view .LVU395
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 38


 1701 0002 9342     		cmp	r3, r2
 1702 0004 0DD2     		bcs	.L111
 1703              	.LBE18:
 274:Core/Src/main.c ****     char *p = a, *q = b, tmp;
 1704              		.loc 1 274 42 view .LVU396
 1705 0006 00B5     		push	{lr}
 1706              	.LCFI13:
 1707              		.cfi_def_cfa_offset 4
 1708              		.cfi_offset 14, -4
 1709              	.L107:
 1710              	.LBB19:
 277:Core/Src/main.c ****         tmp = p[i];
 1711              		.loc 1 277 9 is_stmt 1 discriminator 3 view .LVU397
 1712              		.loc 1 277 13 is_stmt 0 discriminator 3 view .LVU398
 1713 0008 10F803C0 		ldrb	ip, [r0, r3]	@ zero_extendqisi2
 1714              	.LVL206:
 278:Core/Src/main.c ****         p[i] = q[i];
 1715              		.loc 1 278 9 is_stmt 1 discriminator 3 view .LVU399
 1716              		.loc 1 278 17 is_stmt 0 discriminator 3 view .LVU400
 1717 000c 11F803E0 		ldrb	lr, [r1, r3]	@ zero_extendqisi2
 1718              		.loc 1 278 14 discriminator 3 view .LVU401
 1719 0010 00F803E0 		strb	lr, [r0, r3]
 279:Core/Src/main.c ****         q[i] = tmp;
 1720              		.loc 1 279 9 is_stmt 1 discriminator 3 view .LVU402
 1721              		.loc 1 279 14 is_stmt 0 discriminator 3 view .LVU403
 1722 0014 01F803C0 		strb	ip, [r1, r3]
 276:Core/Src/main.c ****         tmp = p[i];
 1723              		.loc 1 276 34 is_stmt 1 discriminator 3 view .LVU404
 276:Core/Src/main.c ****         tmp = p[i];
 1724              		.loc 1 276 35 is_stmt 0 discriminator 3 view .LVU405
 1725 0018 0133     		adds	r3, r3, #1
 1726              	.LVL207:
 276:Core/Src/main.c ****         tmp = p[i];
 1727              		.loc 1 276 24 is_stmt 1 discriminator 3 view .LVU406
 276:Core/Src/main.c ****         tmp = p[i];
 1728              		.loc 1 276 5 is_stmt 0 discriminator 3 view .LVU407
 1729 001a 9342     		cmp	r3, r2
 1730 001c F4D3     		bcc	.L107
 1731              	.LBE19:
 280:Core/Src/main.c ****     }
 281:Core/Src/main.c **** }
 1732              		.loc 1 281 1 view .LVU408
 1733 001e 5DF804FB 		ldr	pc, [sp], #4
 1734              	.LVL208:
 1735              	.L111:
 1736              	.LCFI14:
 1737              		.cfi_def_cfa_offset 0
 1738              		.cfi_restore 14
 1739              		.loc 1 281 1 view .LVU409
 1740 0022 7047     		bx	lr
 1741              		.cfi_endproc
 1742              	.LFE80:
 1744              		.global	__aeabi_dcmpgt
 1745              		.global	__aeabi_i2f
 1746              		.section	.text.H,"ax",%progbits
 1747              		.align	1
 1748              		.global	H
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 39


 1749              		.syntax unified
 1750              		.thumb
 1751              		.thumb_func
 1753              	H:
 1754              	.LVL209:
 1755              	.LFB81:
 282:Core/Src/main.c **** float H(float sc , float ntime , int d){
 1756              		.loc 1 282 40 is_stmt 1 view -0
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 152
 1759              		@ frame_needed = 0, uses_anonymous_args = 0
 1760              		.loc 1 282 40 is_stmt 0 view .LVU411
 1761 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1762              	.LCFI15:
 1763              		.cfi_def_cfa_offset 36
 1764              		.cfi_offset 4, -36
 1765              		.cfi_offset 5, -32
 1766              		.cfi_offset 6, -28
 1767              		.cfi_offset 7, -24
 1768              		.cfi_offset 8, -20
 1769              		.cfi_offset 9, -16
 1770              		.cfi_offset 10, -12
 1771              		.cfi_offset 11, -8
 1772              		.cfi_offset 14, -4
 1773 0004 A9B0     		sub	sp, sp, #164
 1774              	.LCFI16:
 1775              		.cfi_def_cfa_offset 200
 1776 0006 8046     		mov	r8, r0
 1777 0008 0E46     		mov	r6, r1
 1778 000a 9246     		mov	r10, r2
 283:Core/Src/main.c ****   float ret = 0;
 1779              		.loc 1 283 3 is_stmt 1 view .LVU412
 1780              	.LVL210:
 284:Core/Src/main.c ****   if(ntime > st_time + 1e-7) ret = max_float(ret , sc / (ntime - st_time));
 1781              		.loc 1 284 3 view .LVU413
 1782              		.loc 1 284 12 is_stmt 0 view .LVU414
 1783 000c 0846     		mov	r0, r1
 1784              	.LVL211:
 1785              		.loc 1 284 12 view .LVU415
 1786 000e FFF7FEFF 		bl	__aeabi_f2d
 1787              	.LVL212:
 1788              		.loc 1 284 12 view .LVU416
 1789 0012 0446     		mov	r4, r0
 1790 0014 0D46     		mov	r5, r1
 1791              		.loc 1 284 22 view .LVU417
 1792 0016 924B     		ldr	r3, .L137+8
 1793 0018 1F68     		ldr	r7, [r3]	@ float
 1794 001a 3846     		mov	r0, r7
 1795 001c FFF7FEFF 		bl	__aeabi_f2d
 1796              	.LVL213:
 1797 0020 8DA3     		adr	r3, .L137
 1798 0022 D3E90023 		ldrd	r2, [r3]
 1799 0026 FFF7FEFF 		bl	__aeabi_dadd
 1800              	.LVL214:
 1801 002a 0246     		mov	r2, r0
 1802 002c 0B46     		mov	r3, r1
 1803              		.loc 1 284 5 view .LVU418
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 40


 1804 002e 2046     		mov	r0, r4
 1805 0030 2946     		mov	r1, r5
 1806 0032 FFF7FEFF 		bl	__aeabi_dcmpgt
 1807              	.LVL215:
 1808 0036 68B1     		cbz	r0, .L133
 1809              		.loc 1 284 30 is_stmt 1 discriminator 1 view .LVU419
 1810              		.loc 1 284 64 is_stmt 0 discriminator 1 view .LVU420
 1811 0038 3946     		mov	r1, r7
 1812 003a 3046     		mov	r0, r6
 1813 003c FFF7FEFF 		bl	__aeabi_fsub
 1814              	.LVL216:
 1815 0040 0146     		mov	r1, r0
 1816              		.loc 1 284 36 discriminator 1 view .LVU421
 1817 0042 4046     		mov	r0, r8
 1818 0044 FFF7FEFF 		bl	__aeabi_fdiv
 1819              	.LVL217:
 1820 0048 0146     		mov	r1, r0
 1821 004a 0020     		movs	r0, #0
 1822 004c FFF7FEFF 		bl	max_float
 1823              	.LVL218:
 1824 0050 8146     		mov	r9, r0
 1825              	.LVL219:
 1826              		.loc 1 284 36 discriminator 1 view .LVU422
 1827 0052 01E0     		b	.L113
 1828              	.LVL220:
 1829              	.L133:
 283:Core/Src/main.c ****   float ret = 0;
 1830              		.loc 1 283 9 view .LVU423
 1831 0054 4FF00009 		mov	r9, #0
 1832              	.LVL221:
 1833              	.L113:
 285:Core/Src/main.c ****   Order_edc24 have_order_buf[5];
 1834              		.loc 1 285 3 is_stmt 1 view .LVU424
 286:Core/Src/main.c ****   int get_time_buf[5] , have_order_cnt_buf = have_order_cnt;
 1835              		.loc 1 286 3 view .LVU425
 1836              		.loc 1 286 25 is_stmt 0 view .LVU426
 1837 0058 824B     		ldr	r3, .L137+12
 1838 005a 1B68     		ldr	r3, [r3]
 1839 005c 0393     		str	r3, [sp, #12]
 1840              	.LVL222:
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   memcpy(have_order_buf , have_order , sizeof have_order);
 1841              		.loc 1 288 3 is_stmt 1 view .LVU427
 1842 005e 6422     		movs	r2, #100
 1843 0060 8149     		ldr	r1, .L137+16
 1844 0062 0FA8     		add	r0, sp, #60
 1845 0064 FFF7FEFF 		bl	memcpy
 1846              	.LVL223:
 289:Core/Src/main.c ****   memcpy(get_time_buf , get_time , sizeof get_time);
 1847              		.loc 1 289 3 view .LVU428
 1848 0068 0AAC     		add	r4, sp, #40
 1849 006a 804D     		ldr	r5, .L137+20
 1850 006c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1851 006e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1852 0070 2B68     		ldr	r3, [r5]
 1853 0072 2360     		str	r3, [r4]
 290:Core/Src/main.c ****   while(d > 0 && have_order_cnt > 0){
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 41


 1854              		.loc 1 290 3 view .LVU429
 1855              		.loc 1 290 8 is_stmt 0 view .LVU430
 1856 0074 6DE0     		b	.L115
 1857              	.LVL224:
 1858              	.L116:
 1859              	.LBB20:
 1860              	.LBB21:
 291:Core/Src/main.c ****     int mxloc = 0;
 292:Core/Src/main.c ****     float mx = 0;
 293:Core/Src/main.c ****     for(int i=0;i<have_order_cnt;i++)
 1861              		.loc 1 293 34 is_stmt 1 discriminator 2 view .LVU431
 1862              		.loc 1 293 35 is_stmt 0 discriminator 2 view .LVU432
 1863 0076 0135     		adds	r5, r5, #1
 1864              	.LVL225:
 1865              	.L120:
 1866              		.loc 1 293 17 is_stmt 1 discriminator 1 view .LVU433
 1867              		.loc 1 293 18 is_stmt 0 discriminator 1 view .LVU434
 1868 0078 7A4B     		ldr	r3, .L137+12
 1869 007a 1C68     		ldr	r4, [r3]
 1870              		.loc 1 293 5 discriminator 1 view .LVU435
 1871 007c AC42     		cmp	r4, r5
 1872 007e 31DD     		ble	.L135
 294:Core/Src/main.c ****       if(getCommission(have_order[i]  , ntime - get_time[i]) > mx){
 1873              		.loc 1 294 7 is_stmt 1 view .LVU436
 1874              		.loc 1 294 10 is_stmt 0 view .LVU437
 1875 0080 05EB8504 		add	r4, r5, r5, lsl #2
 1876 0084 784B     		ldr	r3, .L137+16
 1877 0086 03EB8404 		add	r4, r3, r4, lsl #2
 1878 008a 784B     		ldr	r3, .L137+20
 1879 008c 53F82500 		ldr	r0, [r3, r5, lsl #2]
 1880 0090 FFF7FEFF 		bl	__aeabi_i2f
 1881              	.LVL226:
 1882 0094 0146     		mov	r1, r0
 1883 0096 3046     		mov	r0, r6
 1884 0098 FFF7FEFF 		bl	__aeabi_fsub
 1885              	.LVL227:
 1886 009c 0190     		str	r0, [sp, #4]	@ float
 1887 009e 2369     		ldr	r3, [r4, #16]
 1888 00a0 0093     		str	r3, [sp]
 1889 00a2 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1890 00a6 FFF7FEFF 		bl	getCommission
 1891              	.LVL228:
 1892              		.loc 1 294 9 view .LVU438
 1893 00aa 3946     		mov	r1, r7
 1894 00ac FFF7FEFF 		bl	__aeabi_fcmpgt
 1895              	.LVL229:
 1896 00b0 0028     		cmp	r0, #0
 1897 00b2 E0D0     		beq	.L116
 295:Core/Src/main.c ****         mxloc = i;
 1898              		.loc 1 295 9 is_stmt 1 view .LVU439
 1899              	.LVL230:
 296:Core/Src/main.c ****         mx = getCommission(have_order[i] , ntime - get_time[i]);
 1900              		.loc 1 296 9 view .LVU440
 1901              		.loc 1 296 14 is_stmt 0 view .LVU441
 1902 00b4 05EB8504 		add	r4, r5, r5, lsl #2
 1903 00b8 6B4B     		ldr	r3, .L137+16
 1904 00ba 03EB8404 		add	r4, r3, r4, lsl #2
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 42


 1905 00be 6B4B     		ldr	r3, .L137+20
 1906 00c0 53F82500 		ldr	r0, [r3, r5, lsl #2]
 1907 00c4 FFF7FEFF 		bl	__aeabi_i2f
 1908              	.LVL231:
 1909 00c8 0146     		mov	r1, r0
 1910 00ca 3046     		mov	r0, r6
 1911 00cc FFF7FEFF 		bl	__aeabi_fsub
 1912              	.LVL232:
 1913 00d0 0190     		str	r0, [sp, #4]	@ float
 1914 00d2 2369     		ldr	r3, [r4, #16]
 1915 00d4 0093     		str	r3, [sp]
 1916 00d6 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1917 00da FFF7FEFF 		bl	getCommission
 1918              	.LVL233:
 1919 00de 0746     		mov	r7, r0
 1920              	.LVL234:
 295:Core/Src/main.c ****         mxloc = i;
 1921              		.loc 1 295 15 view .LVU442
 1922 00e0 AB46     		mov	fp, r5
 1923 00e2 C8E7     		b	.L116
 1924              	.LVL235:
 1925              	.L135:
 295:Core/Src/main.c ****         mxloc = i;
 1926              		.loc 1 295 15 view .LVU443
 1927              	.LBE21:
 297:Core/Src/main.c ****       }
 298:Core/Src/main.c ****     ntime += 2 , sc += mx;
 1928              		.loc 1 298 5 is_stmt 1 view .LVU444
 1929              		.loc 1 298 11 is_stmt 0 view .LVU445
 1930 00e4 4FF08041 		mov	r1, #1073741824
 1931 00e8 3046     		mov	r0, r6
 1932 00ea FFF7FEFF 		bl	__aeabi_fadd
 1933              	.LVL236:
 1934 00ee 0646     		mov	r6, r0
 1935              	.LVL237:
 1936              		.loc 1 298 21 view .LVU446
 1937 00f0 3946     		mov	r1, r7
 1938 00f2 4046     		mov	r0, r8
 1939              	.LVL238:
 1940              		.loc 1 298 21 view .LVU447
 1941 00f4 FFF7FEFF 		bl	__aeabi_fadd
 1942              	.LVL239:
 1943 00f8 8046     		mov	r8, r0
 1944              	.LVL240:
 299:Core/Src/main.c ****     ret = max_float(ret , sc / (ntime - st_time));
 1945              		.loc 1 299 5 is_stmt 1 view .LVU448
 1946              		.loc 1 299 39 is_stmt 0 view .LVU449
 1947 00fa 594B     		ldr	r3, .L137+8
 1948 00fc 1968     		ldr	r1, [r3]	@ float
 1949 00fe 3046     		mov	r0, r6
 1950              	.LVL241:
 1951              		.loc 1 299 39 view .LVU450
 1952 0100 FFF7FEFF 		bl	__aeabi_fsub
 1953              	.LVL242:
 1954 0104 0146     		mov	r1, r0
 1955              		.loc 1 299 11 view .LVU451
 1956 0106 4046     		mov	r0, r8
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 43


 1957 0108 FFF7FEFF 		bl	__aeabi_fdiv
 1958              	.LVL243:
 1959 010c 0146     		mov	r1, r0
 1960 010e 4846     		mov	r0, r9
 1961 0110 FFF7FEFF 		bl	max_float
 1962              	.LVL244:
 1963 0114 8146     		mov	r9, r0
 1964              	.LVL245:
 300:Core/Src/main.c ****     swap(&have_order[mxloc] , &have_order[have_order_cnt - 1] , sizeof(Position_edc24));
 1965              		.loc 1 300 5 is_stmt 1 view .LVU452
 1966              		.loc 1 300 10 is_stmt 0 view .LVU453
 1967 0116 5448     		ldr	r0, .L137+16
 1968              	.LVL246:
 1969              		.loc 1 300 10 view .LVU454
 1970 0118 4FEA8B05 		lsl	r5, fp, #2
 1971              	.LVL247:
 1972              		.loc 1 300 10 view .LVU455
 1973 011c 0BEB8B0B 		add	fp, fp, fp, lsl #2
 1974              	.LVL248:
 1975              		.loc 1 300 58 view .LVU456
 1976 0120 013C     		subs	r4, r4, #1
 1977              		.loc 1 300 31 view .LVU457
 1978 0122 04EB8404 		add	r4, r4, r4, lsl #2
 1979              		.loc 1 300 5 view .LVU458
 1980 0126 0422     		movs	r2, #4
 1981 0128 00EB8401 		add	r1, r0, r4, lsl #2
 1982 012c 00EB8B00 		add	r0, r0, fp, lsl #2
 1983 0130 FFF7FEFF 		bl	swap
 1984              	.LVL249:
 301:Core/Src/main.c ****     swap(&get_time[have_order_cnt - 1] , &get_time[mxloc] , sizeof(int));
 1985              		.loc 1 301 5 is_stmt 1 view .LVU459
 1986              		.loc 1 301 35 is_stmt 0 view .LVU460
 1987 0134 4B4C     		ldr	r4, .L137+12
 1988 0136 2068     		ldr	r0, [r4]
 1989 0138 0138     		subs	r0, r0, #1
 1990              		.loc 1 301 10 view .LVU461
 1991 013a 4C4B     		ldr	r3, .L137+20
 1992              		.loc 1 301 5 view .LVU462
 1993 013c 0422     		movs	r2, #4
 1994 013e 5919     		adds	r1, r3, r5
 1995 0140 03EB8000 		add	r0, r3, r0, lsl #2
 1996 0144 FFF7FEFF 		bl	swap
 1997              	.LVL250:
 302:Core/Src/main.c ****     have_order_cnt -- , d--;
 1998              		.loc 1 302 5 is_stmt 1 view .LVU463
 1999              		.loc 1 302 20 is_stmt 0 view .LVU464
 2000 0148 2368     		ldr	r3, [r4]
 2001 014a 013B     		subs	r3, r3, #1
 2002 014c 2360     		str	r3, [r4]
 2003              		.loc 1 302 26 view .LVU465
 2004 014e 0AF1FF3A 		add	r10, r10, #-1
 2005              	.LVL251:
 2006              	.L115:
 2007              		.loc 1 302 26 view .LVU466
 2008              	.LBE20:
 290:Core/Src/main.c ****     int mxloc = 0;
 2009              		.loc 1 290 8 is_stmt 1 view .LVU467
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 44


 2010 0152 BAF1000F 		cmp	r10, #0
 2011 0156 07DD     		ble	.L119
 290:Core/Src/main.c ****     int mxloc = 0;
 2012              		.loc 1 290 33 is_stmt 0 discriminator 1 view .LVU468
 2013 0158 424B     		ldr	r3, .L137+12
 2014 015a 1B68     		ldr	r3, [r3]
 290:Core/Src/main.c ****     int mxloc = 0;
 2015              		.loc 1 290 15 discriminator 1 view .LVU469
 2016 015c 002B     		cmp	r3, #0
 2017 015e 03DD     		ble	.L119
 2018              	.LBB23:
 2019              	.LBB22:
 293:Core/Src/main.c ****       if(getCommission(have_order[i]  , ntime - get_time[i]) > mx){
 2020              		.loc 1 293 13 view .LVU470
 2021 0160 0025     		movs	r5, #0
 2022              	.LBE22:
 292:Core/Src/main.c ****     for(int i=0;i<have_order_cnt;i++)
 2023              		.loc 1 292 11 view .LVU471
 2024 0162 0027     		movs	r7, #0
 291:Core/Src/main.c ****     float mx = 0;
 2025              		.loc 1 291 9 view .LVU472
 2026 0164 AB46     		mov	fp, r5
 2027 0166 87E7     		b	.L120
 2028              	.L119:
 2029              	.LBE23:
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   int usd[6] = {}; usd[0] = 0;
 2030              		.loc 1 304 3 is_stmt 1 view .LVU473
 2031              		.loc 1 304 7 is_stmt 0 view .LVU474
 2032 0168 0023     		movs	r3, #0
 2033 016a 0493     		str	r3, [sp, #16]
 2034 016c 0593     		str	r3, [sp, #20]
 2035 016e 0693     		str	r3, [sp, #24]
 2036 0170 0793     		str	r3, [sp, #28]
 2037 0172 0893     		str	r3, [sp, #32]
 2038 0174 0993     		str	r3, [sp, #36]
 2039              		.loc 1 304 20 is_stmt 1 view .LVU475
 305:Core/Src/main.c ****   while(d >= 2){
 2040              		.loc 1 305 3 view .LVU476
 2041              		.loc 1 305 8 is_stmt 0 view .LVU477
 2042 0176 44E0     		b	.L121
 2043              	.LVL252:
 2044              	.L122:
 2045              	.LBB24:
 2046              	.LBB25:
 306:Core/Src/main.c ****     int mxloc = 0;
 307:Core/Src/main.c ****     float mx = 0;
 308:Core/Src/main.c ****     for(int i=0;i<cnt_order;i++) // to be improved
 2047              		.loc 1 308 29 is_stmt 1 discriminator 2 view .LVU478
 2048              		.loc 1 308 30 is_stmt 0 discriminator 2 view .LVU479
 2049 0178 0134     		adds	r4, r4, #1
 2050              	.LVL253:
 2051              	.L124:
 2052              		.loc 1 308 17 is_stmt 1 discriminator 1 view .LVU480
 2053              		.loc 1 308 18 is_stmt 0 discriminator 1 view .LVU481
 2054 017a 3D4B     		ldr	r3, .L137+24
 2055 017c 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 45


 2056              		.loc 1 308 5 discriminator 1 view .LVU482
 2057 017e A342     		cmp	r3, r4
 2058 0180 15DD     		ble	.L136
 309:Core/Src/main.c ****       if(orders[i].isgot == 0)
 2059              		.loc 1 309 7 is_stmt 1 view .LVU483
 2060              		.loc 1 309 19 is_stmt 0 view .LVU484
 2061 0182 04EB8403 		add	r3, r4, r4, lsl #2
 2062 0186 3B4A     		ldr	r2, .L137+28
 2063 0188 02EB8303 		add	r3, r2, r3, lsl #2
 2064 018c 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 2065              		.loc 1 309 9 view .LVU485
 2066 018e 002B     		cmp	r3, #0
 2067 0190 F2D1     		bne	.L122
 310:Core/Src/main.c ****         if(orders[i].commission > mx)
 2068              		.loc 1 310 9 is_stmt 1 view .LVU486
 2069              		.loc 1 310 21 is_stmt 0 view .LVU487
 2070 0192 04EB8403 		add	r3, r4, r4, lsl #2
 2071 0196 02EB8303 		add	r3, r2, r3, lsl #2
 2072 019a 1D69     		ldr	r5, [r3, #16]	@ float
 2073              		.loc 1 310 11 view .LVU488
 2074 019c 3946     		mov	r1, r7
 2075 019e 2846     		mov	r0, r5
 2076 01a0 FFF7FEFF 		bl	__aeabi_fcmpgt
 2077              	.LVL254:
 2078 01a4 0028     		cmp	r0, #0
 2079 01a6 E7D0     		beq	.L122
 311:Core/Src/main.c ****           mx = orders[i].commission , mxloc = i;
 2080              		.loc 1 311 14 view .LVU489
 2081 01a8 2F46     		mov	r7, r5
 2082              	.LVL255:
 2083              		.loc 1 311 45 view .LVU490
 2084 01aa A346     		mov	fp, r4
 2085              	.LVL256:
 2086              		.loc 1 311 45 view .LVU491
 2087 01ac E4E7     		b	.L122
 2088              	.LVL257:
 2089              	.L136:
 2090              		.loc 1 311 45 view .LVU492
 2091              	.LBE25:
 312:Core/Src/main.c ****     sc += mx , ntime += 4;
 2092              		.loc 1 312 5 is_stmt 1 view .LVU493
 2093              		.loc 1 312 8 is_stmt 0 view .LVU494
 2094 01ae 3946     		mov	r1, r7
 2095 01b0 4046     		mov	r0, r8
 2096 01b2 FFF7FEFF 		bl	__aeabi_fadd
 2097              	.LVL258:
 2098 01b6 8046     		mov	r8, r0
 2099              	.LVL259:
 2100              		.loc 1 312 22 view .LVU495
 2101 01b8 4FF08141 		mov	r1, #1082130432
 2102 01bc 3046     		mov	r0, r6
 2103              	.LVL260:
 2104              		.loc 1 312 22 view .LVU496
 2105 01be FFF7FEFF 		bl	__aeabi_fadd
 2106              	.LVL261:
 2107 01c2 0646     		mov	r6, r0
 2108              	.LVL262:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 46


 313:Core/Src/main.c ****     ret = max_float(ret , sc / (ntime - st_time));
 2109              		.loc 1 313 5 is_stmt 1 view .LVU497
 2110              		.loc 1 313 39 is_stmt 0 view .LVU498
 2111 01c4 264B     		ldr	r3, .L137+8
 2112 01c6 1968     		ldr	r1, [r3]	@ float
 2113 01c8 FFF7FEFF 		bl	__aeabi_fsub
 2114              	.LVL263:
 2115              		.loc 1 313 39 view .LVU499
 2116 01cc 0146     		mov	r1, r0
 2117              		.loc 1 313 11 view .LVU500
 2118 01ce 4046     		mov	r0, r8
 2119 01d0 FFF7FEFF 		bl	__aeabi_fdiv
 2120              	.LVL264:
 2121 01d4 0146     		mov	r1, r0
 2122 01d6 4846     		mov	r0, r9
 2123 01d8 FFF7FEFF 		bl	max_float
 2124              	.LVL265:
 2125 01dc 8146     		mov	r9, r0
 2126              	.LVL266:
 314:Core/Src/main.c ****     usd[++usd[0]] = mxloc;
 2127              		.loc 1 314 5 is_stmt 1 view .LVU501
 2128              		.loc 1 314 14 is_stmt 0 view .LVU502
 2129 01de 049B     		ldr	r3, [sp, #16]
 2130              		.loc 1 314 9 view .LVU503
 2131 01e0 0133     		adds	r3, r3, #1
 2132              		.loc 1 314 19 view .LVU504
 2133 01e2 0493     		str	r3, [sp, #16]
 2134 01e4 28AA     		add	r2, sp, #160
 2135 01e6 02EB8303 		add	r3, r2, r3, lsl #2
 2136 01ea 43F890BC 		str	fp, [r3, #-144]
 315:Core/Src/main.c ****     orders[mxloc].isgot = 1;
 2137              		.loc 1 315 5 is_stmt 1 view .LVU505
 2138              		.loc 1 315 25 is_stmt 0 view .LVU506
 2139 01ee 0BEB8B0B 		add	fp, fp, fp, lsl #2
 2140              	.LVL267:
 2141              		.loc 1 315 25 view .LVU507
 2142 01f2 204B     		ldr	r3, .L137+28
 2143              	.LVL268:
 2144              		.loc 1 315 25 view .LVU508
 2145 01f4 03EB8B0B 		add	fp, r3, fp, lsl #2
 2146 01f8 0123     		movs	r3, #1
 2147 01fa 8BF80E30 		strb	r3, [fp, #14]
 316:Core/Src/main.c ****     d -= 2;
 2148              		.loc 1 316 5 is_stmt 1 view .LVU509
 2149              		.loc 1 316 7 is_stmt 0 view .LVU510
 2150 01fe AAF1020A 		sub	r10, r10, #2
 2151              	.LVL269:
 2152              	.L121:
 2153              		.loc 1 316 7 view .LVU511
 2154              	.LBE24:
 305:Core/Src/main.c ****     int mxloc = 0;
 2155              		.loc 1 305 8 is_stmt 1 view .LVU512
 2156 0202 BAF1010F 		cmp	r10, #1
 2157 0206 12DD     		ble	.L125
 2158              	.LBB27:
 2159              	.LBB26:
 308:Core/Src/main.c ****       if(orders[i].isgot == 0)
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 47


 2160              		.loc 1 308 13 is_stmt 0 view .LVU513
 2161 0208 0024     		movs	r4, #0
 2162              	.LBE26:
 307:Core/Src/main.c ****     for(int i=0;i<cnt_order;i++) // to be improved
 2163              		.loc 1 307 11 view .LVU514
 2164 020a 0027     		movs	r7, #0
 306:Core/Src/main.c ****     float mx = 0;
 2165              		.loc 1 306 9 view .LVU515
 2166 020c A346     		mov	fp, r4
 2167 020e B4E7     		b	.L124
 2168              	.L126:
 306:Core/Src/main.c ****     float mx = 0;
 2169              		.loc 1 306 9 view .LVU516
 2170              	.LBE27:
 317:Core/Src/main.c ****   }
 318:Core/Src/main.c ****   for(;usd[0];)
 319:Core/Src/main.c ****     orders[usd[usd[0]] --].isgot = 0;
 2171              		.loc 1 319 5 is_stmt 1 view .LVU517
 2172              		.loc 1 319 15 is_stmt 0 view .LVU518
 2173 0210 28AA     		add	r2, sp, #160
 2174 0212 02EB8303 		add	r3, r2, r3, lsl #2
 2175 0216 53F8902C 		ldr	r2, [r3, #-144]
 2176              		.loc 1 319 24 view .LVU519
 2177 021a 511E     		subs	r1, r2, #1
 2178 021c 43F8901C 		str	r1, [r3, #-144]
 2179              		.loc 1 319 34 view .LVU520
 2180 0220 02EB8202 		add	r2, r2, r2, lsl #2
 2181 0224 134B     		ldr	r3, .L137+28
 2182 0226 03EB8202 		add	r2, r3, r2, lsl #2
 2183 022a 0023     		movs	r3, #0
 2184 022c 9373     		strb	r3, [r2, #14]
 2185              	.L125:
 318:Core/Src/main.c ****     orders[usd[usd[0]] --].isgot = 0;
 2186              		.loc 1 318 8 is_stmt 1 view .LVU521
 318:Core/Src/main.c ****     orders[usd[usd[0]] --].isgot = 0;
 2187              		.loc 1 318 11 is_stmt 0 view .LVU522
 2188 022e 049B     		ldr	r3, [sp, #16]
 318:Core/Src/main.c ****     orders[usd[usd[0]] --].isgot = 0;
 2189              		.loc 1 318 3 view .LVU523
 2190 0230 002B     		cmp	r3, #0
 2191 0232 EDD1     		bne	.L126
 320:Core/Src/main.c ****   
 321:Core/Src/main.c ****   memcpy(have_order ,have_order_buf ,  sizeof have_order);
 2192              		.loc 1 321 3 is_stmt 1 view .LVU524
 2193 0234 6422     		movs	r2, #100
 2194 0236 0FA9     		add	r1, sp, #60
 2195 0238 0B48     		ldr	r0, .L137+16
 2196 023a FFF7FEFF 		bl	memcpy
 2197              	.LVL270:
 322:Core/Src/main.c ****   memcpy(get_time , get_time_buf , sizeof get_time);
 2198              		.loc 1 322 3 view .LVU525
 2199 023e 0B4C     		ldr	r4, .L137+20
 2200 0240 0AAD     		add	r5, sp, #40
 2201 0242 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 2202 0244 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 2203 0246 2B68     		ldr	r3, [r5]
 2204 0248 2360     		str	r3, [r4]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 48


 323:Core/Src/main.c ****   have_order_cnt = have_order_cnt_buf;
 2205              		.loc 1 323 3 view .LVU526
 2206              		.loc 1 323 18 is_stmt 0 view .LVU527
 2207 024a 064B     		ldr	r3, .L137+12
 2208 024c 039A     		ldr	r2, [sp, #12]
 2209 024e 1A60     		str	r2, [r3]
 324:Core/Src/main.c ****   return ret;
 2210              		.loc 1 324 3 is_stmt 1 view .LVU528
 325:Core/Src/main.c **** }
 2211              		.loc 1 325 1 is_stmt 0 view .LVU529
 2212 0250 4846     		mov	r0, r9
 2213 0252 29B0     		add	sp, sp, #164
 2214              	.LCFI17:
 2215              		.cfi_def_cfa_offset 36
 2216              		@ sp needed
 2217 0254 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2218              	.LVL271:
 2219              	.L138:
 2220              		.loc 1 325 1 view .LVU530
 2221              		.align	3
 2222              	.L137:
 2223 0258 48AFBC9A 		.word	-1698910392
 2224 025c F2D77A3E 		.word	1048238066
 2225 0260 00000000 		.word	.LANCHOR13
 2226 0264 00000000 		.word	.LANCHOR14
 2227 0268 00000000 		.word	.LANCHOR15
 2228 026c 00000000 		.word	.LANCHOR16
 2229 0270 00000000 		.word	.LANCHOR18
 2230 0274 00000000 		.word	.LANCHOR17
 2231              		.cfi_endproc
 2232              	.LFE81:
 2234              		.global	__aeabi_f2iz
 2235              		.section	.text.dfs,"ax",%progbits
 2236              		.align	1
 2237              		.global	dfs
 2238              		.syntax unified
 2239              		.thumb
 2240              		.thumb_func
 2242              	dfs:
 2243              	.LVL272:
 2244              	.LFB82:
 326:Core/Src/main.c **** void dfs(int nd , float sc , float ntime,Position_edc24 now){
 2245              		.loc 1 326 61 is_stmt 1 view -0
 2246              		.cfi_startproc
 2247              		@ args = 0, pretend = 0, frame = 24
 2248              		@ frame_needed = 0, uses_anonymous_args = 0
 2249              		.loc 1 326 61 is_stmt 0 view .LVU532
 2250 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2251              	.LCFI18:
 2252              		.cfi_def_cfa_offset 36
 2253              		.cfi_offset 4, -36
 2254              		.cfi_offset 5, -32
 2255              		.cfi_offset 6, -28
 2256              		.cfi_offset 7, -24
 2257              		.cfi_offset 8, -20
 2258              		.cfi_offset 9, -16
 2259              		.cfi_offset 10, -12
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 49


 2260              		.cfi_offset 11, -8
 2261              		.cfi_offset 14, -4
 2262 0004 89B0     		sub	sp, sp, #36
 2263              	.LCFI19:
 2264              		.cfi_def_cfa_offset 72
 2265 0006 8046     		mov	r8, r0
 2266 0008 0846     		mov	r0, r1
 2267              	.LVL273:
 2268              		.loc 1 326 61 view .LVU533
 2269 000a 0591     		str	r1, [sp, #20]	@ float
 2270 000c 1146     		mov	r1, r2
 2271              	.LVL274:
 2272              		.loc 1 326 61 view .LVU534
 2273 000e 0692     		str	r2, [sp, #24]	@ float
 2274 0010 0793     		str	r3, [sp, #28]
 327:Core/Src/main.c ****   float hsc = H(sc , ntime , dep - nd);
 2275              		.loc 1 327 3 is_stmt 1 view .LVU535
 2276              		.loc 1 327 15 is_stmt 0 view .LVU536
 2277 0012 704B     		ldr	r3, .L151
 2278 0014 1A68     		ldr	r2, [r3]
 2279              	.LVL275:
 2280              		.loc 1 327 15 view .LVU537
 2281 0016 A2EB0802 		sub	r2, r2, r8
 2282 001a FFF7FEFF 		bl	H
 2283              	.LVL276:
 2284              		.loc 1 327 15 view .LVU538
 2285 001e 0446     		mov	r4, r0
 2286              	.LVL277:
 328:Core/Src/main.c ****   if(hsc < bstsc) return;
 2287              		.loc 1 328 3 is_stmt 1 view .LVU539
 2288              		.loc 1 328 5 is_stmt 0 view .LVU540
 2289 0020 0146     		mov	r1, r0
 2290 0022 6D4B     		ldr	r3, .L151+4
 2291 0024 1868     		ldr	r0, [r3]	@ float
 2292              	.LVL278:
 2293              		.loc 1 328 5 view .LVU541
 2294 0026 FFF7FEFF 		bl	__aeabi_fcmpgt
 2295              	.LVL279:
 2296              		.loc 1 328 5 view .LVU542
 2297 002a 0028     		cmp	r0, #0
 2298 002c 40F0CF80 		bne	.L139
 329:Core/Src/main.c ****   if(nd == dep){
 2299              		.loc 1 329 3 is_stmt 1 view .LVU543
 2300              		.loc 1 329 9 is_stmt 0 view .LVU544
 2301 0030 684B     		ldr	r3, .L151
 2302 0032 1B68     		ldr	r3, [r3]
 2303              		.loc 1 329 5 view .LVU545
 2304 0034 4345     		cmp	r3, r8
 2305 0036 06D0     		beq	.L150
 330:Core/Src/main.c ****     bst = arr[0];
 331:Core/Src/main.c ****     bstsc = hsc;
 332:Core/Src/main.c ****     return ;
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   if(have_order_cnt < 5)
 2306              		.loc 1 335 3 is_stmt 1 view .LVU546
 2307              		.loc 1 335 21 is_stmt 0 view .LVU547
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 50


 2308 0038 684B     		ldr	r3, .L151+8
 2309 003a 1B68     		ldr	r3, [r3]
 2310              		.loc 1 335 5 view .LVU548
 2311 003c 042B     		cmp	r3, #4
 2312 003e 57DD     		ble	.L148
 2313              	.LVL280:
 2314              	.L143:
 2315              	.LBB28:
 336:Core/Src/main.c ****   for(int i=0;i<cnt_order;i++)
 2316              		.loc 1 336 11 discriminator 1 view .LVU549
 2317 0040 4FF0000A 		mov	r10, #0
 2318 0044 BFE0     		b	.L146
 2319              	.LVL281:
 2320              	.L150:
 2321              		.loc 1 336 11 discriminator 1 view .LVU550
 2322              	.LBE28:
 330:Core/Src/main.c ****     bst = arr[0];
 2323              		.loc 1 330 5 is_stmt 1 view .LVU551
 330:Core/Src/main.c ****     bst = arr[0];
 2324              		.loc 1 330 9 is_stmt 0 view .LVU552
 2325 0046 664B     		ldr	r3, .L151+12
 2326 0048 1A68     		ldr	r2, [r3]
 2327 004a 664B     		ldr	r3, .L151+16
 2328 004c 1A60     		str	r2, [r3]
 331:Core/Src/main.c ****     return ;
 2329              		.loc 1 331 5 is_stmt 1 view .LVU553
 331:Core/Src/main.c ****     return ;
 2330              		.loc 1 331 11 is_stmt 0 view .LVU554
 2331 004e 624B     		ldr	r3, .L151+4
 2332 0050 1C60     		str	r4, [r3]	@ float
 332:Core/Src/main.c ****   }
 2333              		.loc 1 332 5 is_stmt 1 view .LVU555
 2334 0052 BCE0     		b	.L139
 2335              	.LVL282:
 2336              	.L144:
 2337              	.LBB30:
 2338              		.loc 1 336 27 discriminator 2 view .LVU556
 2339              		.loc 1 336 28 is_stmt 0 discriminator 2 view .LVU557
 2340 0054 0134     		adds	r4, r4, #1
 2341              	.LVL283:
 2342              	.L142:
 2343              		.loc 1 336 15 is_stmt 1 discriminator 1 view .LVU558
 2344              		.loc 1 336 16 is_stmt 0 discriminator 1 view .LVU559
 2345 0056 644B     		ldr	r3, .L151+20
 2346 0058 1B68     		ldr	r3, [r3]
 2347              		.loc 1 336 3 discriminator 1 view .LVU560
 2348 005a A342     		cmp	r3, r4
 2349 005c F0DD     		ble	.L143
 337:Core/Src/main.c ****     if(!orders[i].isgot){
 2350              		.loc 1 337 5 is_stmt 1 view .LVU561
 2351              		.loc 1 337 18 is_stmt 0 view .LVU562
 2352 005e 04EB8403 		add	r3, r4, r4, lsl #2
 2353 0062 624A     		ldr	r2, .L151+24
 2354 0064 02EB8303 		add	r3, r2, r3, lsl #2
 2355 0068 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 2356              		.loc 1 337 7 view .LVU563
 2357 006a 002B     		cmp	r3, #0
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 51


 2358 006c F2D1     		bne	.L144
 2359              	.LBB29:
 338:Core/Src/main.c ****       float nt = calc_direct(now , orders[i] . desPos) / 45;
 2360              		.loc 1 338 7 is_stmt 1 view .LVU564
 2361              		.loc 1 338 18 is_stmt 0 view .LVU565
 2362 006e 1546     		mov	r5, r2
 2363 0070 04EB8406 		add	r6, r4, r4, lsl #2
 2364 0074 B700     		lsls	r7, r6, #2
 2365 0076 02EB8606 		add	r6, r2, r6, lsl #2
 2366 007a 7168     		ldr	r1, [r6, #4]
 2367 007c 0798     		ldr	r0, [sp, #28]
 2368 007e FFF7FEFF 		bl	calc_direct
 2369              	.LVL284:
 2370              		.loc 1 338 56 view .LVU566
 2371 0082 5B4B     		ldr	r3, .L151+28
 2372 0084 83FB0023 		smull	r2, r3, r3, r0
 2373 0088 0344     		add	r3, r3, r0
 2374 008a C017     		asrs	r0, r0, #31
 2375              		.loc 1 338 13 view .LVU567
 2376 008c C0EB6310 		rsb	r0, r0, r3, asr #5
 2377 0090 FFF7FEFF 		bl	__aeabi_i2f
 2378              	.LVL285:
 2379 0094 0146     		mov	r1, r0
 2380              	.LVL286:
 339:Core/Src/main.c ****       orders[i].isgot = 1;
 2381              		.loc 1 339 7 is_stmt 1 view .LVU568
 2382              		.loc 1 339 23 is_stmt 0 view .LVU569
 2383 0096 0123     		movs	r3, #1
 2384 0098 B373     		strb	r3, [r6, #14]
 340:Core/Src/main.c ****       arr[nd] = orders[i].depPos;
 2385              		.loc 1 340 7 is_stmt 1 view .LVU570
 2386              		.loc 1 340 15 is_stmt 0 view .LVU571
 2387 009a 55F807A0 		ldr	r10, [r5, r7]
 2388 009e 504B     		ldr	r3, .L151+12
 2389 00a0 43F828A0 		str	r10, [r3, r8, lsl #2]
 341:Core/Src/main.c ****       get_time[have_order_cnt] = ntime + nt;
 2390              		.loc 1 341 7 is_stmt 1 view .LVU572
 2391              		.loc 1 341 40 is_stmt 0 view .LVU573
 2392 00a4 0698     		ldr	r0, [sp, #24]	@ float
 2393              	.LVL287:
 2394              		.loc 1 341 40 view .LVU574
 2395 00a6 FFF7FEFF 		bl	__aeabi_fadd
 2396              	.LVL288:
 2397              		.loc 1 341 40 view .LVU575
 2398 00aa 8146     		mov	r9, r0
 2399              		.loc 1 341 15 view .LVU576
 2400 00ac 4B4F     		ldr	r7, .L151+8
 2401 00ae 3D68     		ldr	r5, [r7]
 2402              		.loc 1 341 32 view .LVU577
 2403 00b0 FFF7FEFF 		bl	__aeabi_f2iz
 2404              	.LVL289:
 2405 00b4 4F4B     		ldr	r3, .L151+32
 2406 00b6 43F82500 		str	r0, [r3, r5, lsl #2]
 342:Core/Src/main.c ****       have_order[have_order_cnt ++] = orders[i];
 2407              		.loc 1 342 7 is_stmt 1 view .LVU578
 2408              		.loc 1 342 33 is_stmt 0 view .LVU579
 2409 00ba 6B1C     		adds	r3, r5, #1
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 52


 2410 00bc 3B60     		str	r3, [r7]
 2411              		.loc 1 342 37 view .LVU580
 2412 00be 05EB8503 		add	r3, r5, r5, lsl #2
 2413 00c2 4D4D     		ldr	r5, .L151+36
 2414 00c4 05EB8305 		add	r5, r5, r3, lsl #2
 2415 00c8 B446     		mov	ip, r6
 2416 00ca BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 2417 00ce 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 2418 00d0 DCF80030 		ldr	r3, [ip]
 2419 00d4 2B60     		str	r3, [r5]
 343:Core/Src/main.c ****       dfs(nd + 1,sc , ntime + nt , orders[i].depPos);
 2420              		.loc 1 343 7 is_stmt 1 view .LVU581
 2421 00d6 5346     		mov	r3, r10
 2422 00d8 4A46     		mov	r2, r9
 2423 00da 0599     		ldr	r1, [sp, #20]	@ float
 2424 00dc 08F10100 		add	r0, r8, #1
 2425 00e0 FFF7FEFF 		bl	dfs
 2426              	.LVL290:
 344:Core/Src/main.c ****       have_order_cnt --;
 2427              		.loc 1 344 7 view .LVU582
 2428              		.loc 1 344 22 is_stmt 0 view .LVU583
 2429 00e4 3B68     		ldr	r3, [r7]
 2430 00e6 013B     		subs	r3, r3, #1
 2431 00e8 3B60     		str	r3, [r7]
 345:Core/Src/main.c ****       orders[i].isgot = 0;
 2432              		.loc 1 345 7 is_stmt 1 view .LVU584
 2433              		.loc 1 345 23 is_stmt 0 view .LVU585
 2434 00ea 0023     		movs	r3, #0
 2435 00ec B373     		strb	r3, [r6, #14]
 2436 00ee B1E7     		b	.L144
 2437              	.LVL291:
 2438              	.L148:
 2439              		.loc 1 345 23 view .LVU586
 2440              	.LBE29:
 336:Core/Src/main.c ****     if(!orders[i].isgot){
 2441              		.loc 1 336 11 view .LVU587
 2442 00f0 0024     		movs	r4, #0
 2443              	.LVL292:
 336:Core/Src/main.c ****     if(!orders[i].isgot){
 2444              		.loc 1 336 11 view .LVU588
 2445 00f2 B0E7     		b	.L142
 2446              	.LVL293:
 2447              	.L147:
 336:Core/Src/main.c ****     if(!orders[i].isgot){
 2448              		.loc 1 336 11 view .LVU589
 2449              	.LBE30:
 2450              	.LBB31:
 2451              	.LBB32:
 346:Core/Src/main.c ****     }
 347:Core/Src/main.c ****   for(int i=0;i<have_order_cnt;i++){
 348:Core/Src/main.c ****       float nt = calc_direct(now , have_order[i] . desPos) / 45;
 2452              		.loc 1 348 7 is_stmt 1 discriminator 3 view .LVU590
 2453              		.loc 1 348 18 is_stmt 0 discriminator 3 view .LVU591
 2454 00f4 DFF80091 		ldr	r9, .L151+36
 2455 00f8 4FEA8A07 		lsl	r7, r10, #2
 2456 00fc 0AEB8A04 		add	r4, r10, r10, lsl #2
 2457 0100 09EB8404 		add	r4, r9, r4, lsl #2
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 53


 2458 0104 6168     		ldr	r1, [r4, #4]
 2459 0106 0798     		ldr	r0, [sp, #28]
 2460 0108 FFF7FEFF 		bl	calc_direct
 2461              	.LVL294:
 2462              		.loc 1 348 60 discriminator 3 view .LVU592
 2463 010c 384B     		ldr	r3, .L151+28
 2464 010e 83FB0023 		smull	r2, r3, r3, r0
 2465 0112 0344     		add	r3, r3, r0
 2466 0114 C017     		asrs	r0, r0, #31
 2467              		.loc 1 348 13 discriminator 3 view .LVU593
 2468 0116 C0EB6310 		rsb	r0, r0, r3, asr #5
 2469 011a FFF7FEFF 		bl	__aeabi_i2f
 2470              	.LVL295:
 2471 011e 0146     		mov	r1, r0
 2472              	.LVL296:
 349:Core/Src/main.c ****       float nsc = getCommission(have_order[i] , ntime + nt - get_time[i]);
 2473              		.loc 1 349 7 is_stmt 1 discriminator 3 view .LVU594
 2474              		.loc 1 349 55 is_stmt 0 discriminator 3 view .LVU595
 2475 0120 0698     		ldr	r0, [sp, #24]	@ float
 2476              	.LVL297:
 2477              		.loc 1 349 55 discriminator 3 view .LVU596
 2478 0122 FFF7FEFF 		bl	__aeabi_fadd
 2479              	.LVL298:
 2480              		.loc 1 349 55 discriminator 3 view .LVU597
 2481 0126 0546     		mov	r5, r0
 2482              		.loc 1 349 70 discriminator 3 view .LVU598
 2483 0128 324E     		ldr	r6, .L151+32
 2484              		.loc 1 349 19 discriminator 3 view .LVU599
 2485 012a 56F82A00 		ldr	r0, [r6, r10, lsl #2]
 2486 012e FFF7FEFF 		bl	__aeabi_i2f
 2487              	.LVL299:
 2488 0132 0146     		mov	r1, r0
 2489 0134 0495     		str	r5, [sp, #16]	@ float
 2490 0136 2846     		mov	r0, r5
 2491 0138 FFF7FEFF 		bl	__aeabi_fsub
 2492              	.LVL300:
 2493 013c 0190     		str	r0, [sp, #4]	@ float
 2494 013e 2369     		ldr	r3, [r4, #16]
 2495 0140 0093     		str	r3, [sp]
 2496 0142 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 2497 0146 FFF7FEFF 		bl	getCommission
 2498              	.LVL301:
 2499 014a 0390     		str	r0, [sp, #12]	@ float
 2500              	.LVL302:
 350:Core/Src/main.c ****       arr[nd] = have_order[i] . desPos;
 2501              		.loc 1 350 7 is_stmt 1 discriminator 3 view .LVU600
 2502              		.loc 1 350 15 is_stmt 0 discriminator 3 view .LVU601
 2503 014c DFF890B0 		ldr	fp, .L151+12
 2504 0150 6368     		ldr	r3, [r4, #4]
 2505 0152 4BF82830 		str	r3, [fp, r8, lsl #2]
 351:Core/Src/main.c ****       swap(&have_order[i] , &have_order[have_order_cnt - 1] , sizeof (Position_edc24));
 2506              		.loc 1 351 7 is_stmt 1 discriminator 3 view .LVU602
 2507              		.loc 1 351 56 is_stmt 0 discriminator 3 view .LVU603
 2508 0156 214D     		ldr	r5, .L151+8
 2509 0158 2968     		ldr	r1, [r5]
 2510 015a 0139     		subs	r1, r1, #1
 2511              		.loc 1 351 29 discriminator 3 view .LVU604
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 54


 2512 015c 01EB8101 		add	r1, r1, r1, lsl #2
 2513              		.loc 1 351 7 discriminator 3 view .LVU605
 2514 0160 0422     		movs	r2, #4
 2515 0162 09EB8101 		add	r1, r9, r1, lsl #2
 2516 0166 2046     		mov	r0, r4
 2517              	.LVL303:
 2518              		.loc 1 351 7 discriminator 3 view .LVU606
 2519 0168 FFF7FEFF 		bl	swap
 2520              	.LVL304:
 352:Core/Src/main.c ****       swap(&get_time[have_order_cnt - 1] , &get_time[i] , sizeof (int));
 2521              		.loc 1 352 7 is_stmt 1 discriminator 3 view .LVU607
 2522              		.loc 1 352 37 is_stmt 0 discriminator 3 view .LVU608
 2523 016c 2868     		ldr	r0, [r5]
 2524 016e 0138     		subs	r0, r0, #1
 2525              		.loc 1 352 44 discriminator 3 view .LVU609
 2526 0170 3744     		add	r7, r7, r6
 2527              		.loc 1 352 7 discriminator 3 view .LVU610
 2528 0172 0422     		movs	r2, #4
 2529 0174 3946     		mov	r1, r7
 2530 0176 06EB8000 		add	r0, r6, r0, lsl #2
 2531 017a FFF7FEFF 		bl	swap
 2532              	.LVL305:
 353:Core/Src/main.c ****       have_order_cnt --;
 2533              		.loc 1 353 7 is_stmt 1 discriminator 3 view .LVU611
 2534              		.loc 1 353 22 is_stmt 0 discriminator 3 view .LVU612
 2535 017e 2B68     		ldr	r3, [r5]
 2536 0180 013B     		subs	r3, r3, #1
 2537 0182 2B60     		str	r3, [r5]
 354:Core/Src/main.c ****       dfs(nd + 1 , sc + nsc , ntime + nt , arr[nd]);
 2538              		.loc 1 354 7 is_stmt 1 discriminator 3 view .LVU613
 2539 0184 0399     		ldr	r1, [sp, #12]	@ float
 2540 0186 0598     		ldr	r0, [sp, #20]	@ float
 2541 0188 FFF7FEFF 		bl	__aeabi_fadd
 2542              	.LVL306:
 2543 018c 0146     		mov	r1, r0
 2544 018e 5BF82830 		ldr	r3, [fp, r8, lsl #2]
 2545 0192 049A     		ldr	r2, [sp, #16]	@ float
 2546 0194 08F10100 		add	r0, r8, #1
 2547 0198 FFF7FEFF 		bl	dfs
 2548              	.LVL307:
 355:Core/Src/main.c ****       have_order_cnt ++;
 2549              		.loc 1 355 7 discriminator 3 view .LVU614
 2550              		.loc 1 355 22 is_stmt 0 discriminator 3 view .LVU615
 2551 019c 2968     		ldr	r1, [r5]
 2552 019e 4B1C     		adds	r3, r1, #1
 2553 01a0 2B60     		str	r3, [r5]
 356:Core/Src/main.c ****       swap(&have_order[i] , &have_order[have_order_cnt - 1] , sizeof (Position_edc24));
 2554              		.loc 1 356 7 is_stmt 1 discriminator 3 view .LVU616
 2555              		.loc 1 356 29 is_stmt 0 discriminator 3 view .LVU617
 2556 01a2 01EB8101 		add	r1, r1, r1, lsl #2
 2557              		.loc 1 356 7 discriminator 3 view .LVU618
 2558 01a6 0422     		movs	r2, #4
 2559 01a8 09EB8101 		add	r1, r9, r1, lsl #2
 2560 01ac 2046     		mov	r0, r4
 2561 01ae FFF7FEFF 		bl	swap
 2562              	.LVL308:
 357:Core/Src/main.c ****       swap(&get_time[have_order_cnt - 1] , &get_time[i] , sizeof (int));
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 55


 2563              		.loc 1 357 7 is_stmt 1 discriminator 3 view .LVU619
 2564              		.loc 1 357 37 is_stmt 0 discriminator 3 view .LVU620
 2565 01b2 2868     		ldr	r0, [r5]
 2566 01b4 0138     		subs	r0, r0, #1
 2567              		.loc 1 357 7 discriminator 3 view .LVU621
 2568 01b6 0422     		movs	r2, #4
 2569 01b8 3946     		mov	r1, r7
 2570 01ba 06EB8000 		add	r0, r6, r0, lsl #2
 2571 01be FFF7FEFF 		bl	swap
 2572              	.LVL309:
 2573              	.LBE32:
 347:Core/Src/main.c ****       float nt = calc_direct(now , have_order[i] . desPos) / 45;
 2574              		.loc 1 347 32 is_stmt 1 discriminator 3 view .LVU622
 347:Core/Src/main.c ****       float nt = calc_direct(now , have_order[i] . desPos) / 45;
 2575              		.loc 1 347 33 is_stmt 0 discriminator 3 view .LVU623
 2576 01c2 0AF1010A 		add	r10, r10, #1
 2577              	.LVL310:
 2578              	.L146:
 347:Core/Src/main.c ****       float nt = calc_direct(now , have_order[i] . desPos) / 45;
 2579              		.loc 1 347 15 is_stmt 1 discriminator 1 view .LVU624
 347:Core/Src/main.c ****       float nt = calc_direct(now , have_order[i] . desPos) / 45;
 2580              		.loc 1 347 16 is_stmt 0 discriminator 1 view .LVU625
 2581 01c6 054B     		ldr	r3, .L151+8
 2582 01c8 1B68     		ldr	r3, [r3]
 347:Core/Src/main.c ****       float nt = calc_direct(now , have_order[i] . desPos) / 45;
 2583              		.loc 1 347 3 discriminator 1 view .LVU626
 2584 01ca 5345     		cmp	r3, r10
 2585 01cc 92DC     		bgt	.L147
 2586              	.LVL311:
 2587              	.L139:
 347:Core/Src/main.c ****       float nt = calc_direct(now , have_order[i] . desPos) / 45;
 2588              		.loc 1 347 3 discriminator 1 view .LVU627
 2589              	.LBE31:
 358:Core/Src/main.c ****     }
 359:Core/Src/main.c **** }
 2590              		.loc 1 359 1 view .LVU628
 2591 01ce 09B0     		add	sp, sp, #36
 2592              	.LCFI20:
 2593              		.cfi_def_cfa_offset 36
 2594              		@ sp needed
 2595 01d0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2596              	.LVL312:
 2597              	.L152:
 2598              		.loc 1 359 1 view .LVU629
 2599              		.align	2
 2600              	.L151:
 2601 01d4 00000000 		.word	.LANCHOR19
 2602 01d8 00000000 		.word	.LANCHOR20
 2603 01dc 00000000 		.word	.LANCHOR14
 2604 01e0 00000000 		.word	.LANCHOR22
 2605 01e4 00000000 		.word	.LANCHOR21
 2606 01e8 00000000 		.word	.LANCHOR18
 2607 01ec 00000000 		.word	.LANCHOR17
 2608 01f0 B7600BB6 		.word	-1240768329
 2609 01f4 00000000 		.word	.LANCHOR16
 2610 01f8 00000000 		.word	.LANCHOR15
 2611              		.cfi_endproc
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 56


 2612              	.LFE82:
 2614              		.global	__aeabi_dsub
 2615              		.section	.rodata.Solve1.str1.4,"aMS",%progbits,1
 2616              		.align	2
 2617              	.LC0:
 2618 0000 2825642C 		.ascii	"(%d,%d) (%d,%d) (%d,%d)\012\000"
 2618      25642920 
 2618      2825642C 
 2618      25642920 
 2618      2825642C 
 2619 0019 000000   		.align	2
 2620              	.LC1:
 2621 001c 252E6C66 		.ascii	"%.lf\012\000"
 2621      0A00
 2622              		.section	.text.Solve1,"ax",%progbits
 2623              		.align	1
 2624              		.global	Solve1
 2625              		.syntax unified
 2626              		.thumb
 2627              		.thumb_func
 2629              	Solve1:
 2630              	.LFB83:
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** void Solve1(){
 2631              		.loc 1 361 14 is_stmt 1 view -0
 2632              		.cfi_startproc
 2633              		@ args = 0, pretend = 0, frame = 168
 2634              		@ frame_needed = 0, uses_anonymous_args = 0
 2635 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 2636              	.LCFI21:
 2637              		.cfi_def_cfa_offset 32
 2638              		.cfi_offset 4, -32
 2639              		.cfi_offset 5, -28
 2640              		.cfi_offset 6, -24
 2641              		.cfi_offset 7, -20
 2642              		.cfi_offset 8, -16
 2643              		.cfi_offset 9, -12
 2644              		.cfi_offset 10, -8
 2645              		.cfi_offset 14, -4
 2646 0004 AEB0     		sub	sp, sp, #184
 2647              	.LCFI22:
 2648              		.cfi_def_cfa_offset 216
 362:Core/Src/main.c ****   static int tarid = -1 , tmpid = -1;
 2649              		.loc 1 362 3 view .LVU631
 363:Core/Src/main.c ****   static int is_mapped = 0;
 2650              		.loc 1 363 3 view .LVU632
 364:Core/Src/main.c ****   if(!is_mapped){
 2651              		.loc 1 364 3 view .LVU633
 2652              		.loc 1 364 6 is_stmt 0 view .LVU634
 2653 0006 C44B     		ldr	r3, .L229
 2654 0008 1D68     		ldr	r5, [r3]
 2655              		.loc 1 364 5 view .LVU635
 2656 000a D5B1     		cbz	r5, .L211
 2657              	.L154:
 365:Core/Src/main.c ****     is_mapped = 1;
 366:Core/Src/main.c ****     memset(block , 0 , sizeof block);
 367:Core/Src/main.c ****     for(int i=0;i<5;i++){
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 57


 368:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 369:Core/Src/main.c ****       enblock(B.pos_1.x , B.pos_1.y , B.pos_2.x , B.pos_2.y, 2);
 370:Core/Src/main.c ****     } //if I am fast enough,I can cross them
 371:Core/Src/main.c ****     enblock(38 , 38 , 107 , 40 , 1);
 372:Core/Src/main.c ****     enblock(147 , 38 , 216 , 40 , 1);    
 373:Core/Src/main.c ****     enblock(38 , 38 , 40 , 107 , 1);
 374:Core/Src/main.c ****     enblock(38 ,147, 40 ,  216 , 1);    
 375:Core/Src/main.c ****     enblock(38 , 214 , 107 , 216, 1);    
 376:Core/Src/main.c ****     enblock(147 , 214 , 216 , 216 , 1);
 377:Core/Src/main.c ****     enblock(214 , 38 , 216 , 107 , 1);
 378:Core/Src/main.c ****     enblock(214 , 147 , 216 , 216 , 1);
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****     //如何写安装充电柱�?
 381:Core/Src/main.c ****     orders[cnt_order].depPos = GetPosition(39,126) ,  orders[cnt_order].desPos = GetPosition(40,126
 382:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 383:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 384:Core/Src/main.c ****     for(int i=0;i<N;i++)
 385:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 386:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 387:Core/Src/main.c ****    
 388:Core/Src/main.c ****     cnt_order ++;
 389:Core/Src/main.c ****     orders[cnt_order].depPos = GetPosition(215,126);orders[cnt_order].desPos = GetPosition(214,126)
 390:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 391:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 392:Core/Src/main.c ****     for(int i=0;i<N;i++)
 393:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 394:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 395:Core/Src/main.c ****    
 396:Core/Src/main.c ****     cnt_order ++;
 397:Core/Src/main.c ****     orders[cnt_order].depPos  = GetPosition(126,39); orders[cnt_order].desPos = GetPosition(126,40)
 398:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 399:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 400:Core/Src/main.c ****     for(int i=0;i<N;i++)
 401:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 402:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 403:Core/Src/main.c ****    
 404:Core/Src/main.c ****     cnt_order ++;
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****     Pre_dis();
 407:Core/Src/main.c ****   }
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   // restore new order
 410:Core/Src/main.c ****   Order_edc24 new_order = getLatestPendingOrder(); // 还没领取的第�?个订�?
 2658              		.loc 1 410 3 is_stmt 1 view .LVU636
 2659              		.loc 1 410 27 is_stmt 0 view .LVU637
 2660 000c 1FA8     		add	r0, sp, #124
 2661 000e FFF7FEFF 		bl	getLatestPendingOrder
 2662              	.LVL313:
 411:Core/Src/main.c ****   if(new_order.orderId!=-1 && (cnt_order == 0 || new_order.orderId != orders[cnt_order - 1].orderId
 2663              		.loc 1 411 3 is_stmt 1 view .LVU638
 2664              		.loc 1 411 15 is_stmt 0 view .LVU639
 2665 0012 BDF98820 		ldrsh	r2, [sp, #136]
 2666              		.loc 1 411 5 view .LVU640
 2667 0016 B2F1FF3F 		cmp	r2, #-1
 2668 001a 00F07B81 		beq	.L163
 2669              		.loc 1 411 42 discriminator 1 view .LVU641
 2670 001e BF4B     		ldr	r3, .L229+4
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 58


 2671 0020 1C68     		ldr	r4, [r3]
 2672              		.loc 1 411 28 discriminator 1 view .LVU642
 2673 0022 002C     		cmp	r4, #0
 2674 0024 00F06681 		beq	.L165
 2675              		.loc 1 411 88 discriminator 2 view .LVU643
 2676 0028 013C     		subs	r4, r4, #1
 2677              		.loc 1 411 92 discriminator 2 view .LVU644
 2678 002a 04EB8404 		add	r4, r4, r4, lsl #2
 2679 002e BC4B     		ldr	r3, .L229+8
 2680 0030 03EB8404 		add	r4, r3, r4, lsl #2
 2681 0034 B4F90C30 		ldrsh	r3, [r4, #12]
 2682              		.loc 1 411 47 discriminator 2 view .LVU645
 2683 0038 9A42     		cmp	r2, r3
 2684 003a 00F06B81 		beq	.L163
 2685 003e 0024     		movs	r4, #0
 2686 0040 58E1     		b	.L165
 2687              	.L211:
 365:Core/Src/main.c ****     is_mapped = 1;
 2688              		.loc 1 365 5 is_stmt 1 view .LVU646
 365:Core/Src/main.c ****     is_mapped = 1;
 2689              		.loc 1 365 15 is_stmt 0 view .LVU647
 2690 0042 0122     		movs	r2, #1
 2691 0044 1A60     		str	r2, [r3]
 366:Core/Src/main.c ****     for(int i=0;i<5;i++){
 2692              		.loc 1 366 5 is_stmt 1 view .LVU648
 2693 0046 4FF48042 		mov	r2, #16384
 2694 004a 0021     		movs	r1, #0
 2695 004c B548     		ldr	r0, .L229+12
 2696 004e FFF7FEFF 		bl	memset
 2697              	.LVL314:
 367:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 2698              		.loc 1 367 5 view .LVU649
 2699              	.LBB33:
 367:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 2700              		.loc 1 367 9 view .LVU650
 367:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 2701              		.loc 1 367 13 is_stmt 0 view .LVU651
 2702 0052 2C46     		mov	r4, r5
 367:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 2703              		.loc 1 367 5 view .LVU652
 2704 0054 10E0     		b	.L155
 2705              	.LVL315:
 2706              	.L156:
 2707              	.LBB34:
 368:Core/Src/main.c ****       enblock(B.pos_1.x , B.pos_1.y , B.pos_2.x , B.pos_2.y, 2);
 2708              		.loc 1 368 7 is_stmt 1 discriminator 3 view .LVU653
 368:Core/Src/main.c ****       enblock(B.pos_1.x , B.pos_1.y , B.pos_2.x , B.pos_2.y, 2);
 2709              		.loc 1 368 25 is_stmt 0 discriminator 3 view .LVU654
 2710 0056 E1B2     		uxtb	r1, r4
 2711 0058 12A8     		add	r0, sp, #72
 2712 005a FFF7FEFF 		bl	getOneBarrier
 2713              	.LVL316:
 369:Core/Src/main.c ****     } //if I am fast enough,I can cross them
 2714              		.loc 1 369 7 is_stmt 1 discriminator 3 view .LVU655
 2715 005e 0223     		movs	r3, #2
 2716 0060 0093     		str	r3, [sp]
 2717 0062 BDF94E30 		ldrsh	r3, [sp, #78]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 59


 2718 0066 BDF94C20 		ldrsh	r2, [sp, #76]
 2719 006a BDF94A10 		ldrsh	r1, [sp, #74]
 2720 006e BDF94800 		ldrsh	r0, [sp, #72]
 2721 0072 FFF7FEFF 		bl	enblock
 2722              	.LVL317:
 2723              	.LBE34:
 367:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 2724              		.loc 1 367 21 discriminator 3 view .LVU656
 367:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 2725              		.loc 1 367 22 is_stmt 0 discriminator 3 view .LVU657
 2726 0076 0134     		adds	r4, r4, #1
 2727              	.LVL318:
 2728              	.L155:
 367:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 2729              		.loc 1 367 17 is_stmt 1 discriminator 1 view .LVU658
 367:Core/Src/main.c ****       Barrier_edc24 B = getOneBarrier(i);
 2730              		.loc 1 367 5 is_stmt 0 discriminator 1 view .LVU659
 2731 0078 042C     		cmp	r4, #4
 2732 007a ECDD     		ble	.L156
 2733              	.LBE33:
 371:Core/Src/main.c ****     enblock(147 , 38 , 216 , 40 , 1);    
 2734              		.loc 1 371 5 is_stmt 1 view .LVU660
 2735 007c 0124     		movs	r4, #1
 2736              	.LVL319:
 371:Core/Src/main.c ****     enblock(147 , 38 , 216 , 40 , 1);    
 2737              		.loc 1 371 5 is_stmt 0 view .LVU661
 2738 007e 0094     		str	r4, [sp]
 2739 0080 2823     		movs	r3, #40
 2740 0082 6B22     		movs	r2, #107
 2741 0084 2621     		movs	r1, #38
 2742 0086 0846     		mov	r0, r1
 2743 0088 FFF7FEFF 		bl	enblock
 2744              	.LVL320:
 372:Core/Src/main.c ****     enblock(38 , 38 , 40 , 107 , 1);
 2745              		.loc 1 372 5 is_stmt 1 view .LVU662
 2746 008c 0094     		str	r4, [sp]
 2747 008e 2823     		movs	r3, #40
 2748 0090 D822     		movs	r2, #216
 2749 0092 2621     		movs	r1, #38
 2750 0094 9320     		movs	r0, #147
 2751 0096 FFF7FEFF 		bl	enblock
 2752              	.LVL321:
 373:Core/Src/main.c ****     enblock(38 ,147, 40 ,  216 , 1);    
 2753              		.loc 1 373 5 view .LVU663
 2754 009a 0094     		str	r4, [sp]
 2755 009c 6B23     		movs	r3, #107
 2756 009e 2822     		movs	r2, #40
 2757 00a0 2621     		movs	r1, #38
 2758 00a2 0846     		mov	r0, r1
 2759 00a4 FFF7FEFF 		bl	enblock
 2760              	.LVL322:
 374:Core/Src/main.c ****     enblock(38 , 214 , 107 , 216, 1);    
 2761              		.loc 1 374 5 view .LVU664
 2762 00a8 0094     		str	r4, [sp]
 2763 00aa D823     		movs	r3, #216
 2764 00ac 2822     		movs	r2, #40
 2765 00ae 9321     		movs	r1, #147
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 60


 2766 00b0 2620     		movs	r0, #38
 2767 00b2 FFF7FEFF 		bl	enblock
 2768              	.LVL323:
 375:Core/Src/main.c ****     enblock(147 , 214 , 216 , 216 , 1);
 2769              		.loc 1 375 5 view .LVU665
 2770 00b6 0094     		str	r4, [sp]
 2771 00b8 D823     		movs	r3, #216
 2772 00ba 6B22     		movs	r2, #107
 2773 00bc D621     		movs	r1, #214
 2774 00be 2620     		movs	r0, #38
 2775 00c0 FFF7FEFF 		bl	enblock
 2776              	.LVL324:
 376:Core/Src/main.c ****     enblock(214 , 38 , 216 , 107 , 1);
 2777              		.loc 1 376 5 view .LVU666
 2778 00c4 0094     		str	r4, [sp]
 2779 00c6 D823     		movs	r3, #216
 2780 00c8 1A46     		mov	r2, r3
 2781 00ca D621     		movs	r1, #214
 2782 00cc 9320     		movs	r0, #147
 2783 00ce FFF7FEFF 		bl	enblock
 2784              	.LVL325:
 377:Core/Src/main.c ****     enblock(214 , 147 , 216 , 216 , 1);
 2785              		.loc 1 377 5 view .LVU667
 2786 00d2 0094     		str	r4, [sp]
 2787 00d4 6B23     		movs	r3, #107
 2788 00d6 D822     		movs	r2, #216
 2789 00d8 2621     		movs	r1, #38
 2790 00da D620     		movs	r0, #214
 2791 00dc FFF7FEFF 		bl	enblock
 2792              	.LVL326:
 378:Core/Src/main.c **** 
 2793              		.loc 1 378 5 view .LVU668
 2794 00e0 0094     		str	r4, [sp]
 2795 00e2 D823     		movs	r3, #216
 2796 00e4 1A46     		mov	r2, r3
 2797 00e6 9321     		movs	r1, #147
 2798 00e8 D620     		movs	r0, #214
 2799 00ea FFF7FEFF 		bl	enblock
 2800              	.LVL327:
 381:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2801              		.loc 1 381 5 view .LVU669
 381:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2802              		.loc 1 381 22 is_stmt 0 view .LVU670
 2803 00ee 8B4B     		ldr	r3, .L229+4
 2804 00f0 1F68     		ldr	r7, [r3]
 381:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2805              		.loc 1 381 32 view .LVU671
 2806 00f2 8B4E     		ldr	r6, .L229+8
 2807 00f4 07EB8704 		add	r4, r7, r7, lsl #2
 2808 00f8 4FEA8409 		lsl	r9, r4, #2
 2809 00fc 06EB8404 		add	r4, r6, r4, lsl #2
 2810 0100 7E21     		movs	r1, #126
 2811 0102 2720     		movs	r0, #39
 2812 0104 FFF7FEFF 		bl	GetPosition
 2813              	.LVL328:
 2814 0108 46F80900 		str	r0, [r6, r9]
 381:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 61


 2815              		.loc 1 381 82 view .LVU672
 2816 010c 7E21     		movs	r1, #126
 2817 010e 2820     		movs	r0, #40
 2818 0110 FFF7FEFF 		bl	GetPosition
 2819              	.LVL329:
 2820 0114 6060     		str	r0, [r4, #4]
 382:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2821              		.loc 1 382 5 is_stmt 1 view .LVU673
 382:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2822              		.loc 1 382 34 is_stmt 0 view .LVU674
 2823 0116 844B     		ldr	r3, .L229+16
 2824 0118 2361     		str	r3, [r4, #16]	@ float
 382:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2825              		.loc 1 382 40 is_stmt 1 view .LVU675
 382:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2826              		.loc 1 382 68 is_stmt 0 view .LVU676
 2827 011a 6423     		movs	r3, #100
 2828 011c A360     		str	r3, [r4, #8]
 383:Core/Src/main.c ****     for(int i=0;i<N;i++)
 2829              		.loc 1 383 5 is_stmt 1 view .LVU677
 383:Core/Src/main.c ****     for(int i=0;i<N;i++)
 2830              		.loc 1 383 29 is_stmt 0 view .LVU678
 2831 011e 0022     		movs	r2, #0
 2832 0120 A273     		strb	r2, [r4, #14]
 384:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2833              		.loc 1 384 5 is_stmt 1 view .LVU679
 2834              	.LBB35:
 384:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2835              		.loc 1 384 9 view .LVU680
 2836              	.LVL330:
 384:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2837              		.loc 1 384 13 is_stmt 0 view .LVU681
 2838 0122 2E46     		mov	r6, r5
 384:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2839              		.loc 1 384 5 view .LVU682
 2840 0124 2AE0     		b	.L157
 2841              	.LVL331:
 2842              	.L158:
 385:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 2843              		.loc 1 385 7 is_stmt 1 discriminator 3 view .LVU683
 385:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 2844              		.loc 1 385 29 is_stmt 0 discriminator 3 view .LVU684
 2845 0126 DFF8F4A1 		ldr	r10, .L229+4
 2846 012a DAF80040 		ldr	r4, [r10]
 2847 012e DFF8FC91 		ldr	r9, .L229+20
 2848 0132 DFF8EC81 		ldr	r8, .L229+8
 2849 0136 04EB8403 		add	r3, r4, r4, lsl #2
 2850 013a 59F82610 		ldr	r1, [r9, r6, lsl #2]
 2851 013e 58F82300 		ldr	r0, [r8, r3, lsl #2]
 2852 0142 FFF7FEFF 		bl	calc_direct
 2853              	.LVL332:
 385:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 2854              		.loc 1 385 27 discriminator 3 view .LVU685
 2855 0146 7A4F     		ldr	r7, .L229+24
 2856 0148 04EB4404 		add	r4, r4, r4, lsl #1
 2857 014c 06EB8403 		add	r3, r6, r4, lsl #2
 2858 0150 47F83300 		str	r0, [r7, r3, lsl #3]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 62


 386:Core/Src/main.c ****    
 2859              		.loc 1 386 29 discriminator 3 view .LVU686
 2860 0154 DAF80040 		ldr	r4, [r10]
 2861 0158 04EB8403 		add	r3, r4, r4, lsl #2
 2862 015c 08EB8308 		add	r8, r8, r3, lsl #2
 2863 0160 59F82610 		ldr	r1, [r9, r6, lsl #2]
 2864 0164 D8F80400 		ldr	r0, [r8, #4]
 2865 0168 FFF7FEFF 		bl	calc_direct
 2866              	.LVL333:
 386:Core/Src/main.c ****    
 2867              		.loc 1 386 27 discriminator 3 view .LVU687
 2868 016c 04EB4404 		add	r4, r4, r4, lsl #1
 2869 0170 06EB8403 		add	r3, r6, r4, lsl #2
 2870 0174 07EBC303 		add	r3, r7, r3, lsl #3
 2871 0178 5860     		str	r0, [r3, #4]
 384:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2872              		.loc 1 384 21 is_stmt 1 discriminator 3 view .LVU688
 384:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2873              		.loc 1 384 22 is_stmt 0 discriminator 3 view .LVU689
 2874 017a 0136     		adds	r6, r6, #1
 2875              	.LVL334:
 2876              	.L157:
 384:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2877              		.loc 1 384 17 is_stmt 1 discriminator 1 view .LVU690
 384:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2878              		.loc 1 384 5 is_stmt 0 discriminator 1 view .LVU691
 2879 017c 0B2E     		cmp	r6, #11
 2880 017e D2DD     		ble	.L158
 2881              	.LBE35:
 388:Core/Src/main.c ****     orders[cnt_order].depPos = GetPosition(215,126);orders[cnt_order].desPos = GetPosition(214,126)
 2882              		.loc 1 388 5 is_stmt 1 view .LVU692
 388:Core/Src/main.c ****     orders[cnt_order].depPos = GetPosition(215,126);orders[cnt_order].desPos = GetPosition(214,126)
 2883              		.loc 1 388 15 is_stmt 0 view .LVU693
 2884 0180 664B     		ldr	r3, .L229+4
 2885 0182 1C68     		ldr	r4, [r3]
 2886 0184 0134     		adds	r4, r4, #1
 2887 0186 1C60     		str	r4, [r3]
 389:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2888              		.loc 1 389 5 is_stmt 1 view .LVU694
 389:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2889              		.loc 1 389 32 is_stmt 0 view .LVU695
 2890 0188 654F     		ldr	r7, .L229+8
 2891 018a 04EB8406 		add	r6, r4, r4, lsl #2
 2892              	.LVL335:
 389:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2893              		.loc 1 389 32 view .LVU696
 2894 018e 4FEA8609 		lsl	r9, r6, #2
 2895 0192 07EB8606 		add	r6, r7, r6, lsl #2
 2896 0196 7E21     		movs	r1, #126
 2897 0198 D720     		movs	r0, #215
 2898 019a FFF7FEFF 		bl	GetPosition
 2899              	.LVL336:
 2900 019e 47F80900 		str	r0, [r7, r9]
 389:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2901              		.loc 1 389 53 is_stmt 1 view .LVU697
 389:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2902              		.loc 1 389 80 is_stmt 0 view .LVU698
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 63


 2903 01a2 7E21     		movs	r1, #126
 2904 01a4 D620     		movs	r0, #214
 2905 01a6 FFF7FEFF 		bl	GetPosition
 2906              	.LVL337:
 2907 01aa 7060     		str	r0, [r6, #4]
 390:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2908              		.loc 1 390 5 is_stmt 1 view .LVU699
 390:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2909              		.loc 1 390 34 is_stmt 0 view .LVU700
 2910 01ac 5E4B     		ldr	r3, .L229+16
 2911 01ae 3361     		str	r3, [r6, #16]	@ float
 390:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2912              		.loc 1 390 40 is_stmt 1 view .LVU701
 390:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2913              		.loc 1 390 68 is_stmt 0 view .LVU702
 2914 01b0 6423     		movs	r3, #100
 2915 01b2 B360     		str	r3, [r6, #8]
 391:Core/Src/main.c ****     for(int i=0;i<N;i++)
 2916              		.loc 1 391 5 is_stmt 1 view .LVU703
 391:Core/Src/main.c ****     for(int i=0;i<N;i++)
 2917              		.loc 1 391 29 is_stmt 0 view .LVU704
 2918 01b4 0022     		movs	r2, #0
 2919 01b6 B273     		strb	r2, [r6, #14]
 392:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2920              		.loc 1 392 5 is_stmt 1 view .LVU705
 2921              	.LBB36:
 392:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2922              		.loc 1 392 9 view .LVU706
 2923              	.LVL338:
 392:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2924              		.loc 1 392 13 is_stmt 0 view .LVU707
 2925 01b8 2E46     		mov	r6, r5
 392:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2926              		.loc 1 392 5 view .LVU708
 2927 01ba 2AE0     		b	.L159
 2928              	.LVL339:
 2929              	.L160:
 393:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 2930              		.loc 1 393 7 is_stmt 1 discriminator 3 view .LVU709
 393:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 2931              		.loc 1 393 29 is_stmt 0 discriminator 3 view .LVU710
 2932 01bc DFF85CA1 		ldr	r10, .L229+4
 2933 01c0 DAF80040 		ldr	r4, [r10]
 2934 01c4 DFF86491 		ldr	r9, .L229+20
 2935 01c8 DFF85481 		ldr	r8, .L229+8
 2936 01cc 04EB8403 		add	r3, r4, r4, lsl #2
 2937 01d0 59F82610 		ldr	r1, [r9, r6, lsl #2]
 2938 01d4 58F82300 		ldr	r0, [r8, r3, lsl #2]
 2939 01d8 FFF7FEFF 		bl	calc_direct
 2940              	.LVL340:
 393:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 2941              		.loc 1 393 27 discriminator 3 view .LVU711
 2942 01dc 544F     		ldr	r7, .L229+24
 2943 01de 04EB4404 		add	r4, r4, r4, lsl #1
 2944 01e2 06EB8403 		add	r3, r6, r4, lsl #2
 2945 01e6 47F83300 		str	r0, [r7, r3, lsl #3]
 394:Core/Src/main.c ****    
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 64


 2946              		.loc 1 394 29 discriminator 3 view .LVU712
 2947 01ea DAF80040 		ldr	r4, [r10]
 2948 01ee 04EB8403 		add	r3, r4, r4, lsl #2
 2949 01f2 08EB8308 		add	r8, r8, r3, lsl #2
 2950 01f6 59F82610 		ldr	r1, [r9, r6, lsl #2]
 2951 01fa D8F80400 		ldr	r0, [r8, #4]
 2952 01fe FFF7FEFF 		bl	calc_direct
 2953              	.LVL341:
 394:Core/Src/main.c ****    
 2954              		.loc 1 394 27 discriminator 3 view .LVU713
 2955 0202 04EB4404 		add	r4, r4, r4, lsl #1
 2956 0206 06EB8403 		add	r3, r6, r4, lsl #2
 2957 020a 07EBC303 		add	r3, r7, r3, lsl #3
 2958 020e 5860     		str	r0, [r3, #4]
 392:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2959              		.loc 1 392 21 is_stmt 1 discriminator 3 view .LVU714
 392:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2960              		.loc 1 392 22 is_stmt 0 discriminator 3 view .LVU715
 2961 0210 0136     		adds	r6, r6, #1
 2962              	.LVL342:
 2963              	.L159:
 392:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2964              		.loc 1 392 17 is_stmt 1 discriminator 1 view .LVU716
 392:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 2965              		.loc 1 392 5 is_stmt 0 discriminator 1 view .LVU717
 2966 0212 0B2E     		cmp	r6, #11
 2967 0214 D2DD     		ble	.L160
 2968              	.LBE36:
 396:Core/Src/main.c ****     orders[cnt_order].depPos  = GetPosition(126,39); orders[cnt_order].desPos = GetPosition(126,40)
 2969              		.loc 1 396 5 is_stmt 1 view .LVU718
 396:Core/Src/main.c ****     orders[cnt_order].depPos  = GetPosition(126,39); orders[cnt_order].desPos = GetPosition(126,40)
 2970              		.loc 1 396 15 is_stmt 0 view .LVU719
 2971 0216 414B     		ldr	r3, .L229+4
 2972 0218 1C68     		ldr	r4, [r3]
 2973 021a 0134     		adds	r4, r4, #1
 2974 021c 1C60     		str	r4, [r3]
 397:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2975              		.loc 1 397 5 is_stmt 1 view .LVU720
 397:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2976              		.loc 1 397 33 is_stmt 0 view .LVU721
 2977 021e 404F     		ldr	r7, .L229+8
 2978 0220 04EB8406 		add	r6, r4, r4, lsl #2
 2979              	.LVL343:
 397:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2980              		.loc 1 397 33 view .LVU722
 2981 0224 4FEA8609 		lsl	r9, r6, #2
 2982 0228 07EB8606 		add	r6, r7, r6, lsl #2
 2983 022c 2721     		movs	r1, #39
 2984 022e 7E20     		movs	r0, #126
 2985 0230 FFF7FEFF 		bl	GetPosition
 2986              	.LVL344:
 2987 0234 47F80900 		str	r0, [r7, r9]
 397:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2988              		.loc 1 397 54 is_stmt 1 view .LVU723
 397:Core/Src/main.c ****     orders[cnt_order].commission = 100;orders[cnt_order].timeLimit = 100;
 2989              		.loc 1 397 81 is_stmt 0 view .LVU724
 2990 0238 2821     		movs	r1, #40
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 65


 2991 023a 7E20     		movs	r0, #126
 2992 023c FFF7FEFF 		bl	GetPosition
 2993              	.LVL345:
 2994 0240 7060     		str	r0, [r6, #4]
 398:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2995              		.loc 1 398 5 is_stmt 1 view .LVU725
 398:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2996              		.loc 1 398 34 is_stmt 0 view .LVU726
 2997 0242 394B     		ldr	r3, .L229+16
 2998 0244 3361     		str	r3, [r6, #16]	@ float
 398:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 2999              		.loc 1 398 40 is_stmt 1 view .LVU727
 398:Core/Src/main.c ****     orders[cnt_order].isgot = 0;
 3000              		.loc 1 398 68 is_stmt 0 view .LVU728
 3001 0246 6423     		movs	r3, #100
 3002 0248 B360     		str	r3, [r6, #8]
 399:Core/Src/main.c ****     for(int i=0;i<N;i++)
 3003              		.loc 1 399 5 is_stmt 1 view .LVU729
 399:Core/Src/main.c ****     for(int i=0;i<N;i++)
 3004              		.loc 1 399 29 is_stmt 0 view .LVU730
 3005 024a 0022     		movs	r2, #0
 3006 024c B273     		strb	r2, [r6, #14]
 400:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 3007              		.loc 1 400 5 is_stmt 1 view .LVU731
 3008              	.LBB37:
 400:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 3009              		.loc 1 400 9 view .LVU732
 3010              	.LVL346:
 400:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 3011              		.loc 1 400 5 is_stmt 0 view .LVU733
 3012 024e 28E0     		b	.L161
 3013              	.LVL347:
 3014              	.L162:
 401:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 3015              		.loc 1 401 7 is_stmt 1 discriminator 3 view .LVU734
 401:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 3016              		.loc 1 401 29 is_stmt 0 discriminator 3 view .LVU735
 3017 0250 DFF8C890 		ldr	r9, .L229+4
 3018 0254 D9F80040 		ldr	r4, [r9]
 3019 0258 DFF8D080 		ldr	r8, .L229+20
 3020 025c 304F     		ldr	r7, .L229+8
 3021 025e 04EB8403 		add	r3, r4, r4, lsl #2
 3022 0262 58F82510 		ldr	r1, [r8, r5, lsl #2]
 3023 0266 57F82300 		ldr	r0, [r7, r3, lsl #2]
 3024 026a FFF7FEFF 		bl	calc_direct
 3025              	.LVL348:
 401:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(orders[cnt_order].desPos , P[i]);
 3026              		.loc 1 401 27 discriminator 3 view .LVU736
 3027 026e 304E     		ldr	r6, .L229+24
 3028 0270 04EB4404 		add	r4, r4, r4, lsl #1
 3029 0274 05EB8403 		add	r3, r5, r4, lsl #2
 3030 0278 46F83300 		str	r0, [r6, r3, lsl #3]
 402:Core/Src/main.c ****    
 3031              		.loc 1 402 29 discriminator 3 view .LVU737
 3032 027c D9F80040 		ldr	r4, [r9]
 3033 0280 04EB8403 		add	r3, r4, r4, lsl #2
 3034 0284 07EB8307 		add	r7, r7, r3, lsl #2
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 66


 3035 0288 58F82510 		ldr	r1, [r8, r5, lsl #2]
 3036 028c 7868     		ldr	r0, [r7, #4]
 3037 028e FFF7FEFF 		bl	calc_direct
 3038              	.LVL349:
 402:Core/Src/main.c ****    
 3039              		.loc 1 402 27 discriminator 3 view .LVU738
 3040 0292 04EB4404 		add	r4, r4, r4, lsl #1
 3041 0296 05EB8403 		add	r3, r5, r4, lsl #2
 3042 029a 06EBC303 		add	r3, r6, r3, lsl #3
 3043 029e 5860     		str	r0, [r3, #4]
 400:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 3044              		.loc 1 400 21 is_stmt 1 discriminator 3 view .LVU739
 400:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 3045              		.loc 1 400 22 is_stmt 0 discriminator 3 view .LVU740
 3046 02a0 0135     		adds	r5, r5, #1
 3047              	.LVL350:
 3048              	.L161:
 400:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 3049              		.loc 1 400 17 is_stmt 1 discriminator 1 view .LVU741
 400:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(orders[cnt_order].depPos , P[i]),
 3050              		.loc 1 400 5 is_stmt 0 discriminator 1 view .LVU742
 3051 02a2 0B2D     		cmp	r5, #11
 3052 02a4 D4DD     		ble	.L162
 3053              	.LBE37:
 404:Core/Src/main.c **** 
 3054              		.loc 1 404 5 is_stmt 1 view .LVU743
 404:Core/Src/main.c **** 
 3055              		.loc 1 404 15 is_stmt 0 view .LVU744
 3056 02a6 1D4A     		ldr	r2, .L229+4
 3057 02a8 1368     		ldr	r3, [r2]
 3058 02aa 0133     		adds	r3, r3, #1
 3059 02ac 1360     		str	r3, [r2]
 406:Core/Src/main.c ****   }
 3060              		.loc 1 406 5 is_stmt 1 view .LVU745
 3061 02ae FFF7FEFF 		bl	Pre_dis
 3062              	.LVL351:
 3063 02b2 ABE6     		b	.L154
 3064              	.LVL352:
 3065              	.L166:
 3066              	.LBB38:
 412:Core/Src/main.c ****     for(int i=0;i<N;i++)
 413:Core/Src/main.c ****       CD[cnt_order][i][0] = calc_direct(new_order.depPos , P[i]),
 3067              		.loc 1 413 7 discriminator 3 view .LVU746
 3068              		.loc 1 413 23 is_stmt 0 discriminator 3 view .LVU747
 3069 02b4 DFF86480 		ldr	r8, .L229+4
 3070 02b8 D8F80050 		ldr	r5, [r8]
 3071              		.loc 1 413 29 discriminator 3 view .LVU748
 3072 02bc 1B4F     		ldr	r7, .L229+20
 3073 02be 57F82410 		ldr	r1, [r7, r4, lsl #2]
 3074 02c2 1F98     		ldr	r0, [sp, #124]
 3075 02c4 FFF7FEFF 		bl	calc_direct
 3076              	.LVL353:
 3077              		.loc 1 413 27 discriminator 3 view .LVU749
 3078 02c8 194E     		ldr	r6, .L229+24
 3079 02ca 05EB4505 		add	r5, r5, r5, lsl #1
 3080 02ce 04EB8503 		add	r3, r4, r5, lsl #2
 3081 02d2 46F83300 		str	r0, [r6, r3, lsl #3]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 67


 414:Core/Src/main.c ****       CD[cnt_order][i][1] = calc_direct(new_order.desPos , P[i]);
 3082              		.loc 1 414 23 discriminator 3 view .LVU750
 3083 02d6 D8F80050 		ldr	r5, [r8]
 3084              		.loc 1 414 29 discriminator 3 view .LVU751
 3085 02da 57F82410 		ldr	r1, [r7, r4, lsl #2]
 3086 02de 2098     		ldr	r0, [sp, #128]
 3087 02e0 FFF7FEFF 		bl	calc_direct
 3088              	.LVL354:
 3089              		.loc 1 414 27 discriminator 3 view .LVU752
 3090 02e4 05EB4505 		add	r5, r5, r5, lsl #1
 3091 02e8 04EB8503 		add	r3, r4, r5, lsl #2
 3092 02ec 06EBC303 		add	r3, r6, r3, lsl #3
 3093 02f0 5860     		str	r0, [r3, #4]
 412:Core/Src/main.c ****     for(int i=0;i<N;i++)
 3094              		.loc 1 412 21 is_stmt 1 discriminator 3 view .LVU753
 412:Core/Src/main.c ****     for(int i=0;i<N;i++)
 3095              		.loc 1 412 22 is_stmt 0 discriminator 3 view .LVU754
 3096 02f2 0134     		adds	r4, r4, #1
 3097              	.LVL355:
 3098              	.L165:
 412:Core/Src/main.c ****     for(int i=0;i<N;i++)
 3099              		.loc 1 412 17 is_stmt 1 discriminator 1 view .LVU755
 412:Core/Src/main.c ****     for(int i=0;i<N;i++)
 3100              		.loc 1 412 5 is_stmt 0 discriminator 1 view .LVU756
 3101 02f4 0B2C     		cmp	r4, #11
 3102 02f6 DDDD     		ble	.L166
 3103              	.LBE38:
 415:Core/Src/main.c ****     orders[cnt_order ++] = new_order;
 3104              		.loc 1 415 5 is_stmt 1 view .LVU757
 3105              		.loc 1 415 22 is_stmt 0 view .LVU758
 3106 02f8 084B     		ldr	r3, .L229+4
 3107 02fa 1C68     		ldr	r4, [r3]
 3108              	.LVL356:
 3109              		.loc 1 415 22 view .LVU759
 3110 02fc 621C     		adds	r2, r4, #1
 3111 02fe 1A60     		str	r2, [r3]
 3112              		.loc 1 415 26 view .LVU760
 3113 0300 04EB8403 		add	r3, r4, r4, lsl #2
 3114 0304 064C     		ldr	r4, .L229+8
 3115 0306 04EB8304 		add	r4, r4, r3, lsl #2
 3116 030a 1FAD     		add	r5, sp, #124
 3117 030c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 3118 030e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 3119 0310 2B68     		ldr	r3, [r5]
 3120 0312 2360     		str	r3, [r4]
 3121              	.L163:
 3122              	.LBB39:
 3123              	.LBB40:
 3124              	.LBB41:
 416:Core/Src/main.c ****   }
 417:Core/Src/main.c ****   for(int i=0;i<getOrderNum();i++){
 418:Core/Src/main.c ****     int id = getOneOrder(i).orderId;
 419:Core/Src/main.c ****     for(int j=0;j<cnt_order;j++)
 3125              		.loc 1 419 13 discriminator 1 view .LVU761
 3126 0314 0026     		movs	r6, #0
 3127 0316 37E0     		b	.L170
 3128              	.L230:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 68


 3129              		.align	2
 3130              	.L229:
 3131 0318 00000000 		.word	.LANCHOR23
 3132 031c 00000000 		.word	.LANCHOR18
 3133 0320 00000000 		.word	.LANCHOR17
 3134 0324 00000000 		.word	block
 3135 0328 0000C842 		.word	1120403456
 3136 032c 00000000 		.word	.LANCHOR10
 3137 0330 00000000 		.word	CD
 3138              	.LVL357:
 3139              	.L168:
 3140              		.loc 1 419 29 is_stmt 1 discriminator 2 view .LVU762
 3141              		.loc 1 419 30 is_stmt 0 discriminator 2 view .LVU763
 3142 0334 0134     		adds	r4, r4, #1
 3143              	.LVL358:
 3144              	.L167:
 3145              		.loc 1 419 17 is_stmt 1 discriminator 1 view .LVU764
 3146              		.loc 1 419 18 is_stmt 0 discriminator 1 view .LVU765
 3147 0336 A84B     		ldr	r3, .L231+8
 3148 0338 1B68     		ldr	r3, [r3]
 3149              		.loc 1 419 5 discriminator 1 view .LVU766
 3150 033a A342     		cmp	r3, r4
 3151 033c 23DD     		ble	.L212
 420:Core/Src/main.c ****       if(orders[j].orderId == id && orders[j].isgot == 0){
 3152              		.loc 1 420 7 is_stmt 1 view .LVU767
 3153              		.loc 1 420 19 is_stmt 0 view .LVU768
 3154 033e 04EB8403 		add	r3, r4, r4, lsl #2
 3155 0342 A64A     		ldr	r2, .L231+12
 3156 0344 02EB8303 		add	r3, r2, r3, lsl #2
 3157 0348 B3F90C30 		ldrsh	r3, [r3, #12]
 3158              		.loc 1 420 9 view .LVU769
 3159 034c 9D42     		cmp	r5, r3
 3160 034e F1D1     		bne	.L168
 3161              		.loc 1 420 46 discriminator 1 view .LVU770
 3162 0350 04EB8403 		add	r3, r4, r4, lsl #2
 3163 0354 02EB8303 		add	r3, r2, r3, lsl #2
 3164 0358 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 3165              		.loc 1 420 34 discriminator 1 view .LVU771
 3166 035a 002B     		cmp	r3, #0
 3167 035c EAD1     		bne	.L168
 421:Core/Src/main.c ****         orders[j].isgot = 1;
 3168              		.loc 1 421 9 is_stmt 1 view .LVU772
 3169              		.loc 1 421 25 is_stmt 0 view .LVU773
 3170 035e 04EB8403 		add	r3, r4, r4, lsl #2
 3171 0362 02EB8303 		add	r3, r2, r3, lsl #2
 3172 0366 0122     		movs	r2, #1
 3173 0368 9A73     		strb	r2, [r3, #14]
 422:Core/Src/main.c ****         Get_time[j] = getGameTime() / 1000;
 3174              		.loc 1 422 9 is_stmt 1 view .LVU774
 3175              		.loc 1 422 23 is_stmt 0 view .LVU775
 3176 036a FFF7FEFF 		bl	getGameTime
 3177              	.LVL359:
 3178              		.loc 1 422 37 view .LVU776
 3179 036e 9C4B     		ldr	r3, .L231+16
 3180 0370 83FB0023 		smull	r2, r3, r3, r0
 3181 0374 C017     		asrs	r0, r0, #31
 3182              		.loc 1 422 21 view .LVU777
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 69


 3183 0376 C0EBA310 		rsb	r0, r0, r3, asr #6
 3184 037a FFF7FEFF 		bl	__aeabi_i2f
 3185              	.LVL360:
 3186 037e 994B     		ldr	r3, .L231+20
 3187 0380 43F82400 		str	r0, [r3, r4, lsl #2]	@ float
 3188 0384 D6E7     		b	.L168
 3189              	.L212:
 3190              	.LBE41:
 3191              	.LBE40:
 417:Core/Src/main.c ****     int id = getOneOrder(i).orderId;
 3192              		.loc 1 417 31 is_stmt 1 discriminator 2 view .LVU778
 417:Core/Src/main.c ****     int id = getOneOrder(i).orderId;
 3193              		.loc 1 417 32 is_stmt 0 discriminator 2 view .LVU779
 3194 0386 0136     		adds	r6, r6, #1
 3195              	.LVL361:
 3196              	.L170:
 417:Core/Src/main.c ****     int id = getOneOrder(i).orderId;
 3197              		.loc 1 417 15 is_stmt 1 discriminator 1 view .LVU780
 417:Core/Src/main.c ****     int id = getOneOrder(i).orderId;
 3198              		.loc 1 417 17 is_stmt 0 discriminator 1 view .LVU781
 3199 0388 FFF7FEFF 		bl	getOrderNum
 3200              	.LVL362:
 417:Core/Src/main.c ****     int id = getOneOrder(i).orderId;
 3201              		.loc 1 417 3 discriminator 1 view .LVU782
 3202 038c B042     		cmp	r0, r6
 3203 038e 07DD     		ble	.L213
 3204              	.LBB43:
 418:Core/Src/main.c ****     for(int j=0;j<cnt_order;j++)
 3205              		.loc 1 418 5 is_stmt 1 view .LVU783
 418:Core/Src/main.c ****     for(int j=0;j<cnt_order;j++)
 3206              		.loc 1 418 14 is_stmt 0 view .LVU784
 3207 0390 F1B2     		uxtb	r1, r6
 3208 0392 24A8     		add	r0, sp, #144
 3209 0394 FFF7FEFF 		bl	getOneOrder
 3210              	.LVL363:
 418:Core/Src/main.c ****     for(int j=0;j<cnt_order;j++)
 3211              		.loc 1 418 28 view .LVU785
 3212 0398 BDF99C50 		ldrsh	r5, [sp, #156]
 3213              	.LVL364:
 419:Core/Src/main.c ****       if(orders[j].orderId == id && orders[j].isgot == 0){
 3214              		.loc 1 419 5 is_stmt 1 view .LVU786
 3215              	.LBB42:
 419:Core/Src/main.c ****       if(orders[j].orderId == id && orders[j].isgot == 0){
 3216              		.loc 1 419 9 view .LVU787
 419:Core/Src/main.c ****       if(orders[j].orderId == id && orders[j].isgot == 0){
 3217              		.loc 1 419 13 is_stmt 0 view .LVU788
 3218 039c 0024     		movs	r4, #0
 419:Core/Src/main.c ****       if(orders[j].orderId == id && orders[j].isgot == 0){
 3219              		.loc 1 419 5 view .LVU789
 3220 039e CAE7     		b	.L167
 3221              	.LVL365:
 3222              	.L213:
 419:Core/Src/main.c ****       if(orders[j].orderId == id && orders[j].isgot == 0){
 3223              		.loc 1 419 5 view .LVU790
 3224              	.LBE42:
 3225              	.LBE43:
 3226              	.LBE39:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 70


 423:Core/Src/main.c ****       }
 424:Core/Src/main.c ****   }
 425:Core/Src/main.c ****     
 426:Core/Src/main.c ****   Position_edc24 now = getVehiclePos();
 3227              		.loc 1 426 3 is_stmt 1 view .LVU791
 3228              		.loc 1 426 24 is_stmt 0 view .LVU792
 3229 03a0 FFF7FEFF 		bl	getVehiclePos
 3230              	.LVL366:
 3231 03a4 1E90     		str	r0, [sp, #120]
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   if(now.x >= 20 && now.x <= 240 && now.y >= 20 && now.y <= 240 
 3232              		.loc 1 428 3 is_stmt 1 view .LVU793
 3233              		.loc 1 428 9 is_stmt 0 view .LVU794
 3234 03a6 BDF97840 		ldrsh	r4, [sp, #120]
 3235              		.loc 1 428 18 view .LVU795
 3236 03aa A4F11403 		sub	r3, r4, #20
 3237 03ae 9BB2     		uxth	r3, r3
 3238              		.loc 1 428 5 view .LVU796
 3239 03b0 DC2B     		cmp	r3, #220
 3240 03b2 05D8     		bhi	.L172
 3241              		.loc 1 428 40 discriminator 1 view .LVU797
 3242 03b4 BDF97A30 		ldrsh	r3, [sp, #122]
 3243              		.loc 1 428 34 discriminator 1 view .LVU798
 3244 03b8 132B     		cmp	r3, #19
 3245 03ba 01DD     		ble	.L172
 3246              		.loc 1 428 49 discriminator 2 view .LVU799
 3247 03bc F02B     		cmp	r3, #240
 3248 03be 33DD     		ble	.L214
 3249              	.L172:
 3250              	.LBB44:
 429:Core/Src/main.c ****     && (getGameTime() - last_fix) >=600000 && (St.x == -1 || getGameTime() - start_fix <= 2000)){
 430:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 431:Core/Src/main.c ****       if((getGameTime() - start_fix) >= 1000)
 432:Core/Src/main.c ****         SetGoal(GetYaw() , 30);  
 433:Core/Src/main.c ****       else
 434:Core/Src/main.c ****         SetGoal(0,0) , St = now;
 435:Core/Src/main.c ****   }
 436:Core/Src/main.c ****   else{
 437:Core/Src/main.c ****     if(St.x != -1){
 3251              		.loc 1 437 5 is_stmt 1 view .LVU800
 3252              		.loc 1 437 10 is_stmt 0 view .LVU801
 3253 03c0 894B     		ldr	r3, .L231+24
 3254 03c2 B3F90000 		ldrsh	r0, [r3]
 3255              		.loc 1 437 7 view .LVU802
 3256 03c6 B0F1FF3F 		cmp	r0, #-1
 3257 03ca 68D1     		bne	.L215
 3258              	.LVL367:
 3259              	.L177:
 438:Core/Src/main.c ****       delta = -atan2(-St.y + now.y, -St.x + now.x) *180/pi - GetYaw();
 439:Core/Src/main.c ****       St = GetPosition(-1, -1);
 440:Core/Src/main.c ****       last_fix = getGameTime();
 441:Core/Src/main.c ****     }
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****     //tarid : destination -2, none -1, charge 0~2, order >2
 444:Core/Src/main.c ****     if( Touch(now, ulti_goal)){
 3260              		.loc 1 444 5 is_stmt 1 view .LVU803
 3261              		.loc 1 444 9 is_stmt 0 view .LVU804
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 71


 3262 03cc 874B     		ldr	r3, .L231+28
 3263 03ce 1968     		ldr	r1, [r3]
 3264 03d0 1E98     		ldr	r0, [sp, #120]
 3265 03d2 FFF7FEFF 		bl	Touch
 3266              	.LVL368:
 3267              		.loc 1 444 7 view .LVU805
 3268 03d6 B0B1     		cbz	r0, .L178
 445:Core/Src/main.c ****       if(tarid >= 0){
 3269              		.loc 1 445 7 is_stmt 1 view .LVU806
 3270              		.loc 1 445 16 is_stmt 0 view .LVU807
 3271 03d8 854B     		ldr	r3, .L231+32
 3272 03da 1B68     		ldr	r3, [r3]
 3273              		.loc 1 445 9 view .LVU808
 3274 03dc 002B     		cmp	r3, #0
 3275 03de 0BDB     		blt	.L179
 446:Core/Src/main.c ****         if(orders[tarid].isgot == 1) orders[tarid].commission = -100;
 3276              		.loc 1 446 9 is_stmt 1 view .LVU809
 3277              		.loc 1 446 25 is_stmt 0 view .LVU810
 3278 03e0 03EB8301 		add	r1, r3, r3, lsl #2
 3279 03e4 7D4A     		ldr	r2, .L231+12
 3280 03e6 02EB8102 		add	r2, r2, r1, lsl #2
 3281 03ea 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 3282              		.loc 1 446 11 view .LVU811
 3283 03ec 22B1     		cbz	r2, .L179
 3284              		.loc 1 446 38 is_stmt 1 discriminator 1 view .LVU812
 3285              		.loc 1 446 63 is_stmt 0 discriminator 1 view .LVU813
 3286 03ee 7B4A     		ldr	r2, .L231+12
 3287 03f0 02EB8102 		add	r2, r2, r1, lsl #2
 3288 03f4 7F49     		ldr	r1, .L231+36
 3289 03f6 1161     		str	r1, [r2, #16]	@ float
 3290              	.L179:
 447:Core/Src/main.c ****       }
 448:Core/Src/main.c ****       if(tarid <= 2 && tarid >= 0){
 3291              		.loc 1 448 7 is_stmt 1 view .LVU814
 3292              		.loc 1 448 9 is_stmt 0 view .LVU815
 3293 03f8 022B     		cmp	r3, #2
 3294 03fa 40F28980 		bls	.L216
 3295              	.L180:
 449:Core/Src/main.c ****         setChargingPile();
 450:Core/Src/main.c ****       }
 451:Core/Src/main.c ****       tarid = -1;
 3296              		.loc 1 451 7 is_stmt 1 view .LVU816
 3297              		.loc 1 451 13 is_stmt 0 view .LVU817
 3298 03fe 7C4B     		ldr	r3, .L231+32
 3299 0400 4FF0FF32 		mov	r2, #-1
 3300 0404 1A60     		str	r2, [r3]
 3301              	.L178:
 452:Core/Src/main.c ****     }
 453:Core/Src/main.c ****       
 454:Core/Src/main.c ****     //get a new ulti_goal
 455:Core/Src/main.c ****     int ordernum = getOrderNum();
 3302              		.loc 1 455 5 is_stmt 1 view .LVU818
 3303              		.loc 1 455 20 is_stmt 0 view .LVU819
 3304 0406 FFF7FEFF 		bl	getOrderNum
 3305              	.LVL369:
 3306 040a 0746     		mov	r7, r0
 3307              	.LVL370:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 72


 456:Core/Src/main.c ****     Position_edc24 tmp = ulti_goal;
 3308              		.loc 1 456 5 is_stmt 1 view .LVU820
 3309              		.loc 1 456 20 is_stmt 0 view .LVU821
 3310 040c 774B     		ldr	r3, .L231+28
 3311 040e 1B68     		ldr	r3, [r3]
 3312 0410 0593     		str	r3, [sp, #20]
 457:Core/Src/main.c ****     //u1_printf("tmp initial: (%d,%d)\n",tmp.x,tmp.y);
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****     // 在tmp中填入需要更新ulti_goal的值
 460:Core/Src/main.c ****     /*
 461:Core/Src/main.c ****      第一稿：有快递就送
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****     if(ordernum ){
 464:Core/Src/main.c ****       //顺便把已经�?�了的标记一�?
 465:Core/Src/main.c ****       tmp = getOneOrder(0).desPos; // 手上有快递就先�?�快�?
 466:Core/Src/main.c ****       tarid = -2;//正在送快�?
 467:Core/Src/main.c ****     }
 468:Core/Src/main.c ****     else if(tarid >= -1){ // very slow 
 469:Core/Src/main.c ****       int D[N];
 470:Core/Src/main.c ****       for(int i=0;i<N;i++) D[i] = calc_direct(now , P[i]);
 471:Core/Src/main.c ****       for(int i=0;i<N;i++) for(int j=0;j<N;j++) 
 472:Core/Src/main.c ****         D[j] = min(D[j] , D[i] + dis[i][j]);
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****       int mn = 0x3f3f3f3f;
 475:Core/Src/main.c ****       Position_edc24 minLoc;
 476:Core/Src/main.c ****       for(int i=0;i<cnt_order;i++)
 477:Core/Src/main.c ****         if(orders[i].isgot == 0){ // commission of orders delivered  will be set to 0
 478:Core/Src/main.c ****           int DIS = calc_direct(now,orders[i].depPos);
 479:Core/Src/main.c ****           for(int j=0;j<N;j++) DIS = min(DIS , D[j] + CD[i][j][0]);
 480:Core/Src/main.c ****           if(DIS < mn)
 481:Core/Src/main.c ****             mn = DIS ,
 482:Core/Src/main.c ****             minLoc = orders[i].depPos , 
 483:Core/Src/main.c ****             tarid = i;
 484:Core/Src/main.c ****         }
 485:Core/Src/main.c ****       if(mn!=0x3f3f3f3f) tmp = minLoc;
 486:Core/Src/main.c ****       //u1_printf(":355\n");
 487:Core/Src/main.c ****     }
 488:Core/Src/main.c ****     */
 489:Core/Src/main.c **** 
 490:Core/Src/main.c ****     /*
 491:Core/Src/main.c ****       第二稿 ： 手上有x个快递，爆搜（剪枝）接下来 10-x步是拿/送哪个快递
 492:Core/Src/main.c ****       距离计算 ： 使用欧几里得距离。
 493:Core/Src/main.c ****       如何剪枝 ： 使用IDA* ， 平均每段算 2s ， 计算送完当前快递 + 剩下场
 494:Core/Src/main.c ****     */
 495:Core/Src/main.c ****     
 496:Core/Src/main.c ****     bst = tmp , bstsc = 0;
 3313              		.loc 1 496 5 is_stmt 1 view .LVU822
 3314              		.loc 1 496 9 is_stmt 0 view .LVU823
 3315 0412 794A     		ldr	r2, .L231+40
 3316 0414 1360     		str	r3, [r2]
 3317              		.loc 1 496 23 view .LVU824
 3318 0416 794B     		ldr	r3, .L231+44
 3319 0418 0022     		movs	r2, #0
 3320 041a 1A60     		str	r2, [r3]	@ float
 497:Core/Src/main.c ****     int maxdep = 10 - ordernum;
 3321              		.loc 1 497 5 is_stmt 1 view .LVU825
 3322              		.loc 1 497 9 is_stmt 0 view .LVU826
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 73


 3323 041c C0F10A08 		rsb	r8, r0, #10
 3324              	.LVL371:
 498:Core/Src/main.c ****     for(dep = 1;dep <= maxdep;dep ++){
 3325              		.loc 1 498 5 is_stmt 1 view .LVU827
 3326              		.loc 1 498 13 is_stmt 0 view .LVU828
 3327 0420 774B     		ldr	r3, .L231+48
 3328 0422 0122     		movs	r2, #1
 3329 0424 1A60     		str	r2, [r3]
 3330              		.loc 1 498 5 view .LVU829
 3331 0426 C8E0     		b	.L181
 3332              	.LVL372:
 3333              	.L214:
 3334              		.loc 1 498 5 view .LVU830
 3335              	.LBE44:
 429:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 3336              		.loc 1 429 9 view .LVU831
 3337 0428 FFF7FEFF 		bl	getGameTime
 3338              	.LVL373:
 429:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 3339              		.loc 1 429 23 view .LVU832
 3340 042c 754B     		ldr	r3, .L231+52
 3341 042e 1B68     		ldr	r3, [r3]
 3342 0430 C31A     		subs	r3, r0, r3
 429:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 3343              		.loc 1 429 5 view .LVU833
 3344 0432 754A     		ldr	r2, .L231+56
 3345 0434 9342     		cmp	r3, r2
 3346 0436 C3DD     		ble	.L172
 429:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 3347              		.loc 1 429 50 discriminator 1 view .LVU834
 3348 0438 6B4B     		ldr	r3, .L231+24
 3349 043a B3F90030 		ldrsh	r3, [r3]
 429:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 3350              		.loc 1 429 44 discriminator 1 view .LVU835
 3351 043e B3F1FF3F 		cmp	r3, #-1
 3352 0442 13D1     		bne	.L217
 3353              	.L173:
 430:Core/Src/main.c ****       if((getGameTime() - start_fix) >= 1000)
 3354              		.loc 1 430 7 is_stmt 1 view .LVU836
 430:Core/Src/main.c ****       if((getGameTime() - start_fix) >= 1000)
 3355              		.loc 1 430 12 is_stmt 0 view .LVU837
 3356 0444 684B     		ldr	r3, .L231+24
 3357 0446 B3F90030 		ldrsh	r3, [r3]
 430:Core/Src/main.c ****       if((getGameTime() - start_fix) >= 1000)
 3358              		.loc 1 430 9 view .LVU838
 3359 044a B3F1FF3F 		cmp	r3, #-1
 3360 044e 16D0     		beq	.L218
 3361              	.L174:
 431:Core/Src/main.c ****         SetGoal(GetYaw() , 30);  
 3362              		.loc 1 431 7 is_stmt 1 view .LVU839
 431:Core/Src/main.c ****         SetGoal(GetYaw() , 30);  
 3363              		.loc 1 431 11 is_stmt 0 view .LVU840
 3364 0450 FFF7FEFF 		bl	getGameTime
 3365              	.LVL374:
 431:Core/Src/main.c ****         SetGoal(GetYaw() , 30);  
 3366              		.loc 1 431 25 view .LVU841
 3367 0454 6D4B     		ldr	r3, .L231+60
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 74


 3368 0456 1B68     		ldr	r3, [r3]
 3369 0458 C31A     		subs	r3, r0, r3
 431:Core/Src/main.c ****         SetGoal(GetYaw() , 30);  
 3370              		.loc 1 431 9 view .LVU842
 3371 045a B3F57A7F 		cmp	r3, #1000
 3372 045e 16DB     		blt	.L175
 432:Core/Src/main.c ****       else
 3373              		.loc 1 432 9 is_stmt 1 view .LVU843
 3374 0460 FFF7FEFF 		bl	GetYaw
 3375              	.LVL375:
 3376 0464 6A49     		ldr	r1, .L231+64
 3377 0466 FFF7FEFF 		bl	SetGoal
 3378              	.LVL376:
 3379 046a C6E1     		b	.L153
 3380              	.L217:
 429:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 3381              		.loc 1 429 62 is_stmt 0 discriminator 2 view .LVU844
 3382 046c FFF7FEFF 		bl	getGameTime
 3383              	.LVL377:
 429:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 3384              		.loc 1 429 76 discriminator 2 view .LVU845
 3385 0470 664B     		ldr	r3, .L231+60
 3386 0472 1B68     		ldr	r3, [r3]
 3387 0474 C31A     		subs	r3, r0, r3
 429:Core/Src/main.c ****       if(St.x == -1) St = now , start_fix = getGameTime();
 3388              		.loc 1 429 59 discriminator 2 view .LVU846
 3389 0476 B3F5FA6F 		cmp	r3, #2000
 3390 047a A1DC     		bgt	.L172
 3391 047c E2E7     		b	.L173
 3392              	.L218:
 430:Core/Src/main.c ****       if((getGameTime() - start_fix) >= 1000)
 3393              		.loc 1 430 22 is_stmt 1 discriminator 1 view .LVU847
 430:Core/Src/main.c ****       if((getGameTime() - start_fix) >= 1000)
 3394              		.loc 1 430 25 is_stmt 0 discriminator 1 view .LVU848
 3395 047e 5A4B     		ldr	r3, .L231+24
 3396 0480 1E9A     		ldr	r2, [sp, #120]
 3397 0482 1A60     		str	r2, [r3]
 430:Core/Src/main.c ****       if((getGameTime() - start_fix) >= 1000)
 3398              		.loc 1 430 45 discriminator 1 view .LVU849
 3399 0484 FFF7FEFF 		bl	getGameTime
 3400              	.LVL378:
 430:Core/Src/main.c ****       if((getGameTime() - start_fix) >= 1000)
 3401              		.loc 1 430 43 discriminator 1 view .LVU850
 3402 0488 604B     		ldr	r3, .L231+60
 3403 048a 1860     		str	r0, [r3]
 3404 048c E0E7     		b	.L174
 3405              	.L175:
 434:Core/Src/main.c ****   }
 3406              		.loc 1 434 9 is_stmt 1 view .LVU851
 3407 048e 0020     		movs	r0, #0
 3408 0490 0146     		mov	r1, r0
 3409 0492 FFF7FEFF 		bl	SetGoal
 3410              	.LVL379:
 434:Core/Src/main.c ****   }
 3411              		.loc 1 434 27 is_stmt 0 view .LVU852
 3412 0496 544B     		ldr	r3, .L231+24
 3413 0498 1E9A     		ldr	r2, [sp, #120]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 75


 3414 049a 1A60     		str	r2, [r3]
 3415 049c ADE1     		b	.L153
 3416              	.L215:
 3417              	.LBB63:
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3418              		.loc 1 438 7 is_stmt 1 view .LVU853
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3419              		.loc 1 438 33 is_stmt 0 view .LVU854
 3420 049e BDF97A70 		ldrsh	r7, [sp, #122]
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3421              		.loc 1 438 25 view .LVU855
 3422 04a2 1E46     		mov	r6, r3
 3423              	.LVL380:
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3424              		.loc 1 438 25 view .LVU856
 3425 04a4 B3F90230 		ldrsh	r3, [r3, #2]
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3426              		.loc 1 438 28 view .LVU857
 3427 04a8 FF1A     		subs	r7, r7, r3
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3428              		.loc 1 438 16 view .LVU858
 3429 04aa 201A     		subs	r0, r4, r0
 3430 04ac FFF7FEFF 		bl	__aeabi_i2d
 3431              	.LVL381:
 3432 04b0 0446     		mov	r4, r0
 3433 04b2 0D46     		mov	r5, r1
 3434 04b4 3846     		mov	r0, r7
 3435 04b6 FFF7FEFF 		bl	__aeabi_i2d
 3436              	.LVL382:
 3437 04ba 2246     		mov	r2, r4
 3438 04bc 2B46     		mov	r3, r5
 3439 04be FFF7FEFF 		bl	atan2
 3440              	.LVL383:
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3441              		.loc 1 438 52 view .LVU859
 3442 04c2 0022     		movs	r2, #0
 3443 04c4 534B     		ldr	r3, .L231+68
 3444 04c6 01F10045 		add	r5, r1, #-2147483648
 3445 04ca 2946     		mov	r1, r5
 3446 04cc FFF7FEFF 		bl	__aeabi_dmul
 3447              	.LVL384:
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3448              		.loc 1 438 56 view .LVU860
 3449 04d0 3FA3     		adr	r3, .L231
 3450 04d2 D3E90023 		ldrd	r2, [r3]
 3451 04d6 FFF7FEFF 		bl	__aeabi_ddiv
 3452              	.LVL385:
 3453 04da 0446     		mov	r4, r0
 3454 04dc 0D46     		mov	r5, r1
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3455              		.loc 1 438 62 view .LVU861
 3456 04de FFF7FEFF 		bl	GetYaw
 3457              	.LVL386:
 3458 04e2 FFF7FEFF 		bl	__aeabi_f2d
 3459              	.LVL387:
 3460 04e6 0246     		mov	r2, r0
 3461 04e8 0B46     		mov	r3, r1
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 76


 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3462              		.loc 1 438 60 view .LVU862
 3463 04ea 2046     		mov	r0, r4
 3464 04ec 2946     		mov	r1, r5
 3465 04ee FFF7FEFF 		bl	__aeabi_dsub
 3466              	.LVL388:
 3467 04f2 FFF7FEFF 		bl	__aeabi_d2f
 3468              	.LVL389:
 438:Core/Src/main.c ****       St = GetPosition(-1, -1);
 3469              		.loc 1 438 13 view .LVU863
 3470 04f6 484B     		ldr	r3, .L231+72
 3471 04f8 1860     		str	r0, [r3]	@ float
 439:Core/Src/main.c ****       last_fix = getGameTime();
 3472              		.loc 1 439 7 is_stmt 1 view .LVU864
 439:Core/Src/main.c ****       last_fix = getGameTime();
 3473              		.loc 1 439 12 is_stmt 0 view .LVU865
 3474 04fa 4FF0FF31 		mov	r1, #-1
 3475 04fe 0846     		mov	r0, r1
 3476 0500 FFF7FEFF 		bl	GetPosition
 3477              	.LVL390:
 3478 0504 3060     		str	r0, [r6]
 440:Core/Src/main.c ****     }
 3479              		.loc 1 440 7 is_stmt 1 view .LVU866
 440:Core/Src/main.c ****     }
 3480              		.loc 1 440 18 is_stmt 0 view .LVU867
 3481 0506 FFF7FEFF 		bl	getGameTime
 3482              	.LVL391:
 440:Core/Src/main.c ****     }
 3483              		.loc 1 440 16 view .LVU868
 3484 050a 3E4B     		ldr	r3, .L231+52
 3485 050c 1860     		str	r0, [r3]
 3486 050e 5DE7     		b	.L177
 3487              	.L216:
 449:Core/Src/main.c ****       }
 3488              		.loc 1 449 9 is_stmt 1 view .LVU869
 3489 0510 FFF7FEFF 		bl	setChargingPile
 3490              	.LVL392:
 3491 0514 73E7     		b	.L180
 3492              	.LVL393:
 3493              	.L184:
 3494              	.LBB45:
 3495              	.LBB46:
 3496              	.LBB47:
 499:Core/Src/main.c ****       have_order_cnt = 0;
 500:Core/Src/main.c ****       for(int i=0;i<ordernum;i++){
 501:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 502:Core/Src/main.c ****         for(int j=0;j<cnt_order;j++)
 3497              		.loc 1 502 33 discriminator 2 view .LVU870
 3498              		.loc 1 502 34 is_stmt 0 discriminator 2 view .LVU871
 3499 0516 0134     		adds	r4, r4, #1
 3500              	.LVL394:
 3501              	.L183:
 3502              		.loc 1 502 21 is_stmt 1 discriminator 1 view .LVU872
 3503              		.loc 1 502 22 is_stmt 0 discriminator 1 view .LVU873
 3504 0518 2F4B     		ldr	r3, .L231+8
 3505 051a 1B68     		ldr	r3, [r3]
 3506              		.loc 1 502 9 discriminator 1 view .LVU874
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 77


 3507 051c A342     		cmp	r3, r4
 3508 051e 2BDD     		ble	.L219
 503:Core/Src/main.c ****           if(orders[j].orderId == id){
 3509              		.loc 1 503 11 is_stmt 1 view .LVU875
 3510              		.loc 1 503 23 is_stmt 0 view .LVU876
 3511 0520 04EB8403 		add	r3, r4, r4, lsl #2
 3512 0524 2D4A     		ldr	r2, .L231+12
 3513 0526 02EB8303 		add	r3, r2, r3, lsl #2
 3514 052a B3F90C30 		ldrsh	r3, [r3, #12]
 3515              		.loc 1 503 13 view .LVU877
 3516 052e 9D42     		cmp	r5, r3
 3517 0530 F1D1     		bne	.L184
 504:Core/Src/main.c ****             get_time[have_order_cnt] = Get_time[j];
 3518              		.loc 1 504 13 is_stmt 1 view .LVU878
 3519              		.loc 1 504 21 is_stmt 0 view .LVU879
 3520 0532 DFF8E8A0 		ldr	r10, .L231+76
 3521 0536 DAF80090 		ldr	r9, [r10]
 3522              		.loc 1 504 38 view .LVU880
 3523 053a 2A4B     		ldr	r3, .L231+20
 3524 053c 53F82400 		ldr	r0, [r3, r4, lsl #2]	@ float
 3525 0540 FFF7FEFF 		bl	__aeabi_f2iz
 3526              	.LVL395:
 3527 0544 364B     		ldr	r3, .L231+80
 3528 0546 43F82900 		str	r0, [r3, r9, lsl #2]
 505:Core/Src/main.c ****             have_order[have_order_cnt ++] = orders[j];
 3529              		.loc 1 505 13 is_stmt 1 view .LVU881
 3530              		.loc 1 505 39 is_stmt 0 view .LVU882
 3531 054a 09F10103 		add	r3, r9, #1
 3532 054e CAF80030 		str	r3, [r10]
 3533              		.loc 1 505 43 view .LVU883
 3534 0552 09EB8909 		add	r9, r9, r9, lsl #2
 3535 0556 04EB840E 		add	lr, r4, r4, lsl #2
 3536 055a 324B     		ldr	r3, .L231+84
 3537 055c 03EB890C 		add	ip, r3, r9, lsl #2
 3538 0560 1E4B     		ldr	r3, .L231+12
 3539 0562 03EB8E0E 		add	lr, r3, lr, lsl #2
 3540 0566 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 3541 056a ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3542 056e DEF80030 		ldr	r3, [lr]
 3543 0572 CCF80030 		str	r3, [ip]
 3544 0576 CEE7     		b	.L184
 3545              	.L219:
 3546              	.LBE47:
 3547              	.LBE46:
 500:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 3548              		.loc 1 500 30 is_stmt 1 discriminator 2 view .LVU884
 500:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 3549              		.loc 1 500 31 is_stmt 0 discriminator 2 view .LVU885
 3550 0578 0136     		adds	r6, r6, #1
 3551              	.LVL396:
 3552              	.L182:
 500:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 3553              		.loc 1 500 19 is_stmt 1 discriminator 1 view .LVU886
 500:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 3554              		.loc 1 500 7 is_stmt 0 discriminator 1 view .LVU887
 3555 057a BE42     		cmp	r6, r7
 3556 057c 07DA     		bge	.L220
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 78


 3557              	.LBB49:
 501:Core/Src/main.c ****         for(int j=0;j<cnt_order;j++)
 3558              		.loc 1 501 9 is_stmt 1 view .LVU888
 501:Core/Src/main.c ****         for(int j=0;j<cnt_order;j++)
 3559              		.loc 1 501 18 is_stmt 0 view .LVU889
 3560 057e F1B2     		uxtb	r1, r6
 3561 0580 29A8     		add	r0, sp, #164
 3562 0582 FFF7FEFF 		bl	getOneOrder
 3563              	.LVL397:
 501:Core/Src/main.c ****         for(int j=0;j<cnt_order;j++)
 3564              		.loc 1 501 32 view .LVU890
 3565 0586 BDF9B050 		ldrsh	r5, [sp, #176]
 3566              	.LVL398:
 502:Core/Src/main.c ****           if(orders[j].orderId == id){
 3567              		.loc 1 502 9 is_stmt 1 view .LVU891
 3568              	.LBB48:
 502:Core/Src/main.c ****           if(orders[j].orderId == id){
 3569              		.loc 1 502 13 view .LVU892
 502:Core/Src/main.c ****           if(orders[j].orderId == id){
 3570              		.loc 1 502 17 is_stmt 0 view .LVU893
 3571 058a 0024     		movs	r4, #0
 502:Core/Src/main.c ****           if(orders[j].orderId == id){
 3572              		.loc 1 502 9 view .LVU894
 3573 058c C4E7     		b	.L183
 3574              	.LVL399:
 3575              	.L220:
 502:Core/Src/main.c ****           if(orders[j].orderId == id){
 3576              		.loc 1 502 9 view .LVU895
 3577              	.LBE48:
 3578              	.LBE49:
 3579              	.LBE45:
 506:Core/Src/main.c ****           }
 507:Core/Src/main.c ****       }
 508:Core/Src/main.c ****       st_time = getGameTime() / 1000.0;
 3580              		.loc 1 508 7 is_stmt 1 discriminator 2 view .LVU896
 3581              		.loc 1 508 17 is_stmt 0 discriminator 2 view .LVU897
 3582 058e FFF7FEFF 		bl	getGameTime
 3583              	.LVL400:
 3584              		.loc 1 508 31 discriminator 2 view .LVU898
 3585 0592 FFF7FEFF 		bl	__aeabi_i2d
 3586              	.LVL401:
 3587 0596 0022     		movs	r2, #0
 3588 0598 234B     		ldr	r3, .L231+88
 3589 059a FFF7FEFF 		bl	__aeabi_ddiv
 3590              	.LVL402:
 3591 059e FFF7FEFF 		bl	__aeabi_d2f
 3592              	.LVL403:
 3593 05a2 0246     		mov	r2, r0
 3594              		.loc 1 508 15 discriminator 2 view .LVU899
 3595 05a4 214B     		ldr	r3, .L231+92
 3596 05a6 1860     		str	r0, [r3]	@ float
 509:Core/Src/main.c ****       dfs(0 , 0 , st_time , now);
 3597              		.loc 1 509 7 is_stmt 1 discriminator 2 view .LVU900
 3598 05a8 1E9B     		ldr	r3, [sp, #120]
 3599 05aa 0021     		movs	r1, #0
 3600 05ac 0020     		movs	r0, #0
 3601 05ae FFF7FEFF 		bl	dfs
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 79


 3602              	.LVL404:
 498:Core/Src/main.c ****       have_order_cnt = 0;
 3603              		.loc 1 498 31 discriminator 2 view .LVU901
 498:Core/Src/main.c ****       have_order_cnt = 0;
 3604              		.loc 1 498 35 is_stmt 0 discriminator 2 view .LVU902
 3605 05b2 134A     		ldr	r2, .L231+48
 3606 05b4 1368     		ldr	r3, [r2]
 3607 05b6 0133     		adds	r3, r3, #1
 3608 05b8 1360     		str	r3, [r2]
 3609              	.LVL405:
 3610              	.L181:
 498:Core/Src/main.c ****       have_order_cnt = 0;
 3611              		.loc 1 498 17 is_stmt 1 discriminator 1 view .LVU903
 498:Core/Src/main.c ****       have_order_cnt = 0;
 3612              		.loc 1 498 21 is_stmt 0 discriminator 1 view .LVU904
 3613 05ba 114B     		ldr	r3, .L231+48
 3614 05bc 1B68     		ldr	r3, [r3]
 498:Core/Src/main.c ****       have_order_cnt = 0;
 3615              		.loc 1 498 5 discriminator 1 view .LVU905
 3616 05be 4345     		cmp	r3, r8
 3617 05c0 36DC     		bgt	.L221
 499:Core/Src/main.c ****       for(int i=0;i<ordernum;i++){
 3618              		.loc 1 499 7 is_stmt 1 view .LVU906
 499:Core/Src/main.c ****       for(int i=0;i<ordernum;i++){
 3619              		.loc 1 499 22 is_stmt 0 view .LVU907
 3620 05c2 0026     		movs	r6, #0
 3621 05c4 154B     		ldr	r3, .L231+76
 3622 05c6 1E60     		str	r6, [r3]
 500:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 3623              		.loc 1 500 7 is_stmt 1 view .LVU908
 3624              	.LBB50:
 500:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 3625              		.loc 1 500 11 view .LVU909
 3626              	.LVL406:
 500:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 3627              		.loc 1 500 7 is_stmt 0 view .LVU910
 3628 05c8 D7E7     		b	.L182
 3629              	.L232:
 3630 05ca 00BFAFF3 		.align	3
 3630      0080
 3631              	.L231:
 3632 05d0 00000040 		.word	1073741824
 3633 05d4 FB210940 		.word	1074340347
 3634 05d8 00000000 		.word	.LANCHOR18
 3635 05dc 00000000 		.word	.LANCHOR17
 3636 05e0 D34D6210 		.word	274877907
 3637 05e4 00000000 		.word	.LANCHOR24
 3638 05e8 00000000 		.word	.LANCHOR26
 3639 05ec 00000000 		.word	.LANCHOR28
 3640 05f0 00000000 		.word	.LANCHOR29
 3641 05f4 0000C8C2 		.word	-1027080192
 3642 05f8 00000000 		.word	.LANCHOR21
 3643 05fc 00000000 		.word	.LANCHOR20
 3644 0600 00000000 		.word	.LANCHOR19
 3645 0604 00000000 		.word	.LANCHOR25
 3646 0608 BF270900 		.word	599999
 3647 060c 00000000 		.word	.LANCHOR27
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 80


 3648 0610 0000F041 		.word	1106247680
 3649 0614 00806640 		.word	1080459264
 3650 0618 00000000 		.word	.LANCHOR2
 3651 061c 00000000 		.word	.LANCHOR14
 3652 0620 00000000 		.word	.LANCHOR16
 3653 0624 00000000 		.word	.LANCHOR15
 3654 0628 00408F40 		.word	1083129856
 3655 062c 00000000 		.word	.LANCHOR13
 3656              	.LVL407:
 3657              	.L221:
 500:Core/Src/main.c ****         int id = getOneOrder(i).orderId;
 3658              		.loc 1 500 7 view .LVU911
 3659              	.LBE50:
 510:Core/Src/main.c ****     }
 511:Core/Src/main.c ****     tmp = bst;
 3660              		.loc 1 511 5 is_stmt 1 view .LVU912
 3661              		.loc 1 511 9 is_stmt 0 view .LVU913
 3662 0630 834B     		ldr	r3, .L233
 3663 0632 1B68     		ldr	r3, [r3]
 3664 0634 0593     		str	r3, [sp, #20]
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****     if(tmpid != -1 &&  Touch(now, temp_goal) ){
 3665              		.loc 1 513 5 is_stmt 1 view .LVU914
 3666              		.loc 1 513 14 is_stmt 0 view .LVU915
 3667 0636 834B     		ldr	r3, .L233+4
 3668 0638 1C68     		ldr	r4, [r3]
 3669              		.loc 1 513 7 view .LVU916
 3670 063a B4F1FF3F 		cmp	r4, #-1
 3671 063e 12D0     		beq	.L188
 3672              		.loc 1 513 24 discriminator 1 view .LVU917
 3673 0640 814B     		ldr	r3, .L233+8
 3674 0642 1968     		ldr	r1, [r3]
 3675 0644 1E98     		ldr	r0, [sp, #120]
 3676 0646 FFF7FEFF 		bl	Touch
 3677              	.LVL408:
 3678              		.loc 1 513 20 discriminator 1 view .LVU918
 3679 064a 60B1     		cbz	r0, .L188
 514:Core/Src/main.c ****       tmpid = gnxt[tmpid];
 3680              		.loc 1 514 7 is_stmt 1 view .LVU919
 3681              		.loc 1 514 19 is_stmt 0 view .LVU920
 3682 064c 7F4B     		ldr	r3, .L233+12
 3683 064e 53F82430 		ldr	r3, [r3, r4, lsl #2]
 3684              		.loc 1 514 13 view .LVU921
 3685 0652 7C4A     		ldr	r2, .L233+4
 3686 0654 1360     		str	r3, [r2]
 515:Core/Src/main.c ****       if(tmpid == -1)
 3687              		.loc 1 515 7 is_stmt 1 view .LVU922
 3688              		.loc 1 515 9 is_stmt 0 view .LVU923
 3689 0656 B3F1FF3F 		cmp	r3, #-1
 3690 065a 26D0     		beq	.L222
 516:Core/Src/main.c ****         temp_goal = ulti_goal;
 517:Core/Src/main.c ****       else
 518:Core/Src/main.c ****         temp_goal = P[tmpid];
 3691              		.loc 1 518 9 is_stmt 1 view .LVU924
 3692              		.loc 1 518 19 is_stmt 0 view .LVU925
 3693 065c 7C4A     		ldr	r2, .L233+16
 3694 065e 52F82320 		ldr	r2, [r2, r3, lsl #2]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 81


 3695 0662 794B     		ldr	r3, .L233+8
 3696 0664 1A60     		str	r2, [r3]
 3697              	.L188:
 519:Core/Src/main.c ****     }
 520:Core/Src/main.c ****     if(tmp . x != ulti_goal . x || tmp.y != ulti_goal.y){
 3698              		.loc 1 520 5 is_stmt 1 view .LVU926
 3699              		.loc 1 520 12 is_stmt 0 view .LVU927
 3700 0666 BDF91420 		ldrsh	r2, [sp, #20]
 3701              		.loc 1 520 29 view .LVU928
 3702 066a 7A4B     		ldr	r3, .L233+20
 3703 066c B3F90030 		ldrsh	r3, [r3]
 3704              		.loc 1 520 7 view .LVU929
 3705 0670 9A42     		cmp	r2, r3
 3706 0672 1FD0     		beq	.L223
 3707              	.L190:
 3708              	.LBB51:
 521:Core/Src/main.c ****       //u1_printf(":365\n");
 522:Core/Src/main.c ****       ulti_goal = tmp;
 3709              		.loc 1 522 7 is_stmt 1 view .LVU930
 3710              		.loc 1 522 17 is_stmt 0 view .LVU931
 3711 0674 774B     		ldr	r3, .L233+20
 3712 0676 059A     		ldr	r2, [sp, #20]
 3713 0678 1A60     		str	r2, [r3]
 523:Core/Src/main.c ****       int D[N],E[N];
 3714              		.loc 1 523 7 is_stmt 1 view .LVU932
 524:Core/Src/main.c ****       for(int i=0;i<N;i++)
 3715              		.loc 1 524 7 view .LVU933
 3716              	.LBB52:
 3717              		.loc 1 524 11 view .LVU934
 3718              	.LVL409:
 3719              		.loc 1 524 15 is_stmt 0 view .LVU935
 3720 067a 0024     		movs	r4, #0
 3721              	.LVL410:
 3722              	.L192:
 3723              		.loc 1 524 19 is_stmt 1 discriminator 1 view .LVU936
 3724              		.loc 1 524 7 is_stmt 0 discriminator 1 view .LVU937
 3725 067c 0B2C     		cmp	r4, #11
 3726 067e 21DC     		bgt	.L224
 525:Core/Src/main.c ****         D[i] = calc_direct(ulti_goal , P[i]),
 3727              		.loc 1 525 9 is_stmt 1 discriminator 3 view .LVU938
 3728              		.loc 1 525 16 is_stmt 0 discriminator 3 view .LVU939
 3729 0680 734E     		ldr	r6, .L233+16
 3730 0682 56F82410 		ldr	r1, [r6, r4, lsl #2]
 3731 0686 734B     		ldr	r3, .L233+20
 3732 0688 1868     		ldr	r0, [r3]
 3733 068a FFF7FEFF 		bl	calc_direct
 3734              	.LVL411:
 3735              		.loc 1 525 14 discriminator 3 view .LVU940
 3736 068e 2EAB     		add	r3, sp, #184
 3737 0690 03EB8405 		add	r5, r3, r4, lsl #2
 3738 0694 45F8A00C 		str	r0, [r5, #-160]
 526:Core/Src/main.c ****         E[i] = calc_direct(now , P[i]);
 3739              		.loc 1 526 16 discriminator 3 view .LVU941
 3740 0698 56F82410 		ldr	r1, [r6, r4, lsl #2]
 3741 069c 1E98     		ldr	r0, [sp, #120]
 3742 069e FFF7FEFF 		bl	calc_direct
 3743              	.LVL412:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 82


 3744              		.loc 1 526 14 discriminator 3 view .LVU942
 3745 06a2 45F8700C 		str	r0, [r5, #-112]
 524:Core/Src/main.c ****       for(int i=0;i<N;i++)
 3746              		.loc 1 524 23 is_stmt 1 discriminator 3 view .LVU943
 524:Core/Src/main.c ****       for(int i=0;i<N;i++)
 3747              		.loc 1 524 24 is_stmt 0 discriminator 3 view .LVU944
 3748 06a6 0134     		adds	r4, r4, #1
 3749              	.LVL413:
 524:Core/Src/main.c ****       for(int i=0;i<N;i++)
 3750              		.loc 1 524 24 discriminator 3 view .LVU945
 3751 06a8 E8E7     		b	.L192
 3752              	.LVL414:
 3753              	.L222:
 524:Core/Src/main.c ****       for(int i=0;i<N;i++)
 3754              		.loc 1 524 24 discriminator 3 view .LVU946
 3755              	.LBE52:
 3756              	.LBE51:
 516:Core/Src/main.c ****       else
 3757              		.loc 1 516 9 is_stmt 1 view .LVU947
 516:Core/Src/main.c ****       else
 3758              		.loc 1 516 19 is_stmt 0 view .LVU948
 3759 06aa 6A4B     		ldr	r3, .L233+20
 3760 06ac 1A68     		ldr	r2, [r3]
 3761 06ae 664B     		ldr	r3, .L233+8
 3762 06b0 1A60     		str	r2, [r3]
 3763 06b2 D8E7     		b	.L188
 3764              	.L223:
 520:Core/Src/main.c ****       //u1_printf(":365\n");
 3765              		.loc 1 520 39 discriminator 1 view .LVU949
 3766 06b4 BDF91620 		ldrsh	r2, [sp, #22]
 520:Core/Src/main.c ****       //u1_printf(":365\n");
 3767              		.loc 1 520 54 discriminator 1 view .LVU950
 3768 06b8 664B     		ldr	r3, .L233+20
 3769 06ba B3F90230 		ldrsh	r3, [r3, #2]
 520:Core/Src/main.c ****       //u1_printf(":365\n");
 3770              		.loc 1 520 33 discriminator 1 view .LVU951
 3771 06be 9A42     		cmp	r2, r3
 3772 06c0 D8D1     		bne	.L190
 3773 06c2 3BE0     		b	.L191
 3774              	.LVL415:
 3775              	.L224:
 3776              	.LBB58:
 3777              	.LBB53:
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****       int mn = 0x3f3f3f3f , lst = -1;
 529:Core/Src/main.c ****       for(int i=0;i<N;i++)
 3778              		.loc 1 529 15 view .LVU952
 3779 06c4 0021     		movs	r1, #0
 3780              	.LBE53:
 528:Core/Src/main.c ****       for(int i=0;i<N;i++)
 3781              		.loc 1 528 29 view .LVU953
 3782 06c6 4FF0FF35 		mov	r5, #-1
 528:Core/Src/main.c ****       for(int i=0;i<N;i++)
 3783              		.loc 1 528 11 view .LVU954
 3784 06ca 4FF03F34 		mov	r4, #1061109567
 3785              	.LVL416:
 528:Core/Src/main.c ****       for(int i=0;i<N;i++)
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 83


 3786              		.loc 1 528 11 view .LVU955
 3787 06ce 22E0     		b	.L194
 3788              	.LVL417:
 3789              	.L195:
 3790              	.LBB56:
 3791              	.LBB54:
 530:Core/Src/main.c ****         for(int j=0;j<N;j++)
 3792              		.loc 1 530 25 is_stmt 1 discriminator 2 view .LVU956
 3793              		.loc 1 530 26 is_stmt 0 discriminator 2 view .LVU957
 3794 06d0 0132     		adds	r2, r2, #1
 3795              	.LVL418:
 3796              	.L197:
 3797              		.loc 1 530 21 is_stmt 1 discriminator 1 view .LVU958
 3798              		.loc 1 530 9 is_stmt 0 discriminator 1 view .LVU959
 3799 06d2 0B2A     		cmp	r2, #11
 3800 06d4 1EDC     		bgt	.L225
 531:Core/Src/main.c ****           if(D[j] + E[i] + dis[i][j] < mn){
 3801              		.loc 1 531 11 is_stmt 1 view .LVU960
 3802              		.loc 1 531 15 is_stmt 0 view .LVU961
 3803 06d6 2EAB     		add	r3, sp, #184
 3804 06d8 03EB8203 		add	r3, r3, r2, lsl #2
 3805 06dc 53F8A03C 		ldr	r3, [r3, #-160]
 3806              		.loc 1 531 22 view .LVU962
 3807 06e0 2EA8     		add	r0, sp, #184
 3808 06e2 00EB8100 		add	r0, r0, r1, lsl #2
 3809 06e6 50F8700C 		ldr	r0, [r0, #-112]
 3810              		.loc 1 531 19 view .LVU963
 3811 06ea 0344     		add	r3, r3, r0
 3812              		.loc 1 531 34 view .LVU964
 3813 06ec 01EB4100 		add	r0, r1, r1, lsl #1
 3814 06f0 02EB8000 		add	r0, r2, r0, lsl #2
 3815 06f4 584E     		ldr	r6, .L233+24
 3816 06f6 56F82000 		ldr	r0, [r6, r0, lsl #2]
 3817              		.loc 1 531 26 view .LVU965
 3818 06fa 0344     		add	r3, r3, r0
 3819              		.loc 1 531 13 view .LVU966
 3820 06fc A342     		cmp	r3, r4
 3821 06fe E7DA     		bge	.L195
 532:Core/Src/main.c ****             mn = D[j] + E[i] + dis[i][j];
 3822              		.loc 1 532 13 is_stmt 1 view .LVU967
 3823              	.LVL419:
 533:Core/Src/main.c ****             tmpid = i;
 3824              		.loc 1 533 13 view .LVU968
 3825              		.loc 1 533 19 is_stmt 0 view .LVU969
 3826 0700 5048     		ldr	r0, .L233+4
 3827 0702 0160     		str	r1, [r0]
 534:Core/Src/main.c ****             temp_goal = P[tmpid];
 3828              		.loc 1 534 13 is_stmt 1 view .LVU970
 3829              		.loc 1 534 23 is_stmt 0 view .LVU971
 3830 0704 5248     		ldr	r0, .L233+16
 3831 0706 50F82140 		ldr	r4, [r0, r1, lsl #2]
 3832 070a 4F48     		ldr	r0, .L233+8
 3833 070c 0460     		str	r4, [r0]
 535:Core/Src/main.c ****             lst = j;
 3834              		.loc 1 535 13 is_stmt 1 view .LVU972
 3835              	.LVL420:
 3836              		.loc 1 535 17 is_stmt 0 view .LVU973
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 84


 3837 070e 1546     		mov	r5, r2
 532:Core/Src/main.c ****             tmpid = i;
 3838              		.loc 1 532 16 view .LVU974
 3839 0710 1C46     		mov	r4, r3
 3840 0712 DDE7     		b	.L195
 3841              	.LVL421:
 3842              	.L225:
 532:Core/Src/main.c ****             tmpid = i;
 3843              		.loc 1 532 16 view .LVU975
 3844              	.LBE54:
 529:Core/Src/main.c ****         for(int j=0;j<N;j++)
 3845              		.loc 1 529 23 is_stmt 1 discriminator 2 view .LVU976
 529:Core/Src/main.c ****         for(int j=0;j<N;j++)
 3846              		.loc 1 529 24 is_stmt 0 discriminator 2 view .LVU977
 3847 0714 0131     		adds	r1, r1, #1
 3848              	.LVL422:
 3849              	.L194:
 529:Core/Src/main.c ****         for(int j=0;j<N;j++)
 3850              		.loc 1 529 19 is_stmt 1 discriminator 1 view .LVU978
 529:Core/Src/main.c ****         for(int j=0;j<N;j++)
 3851              		.loc 1 529 7 is_stmt 0 discriminator 1 view .LVU979
 3852 0716 0B29     		cmp	r1, #11
 3853 0718 01DC     		bgt	.L226
 3854              	.LBB55:
 530:Core/Src/main.c ****           if(D[j] + E[i] + dis[i][j] < mn){
 3855              		.loc 1 530 17 view .LVU980
 3856 071a 0022     		movs	r2, #0
 3857 071c D9E7     		b	.L197
 3858              	.L226:
 3859              	.LBE55:
 3860              	.LBE56:
 536:Core/Src/main.c ****           }
 537:Core/Src/main.c ****       if(calc_direct(now , ulti_goal) < mn){
 3861              		.loc 1 537 7 is_stmt 1 view .LVU981
 3862              		.loc 1 537 10 is_stmt 0 view .LVU982
 3863 071e 4D4B     		ldr	r3, .L233+20
 3864 0720 1968     		ldr	r1, [r3]
 3865              	.LVL423:
 3866              		.loc 1 537 10 view .LVU983
 3867 0722 1E98     		ldr	r0, [sp, #120]
 3868 0724 FFF7FEFF 		bl	calc_direct
 3869              	.LVL424:
 3870              		.loc 1 537 9 view .LVU984
 3871 0728 A042     		cmp	r0, r4
 3872 072a 39DA     		bge	.L198
 538:Core/Src/main.c ****         temp_goal = ulti_goal;
 3873              		.loc 1 538 9 is_stmt 1 view .LVU985
 3874              		.loc 1 538 19 is_stmt 0 view .LVU986
 3875 072c 494B     		ldr	r3, .L233+20
 3876 072e 1A68     		ldr	r2, [r3]
 3877 0730 454B     		ldr	r3, .L233+8
 3878 0732 1A60     		str	r2, [r3]
 539:Core/Src/main.c ****         mn = 1;
 3879              		.loc 1 539 9 is_stmt 1 view .LVU987
 3880              	.LVL425:
 540:Core/Src/main.c ****         tmpid = -1;
 3881              		.loc 1 540 9 view .LVU988
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 85


 3882              		.loc 1 540 15 is_stmt 0 view .LVU989
 3883 0734 434B     		ldr	r3, .L233+4
 3884 0736 4FF0FF32 		mov	r2, #-1
 3885 073a 1A60     		str	r2, [r3]
 3886              	.LVL426:
 3887              	.L191:
 3888              		.loc 1 540 15 view .LVU990
 3889              	.LBE58:
 541:Core/Src/main.c ****       }
 542:Core/Src/main.c ****       else{
 543:Core/Src/main.c ****         gnxt[lst] = -1;
 544:Core/Src/main.c ****         for(int i = tmpid;i != lst; i = gnxt[i])
 545:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 546:Core/Src/main.c ****       }
 547:Core/Src/main.c ****       //if(mn == 0x3f3f3f3f) u1_printf("error\n");
 548:Core/Src/main.c ****       //u1_printf(":390\n");
 549:Core/Src/main.c ****     }
 550:Core/Src/main.c ****     
 551:Core/Src/main.c ****     // get a new temp_goal
 552:Core/Src/main.c ****     
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****     // and go 
 555:Core/Src/main.c ****     now = getVehiclePos();
 3890              		.loc 1 555 5 is_stmt 1 view .LVU991
 3891              		.loc 1 555 11 is_stmt 0 view .LVU992
 3892 073c FFF7FEFF 		bl	getVehiclePos
 3893              	.LVL427:
 3894 0740 1E90     		str	r0, [sp, #120]
 556:Core/Src/main.c ****     
 557:Core/Src/main.c ****     if(now.x == temp_goal.x  && now.y == temp_goal.y)
 3895              		.loc 1 557 5 is_stmt 1 view .LVU993
 3896              		.loc 1 557 11 is_stmt 0 view .LVU994
 3897 0742 BDF97850 		ldrsh	r5, [sp, #120]
 3898              		.loc 1 557 26 view .LVU995
 3899 0746 404B     		ldr	r3, .L233+8
 3900 0748 B3F90000 		ldrsh	r0, [r3]
 3901              		.loc 1 557 7 view .LVU996
 3902 074c 8542     		cmp	r5, r0
 3903 074e 05D1     		bne	.L202
 3904              		.loc 1 557 36 discriminator 1 view .LVU997
 3905 0750 BDF97A20 		ldrsh	r2, [sp, #122]
 3906              		.loc 1 557 51 discriminator 1 view .LVU998
 3907 0754 B3F90230 		ldrsh	r3, [r3, #2]
 3908              		.loc 1 557 30 discriminator 1 view .LVU999
 3909 0758 9A42     		cmp	r2, r3
 3910 075a 37D0     		beq	.L227
 3911              	.L202:
 3912              	.LBB59:
 558:Core/Src/main.c ****       SetGoal(0,0);
 559:Core/Src/main.c ****     else{
 560:Core/Src/main.c ****       int distance = (temp_goal.x - now.x)*(temp_goal.x - now.x) + (temp_goal.y - now.y)*(temp_goal
 3913              		.loc 1 560 7 is_stmt 1 view .LVU1000
 3914              		.loc 1 560 35 is_stmt 0 view .LVU1001
 3915 075c 401B     		subs	r0, r0, r5
 3916              		.loc 1 560 78 view .LVU1002
 3917 075e 3A4B     		ldr	r3, .L233+8
 3918 0760 B3F90280 		ldrsh	r8, [r3, #2]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 86


 3919              	.LVL428:
 3920              		.loc 1 560 86 view .LVU1003
 3921 0764 BDF97A30 		ldrsh	r3, [sp, #122]
 3922              		.loc 1 560 81 view .LVU1004
 3923 0768 A8EB0308 		sub	r8, r8, r3
 3924              		.loc 1 560 89 view .LVU1005
 3925 076c 08FB08F4 		mul	r4, r8, r8
 3926              		.loc 1 560 11 view .LVU1006
 3927 0770 00FB0044 		mla	r4, r0, r0, r4
 3928              	.LVL429:
 561:Core/Src/main.c ****       SetGoal(-atan2(temp_goal.y - now.y, temp_goal.x - now.x) , distance>=20*20?60:distance>=10*10
 3929              		.loc 1 561 7 is_stmt 1 view .LVU1007
 3930              		.loc 1 561 16 is_stmt 0 view .LVU1008
 3931 0774 FFF7FEFF 		bl	__aeabi_i2d
 3932              	.LVL430:
 3933 0778 0646     		mov	r6, r0
 3934 077a 0F46     		mov	r7, r1
 3935              	.LVL431:
 3936              		.loc 1 561 16 view .LVU1009
 3937 077c 4046     		mov	r0, r8
 3938 077e FFF7FEFF 		bl	__aeabi_i2d
 3939              	.LVL432:
 3940 0782 3246     		mov	r2, r6
 3941 0784 3B46     		mov	r3, r7
 3942 0786 FFF7FEFF 		bl	atan2
 3943              	.LVL433:
 3944 078a FFF7FEFF 		bl	__aeabi_d2f
 3945              	.LVL434:
 3946              		.loc 1 561 7 view .LVU1010
 3947 078e 00F10040 		add	r0, r0, #-2147483648
 3948 0792 B4F5C87F 		cmp	r4, #400
 3949 0796 1EDA     		bge	.L208
 3950              		.loc 1 561 7 discriminator 1 view .LVU1011
 3951 0798 632C     		cmp	r4, #99
 3952 079a 31DD     		ble	.L209
 3953              		.loc 1 561 7 view .LVU1012
 3954 079c 2F49     		ldr	r1, .L233+28
 3955 079e 1BE0     		b	.L204
 3956              	.LVL435:
 3957              	.L198:
 3958              		.loc 1 561 7 view .LVU1013
 3959              	.LBE59:
 3960              	.LBB60:
 543:Core/Src/main.c ****         for(int i = tmpid;i != lst; i = gnxt[i])
 3961              		.loc 1 543 9 is_stmt 1 view .LVU1014
 543:Core/Src/main.c ****         for(int i = tmpid;i != lst; i = gnxt[i])
 3962              		.loc 1 543 19 is_stmt 0 view .LVU1015
 3963 07a0 2A4B     		ldr	r3, .L233+12
 3964 07a2 4FF0FF32 		mov	r2, #-1
 3965 07a6 43F82520 		str	r2, [r3, r5, lsl #2]
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3966              		.loc 1 544 9 is_stmt 1 view .LVU1016
 3967              	.LBB57:
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3968              		.loc 1 544 13 view .LVU1017
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3969              		.loc 1 544 17 is_stmt 0 view .LVU1018
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 87


 3970 07aa 264B     		ldr	r3, .L233+4
 3971 07ac 1B68     		ldr	r3, [r3]
 3972              	.LVL436:
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3973              		.loc 1 544 9 view .LVU1019
 3974 07ae 0AE0     		b	.L200
 3975              	.L201:
 545:Core/Src/main.c ****       }
 3976              		.loc 1 545 11 is_stmt 1 discriminator 3 view .LVU1020
 545:Core/Src/main.c ****       }
 3977              		.loc 1 545 27 is_stmt 0 discriminator 3 view .LVU1021
 3978 07b0 03EB4302 		add	r2, r3, r3, lsl #1
 3979 07b4 05EB8202 		add	r2, r5, r2, lsl #2
 3980 07b8 2949     		ldr	r1, .L233+32
 3981 07ba 51F82220 		ldr	r2, [r1, r2, lsl #2]
 545:Core/Src/main.c ****       }
 3982              		.loc 1 545 19 discriminator 3 view .LVU1022
 3983 07be 2349     		ldr	r1, .L233+12
 3984 07c0 41F82320 		str	r2, [r1, r3, lsl #2]
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3985              		.loc 1 544 37 is_stmt 1 discriminator 3 view .LVU1023
 3986              	.LVL437:
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3987              		.loc 1 544 39 is_stmt 0 discriminator 3 view .LVU1024
 3988 07c4 1346     		mov	r3, r2
 3989              	.LVL438:
 3990              	.L200:
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3991              		.loc 1 544 27 is_stmt 1 discriminator 1 view .LVU1025
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3992              		.loc 1 544 9 is_stmt 0 discriminator 1 view .LVU1026
 3993 07c6 9D42     		cmp	r5, r3
 3994 07c8 F2D1     		bne	.L201
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3995              		.loc 1 544 9 discriminator 1 view .LVU1027
 3996 07ca B7E7     		b	.L191
 3997              	.LVL439:
 3998              	.L227:
 544:Core/Src/main.c ****           gnxt[i] = nxt[i][lst];
 3999              		.loc 1 544 9 discriminator 1 view .LVU1028
 4000              	.LBE57:
 4001              	.LBE60:
 558:Core/Src/main.c ****     else{
 4002              		.loc 1 558 7 is_stmt 1 view .LVU1029
 4003 07cc 0020     		movs	r0, #0
 4004 07ce 0146     		mov	r1, r0
 4005 07d0 FFF7FEFF 		bl	SetGoal
 4006              	.LVL440:
 4007 07d4 02E0     		b	.L203
 4008              	.LVL441:
 4009              	.L208:
 4010              	.LBB61:
 4011              		.loc 1 561 7 is_stmt 0 view .LVU1030
 4012 07d6 2349     		ldr	r1, .L233+36
 4013              	.L204:
 4014              		.loc 1 561 7 discriminator 8 view .LVU1031
 4015 07d8 FFF7FEFF 		bl	SetGoal
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 88


 4016              	.LVL442:
 4017              	.L203:
 4018              		.loc 1 561 7 discriminator 8 view .LVU1032
 4019              	.LBE61:
 562:Core/Src/main.c ****     }
 563:Core/Src/main.c ****       
 564:Core/Src/main.c ****     static int cc = 0;
 4020              		.loc 1 564 5 is_stmt 1 view .LVU1033
 565:Core/Src/main.c ****     if(cc++ % 10 == 0){
 4021              		.loc 1 565 5 view .LVU1034
 4022              		.loc 1 565 10 is_stmt 0 view .LVU1035
 4023 07dc 224B     		ldr	r3, .L233+40
 4024 07de 1A68     		ldr	r2, [r3]
 4025 07e0 511C     		adds	r1, r2, #1
 4026 07e2 1960     		str	r1, [r3]
 4027              		.loc 1 565 13 view .LVU1036
 4028 07e4 2149     		ldr	r1, .L233+44
 4029 07e6 81FB0231 		smull	r3, r1, r1, r2
 4030 07ea D317     		asrs	r3, r2, #31
 4031 07ec C3EBA103 		rsb	r3, r3, r1, asr #2
 4032 07f0 03EB8303 		add	r3, r3, r3, lsl #2
 4033              		.loc 1 565 7 view .LVU1037
 4034 07f4 B2EB430F 		cmp	r2, r3, lsl #1
 4035 07f8 04D0     		beq	.L228
 4036              	.L153:
 4037              		.loc 1 565 7 view .LVU1038
 4038              	.LBE63:
 566:Core/Src/main.c ****       u1_printf("(%d,%d) (%d,%d) (%d,%d)\n",now.x, now.y, temp_goal.x, temp_goal.y, ulti_goal.x, ul
 567:Core/Src/main.c ****       u1_printf("%.lf\n",GetYaw());
 568:Core/Src/main.c ****     }
 569:Core/Src/main.c ****   }
 570:Core/Src/main.c ****    
 571:Core/Src/main.c **** }
 4039              		.loc 1 571 1 view .LVU1039
 4040 07fa 2EB0     		add	sp, sp, #184
 4041              	.LCFI23:
 4042              		.cfi_remember_state
 4043              		.cfi_def_cfa_offset 32
 4044              		@ sp needed
 4045 07fc BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 4046              	.LVL443:
 4047              	.L209:
 4048              	.LCFI24:
 4049              		.cfi_restore_state
 4050              	.LBB64:
 4051              	.LBB62:
 561:Core/Src/main.c ****     }
 4052              		.loc 1 561 7 view .LVU1040
 4053 0800 1B49     		ldr	r1, .L233+48
 4054 0802 E9E7     		b	.L204
 4055              	.LVL444:
 4056              	.L228:
 561:Core/Src/main.c ****     }
 4057              		.loc 1 561 7 view .LVU1041
 4058              	.LBE62:
 566:Core/Src/main.c ****       u1_printf("(%d,%d) (%d,%d) (%d,%d)\n",now.x, now.y, temp_goal.x, temp_goal.y, ulti_goal.x, ul
 4059              		.loc 1 566 7 is_stmt 1 view .LVU1042
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 89


 566:Core/Src/main.c ****       u1_printf("(%d,%d) (%d,%d) (%d,%d)\n",now.x, now.y, temp_goal.x, temp_goal.y, ulti_goal.x, ul
 4060              		.loc 1 566 68 is_stmt 0 view .LVU1043
 4061 0804 104B     		ldr	r3, .L233+8
 566:Core/Src/main.c ****       u1_printf("(%d,%d) (%d,%d) (%d,%d)\n",now.x, now.y, temp_goal.x, temp_goal.y, ulti_goal.x, ul
 4062              		.loc 1 566 81 view .LVU1044
 4063 0806 B3F90210 		ldrsh	r1, [r3, #2]
 566:Core/Src/main.c ****       u1_printf("(%d,%d) (%d,%d) (%d,%d)\n",now.x, now.y, temp_goal.x, temp_goal.y, ulti_goal.x, ul
 4064              		.loc 1 566 94 view .LVU1045
 4065 080a 124A     		ldr	r2, .L233+20
 4066 080c B2F90000 		ldrsh	r0, [r2]
 566:Core/Src/main.c ****       u1_printf("(%d,%d) (%d,%d) (%d,%d)\n",now.x, now.y, temp_goal.x, temp_goal.y, ulti_goal.x, ul
 4067              		.loc 1 566 107 view .LVU1046
 4068 0810 B2F90220 		ldrsh	r2, [r2, #2]
 566:Core/Src/main.c ****       u1_printf("(%d,%d) (%d,%d) (%d,%d)\n",now.x, now.y, temp_goal.x, temp_goal.y, ulti_goal.x, ul
 4069              		.loc 1 566 7 view .LVU1047
 4070 0814 0292     		str	r2, [sp, #8]
 4071 0816 0190     		str	r0, [sp, #4]
 4072 0818 0091     		str	r1, [sp]
 4073 081a B3F90030 		ldrsh	r3, [r3]
 4074 081e BDF97A20 		ldrsh	r2, [sp, #122]
 4075 0822 2946     		mov	r1, r5
 4076 0824 1348     		ldr	r0, .L233+52
 4077 0826 FFF7FEFF 		bl	u1_printf
 4078              	.LVL445:
 567:Core/Src/main.c ****     }
 4079              		.loc 1 567 7 is_stmt 1 view .LVU1048
 567:Core/Src/main.c ****     }
 4080              		.loc 1 567 26 is_stmt 0 view .LVU1049
 4081 082a FFF7FEFF 		bl	GetYaw
 4082              	.LVL446:
 567:Core/Src/main.c ****     }
 4083              		.loc 1 567 7 view .LVU1050
 4084 082e FFF7FEFF 		bl	__aeabi_f2d
 4085              	.LVL447:
 4086 0832 0246     		mov	r2, r0
 4087 0834 0B46     		mov	r3, r1
 4088 0836 1048     		ldr	r0, .L233+56
 4089 0838 FFF7FEFF 		bl	u1_printf
 4090              	.LVL448:
 4091              	.LBE64:
 4092              		.loc 1 571 1 view .LVU1051
 4093 083c DDE7     		b	.L153
 4094              	.L234:
 4095 083e 00BF     		.align	2
 4096              	.L233:
 4097 0840 00000000 		.word	.LANCHOR21
 4098 0844 00000000 		.word	.LANCHOR30
 4099 0848 00000000 		.word	.LANCHOR31
 4100 084c 00000000 		.word	.LANCHOR32
 4101 0850 00000000 		.word	.LANCHOR10
 4102 0854 00000000 		.word	.LANCHOR28
 4103 0858 00000000 		.word	.LANCHOR11
 4104 085c 00002042 		.word	1109393408
 4105 0860 00000000 		.word	.LANCHOR12
 4106 0864 00007042 		.word	1114636288
 4107 0868 00000000 		.word	.LANCHOR33
 4108 086c 67666666 		.word	1717986919
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 90


 4109 0870 00007041 		.word	1097859072
 4110 0874 00000000 		.word	.LC0
 4111 0878 1C000000 		.word	.LC1
 4112              		.cfi_endproc
 4113              	.LFE83:
 4115              		.section	.text.Solve2,"ax",%progbits
 4116              		.align	1
 4117              		.global	Solve2
 4118              		.syntax unified
 4119              		.thumb
 4120              		.thumb_func
 4122              	Solve2:
 4123              	.LFB84:
 572:Core/Src/main.c **** void Solve2(){
 4124              		.loc 1 572 14 is_stmt 1 view -0
 4125              		.cfi_startproc
 4126              		@ args = 0, pretend = 0, frame = 0
 4127              		@ frame_needed = 0, uses_anonymous_args = 0
 4128              		@ link register save eliminated.
 573:Core/Src/main.c **** 
 574:Core/Src/main.c **** }
 4129              		.loc 1 574 1 view .LVU1053
 4130 0000 7047     		bx	lr
 4131              		.cfi_endproc
 4132              	.LFE84:
 4134              		.section	.text.Error_Handler,"ax",%progbits
 4135              		.align	1
 4136              		.global	Error_Handler
 4137              		.syntax unified
 4138              		.thumb
 4139              		.thumb_func
 4141              	Error_Handler:
 4142              	.LFB87:
 575:Core/Src/main.c **** /* USER CODE END 0 */
 576:Core/Src/main.c **** 
 577:Core/Src/main.c **** /**
 578:Core/Src/main.c ****   * @brief  The application entry point.
 579:Core/Src/main.c ****   * @retval int
 580:Core/Src/main.c ****   */
 581:Core/Src/main.c **** int main(void)
 582:Core/Src/main.c **** {
 583:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 584:Core/Src/main.c **** 
 585:Core/Src/main.c ****   /* USER CODE END 1 */
 586:Core/Src/main.c **** 
 587:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 588:Core/Src/main.c **** 
 589:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 590:Core/Src/main.c ****   HAL_Init();
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   /* USER CODE END Init */
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /* Configure the system clock */
 597:Core/Src/main.c ****   SystemClock_Config();
 598:Core/Src/main.c **** 
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 91


 599:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /* USER CODE END SysInit */
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   /* Initialize all configured peripherals */
 604:Core/Src/main.c ****   MX_GPIO_Init();
 605:Core/Src/main.c ****   MX_DMA_Init();
 606:Core/Src/main.c ****   MX_TIM1_Init();
 607:Core/Src/main.c ****   MX_TIM2_Init();
 608:Core/Src/main.c ****   MX_TIM3_Init();
 609:Core/Src/main.c ****   MX_TIM4_Init();
 610:Core/Src/main.c ****   MX_TIM5_Init();
 611:Core/Src/main.c ****   MX_TIM8_Init();
 612:Core/Src/main.c ****   MX_USART3_UART_Init();
 613:Core/Src/main.c ****   MX_USART2_UART_Init();
 614:Core/Src/main.c ****   MX_USART1_UART_Init();
 615:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 616:Core/Src/main.c ****   
 617:Core/Src/main.c ****   jy62_Init(&huart2);
 618:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1); //使能定时器TIM1
 619:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); //使能定时器TIM8的四个�?�道为PWM输出
 620:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 621:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 622:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 623:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //使能四个编码�????
 624:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 625:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 626:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 627:Core/Src/main.c ****   const float ratio = 1;
 628:Core/Src/main.c ****   const float KP1 = 0.7, KI1 = 1, KD1 = 10;
 629:Core/Src/main.c ****   const float KP2 = KP1/ratio, KI2 = KI1/ratio, KD2 = KD1/ratio;
 630:Core/Src/main.c ****   p1.Kp=KP1, p1.Ki=KI1, p1.Kd=KD1;
 631:Core/Src/main.c ****   p2.Kp=KP1, p2.Ki=KI2, p2.Kd=KD2;
 632:Core/Src/main.c ****   p3.Kp=KP2, p3.Ki=KI2, p3.Kd=KD2;
 633:Core/Src/main.c ****   p4.Kp=KP1, p4.Ki=KI1, p4.Kd=KD1;
 634:Core/Src/main.c ****   
 635:Core/Src/main.c ****   zigbee_Init(&huart3);
 636:Core/Src/main.c ****   SetBaud(115200);
 637:Core/Src/main.c ****   SetHorizontal();
 638:Core/Src/main.c ****   InitAngle();
 639:Core/Src/main.c ****   Calibrate();
 640:Core/Src/main.c ****   SleepOrAwake();
 641:Core/Src/main.c ****   /* USER CODE END 2 */
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   /* Infinite loop */
 644:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 645:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 646:Core/Src/main.c ****   last_fix = getGameTime() , start_fix = getGameTime();
 647:Core/Src/main.c ****   while (1)
 648:Core/Src/main.c ****   {
 649:Core/Src/main.c ****     if(receive_flag)
 650:Core/Src/main.c ****     {
 651:Core/Src/main.c ****       reqGameInfo();
 652:Core/Src/main.c ****       zigbeeMessageRecord();
 653:Core/Src/main.c ****     //    u3_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,half
 654:Core/Src/main.c ****     //     getGameTime(),(int32_t)getGameStage(),(int32_t)getGameStatus(),getScore(),
 655:Core/Src/main.c ****     //     getVehiclePos().x,getVehiclePos().y,getRemainDist(),getHalfGameDuration());
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 92


 656:Core/Src/main.c ****     //   u3_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,ba
 657:Core/Src/main.c ****     //     getOwnChargingPileNum(),getOppChargingPileNum(),getOrderNum(), 
 658:Core/Src/main.c ****     //     getLatestPendingOrder().depPos.x,getLatestPendingOrder().depPos.y,
 659:Core/Src/main.c ****     //     getLatestPendingOrder().desPos.x,getLatestPendingOrder().desPos.y,
 660:Core/Src/main.c ****     //     getLatestPendingOrder().timeLimit,getLatestPendingOrder().orderId,getLatestPendingOrder(
 661:Core/Src/main.c ****     //     getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier
 662:Core/Src/main.c ****     //
 663:Core/Src/main.c ****       if(getGameStatus() == GameStandby){
 664:Core/Src/main.c ****         SetGoal(0,0);
 665:Core/Src/main.c ****         continue;
 666:Core/Src/main.c ****       }
 667:Core/Src/main.c ****       int stage = getGameStage();
 668:Core/Src/main.c ****       if(stage == Prematch) continue;
 669:Core/Src/main.c ****       if(stage == FirstHalf){
 670:Core/Src/main.c ****           Solve1();
 671:Core/Src/main.c ****       }
 672:Core/Src/main.c ****       else Solve2();
 673:Core/Src/main.c ****     }
 674:Core/Src/main.c ****     /* USER CODE END WHILE */
 675:Core/Src/main.c ****   }
 676:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 677:Core/Src/main.c ****   /* USER CODE END 3 */
 678:Core/Src/main.c **** }
 679:Core/Src/main.c **** 
 680:Core/Src/main.c **** /**
 681:Core/Src/main.c ****   * @brief System Clock Configuration
 682:Core/Src/main.c ****   * @retval None
 683:Core/Src/main.c ****   */
 684:Core/Src/main.c **** void SystemClock_Config(void)
 685:Core/Src/main.c **** {
 686:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 687:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 688:Core/Src/main.c **** 
 689:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 690:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 691:Core/Src/main.c ****   */
 692:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 693:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 694:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 695:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 696:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 697:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 698:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 699:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 700:Core/Src/main.c ****   {
 701:Core/Src/main.c ****     Error_Handler();
 702:Core/Src/main.c ****   }
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 705:Core/Src/main.c ****   */
 706:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 707:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 708:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 709:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 710:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 711:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 712:Core/Src/main.c **** 
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 93


 713:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 714:Core/Src/main.c ****   {
 715:Core/Src/main.c ****     Error_Handler();
 716:Core/Src/main.c ****   }
 717:Core/Src/main.c **** }
 718:Core/Src/main.c **** 
 719:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 720:Core/Src/main.c **** 
 721:Core/Src/main.c **** /* USER CODE END 4 */
 722:Core/Src/main.c **** 
 723:Core/Src/main.c **** /**
 724:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 725:Core/Src/main.c ****   * @retval None
 726:Core/Src/main.c ****   */
 727:Core/Src/main.c **** void Error_Handler(void)
 728:Core/Src/main.c **** {
 4143              		.loc 1 728 1 view -0
 4144              		.cfi_startproc
 4145              		@ Volatile: function does not return.
 4146              		@ args = 0, pretend = 0, frame = 0
 4147              		@ frame_needed = 0, uses_anonymous_args = 0
 4148              		@ link register save eliminated.
 729:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 730:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 731:Core/Src/main.c ****   __disable_irq();
 4149              		.loc 1 731 3 view .LVU1055
 4150              	.LBB65:
 4151              	.LBI65:
 4152              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 94


  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 95


  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 4153              		.loc 2 140 27 view .LVU1056
 4154              	.LBB66:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 96


 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 4155              		.loc 2 142 3 view .LVU1057
 4156              		.syntax unified
 4157              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4158 0000 72B6     		cpsid i
 4159              	@ 0 "" 2
 4160              		.thumb
 4161              		.syntax unified
 4162              	.L237:
 4163              	.LBE66:
 4164              	.LBE65:
 732:Core/Src/main.c ****   while (1)
 4165              		.loc 1 732 3 discriminator 1 view .LVU1058
 733:Core/Src/main.c ****   {
 734:Core/Src/main.c ****   }
 4166              		.loc 1 734 3 discriminator 1 view .LVU1059
 732:Core/Src/main.c ****   while (1)
 4167              		.loc 1 732 9 discriminator 1 view .LVU1060
 4168 0002 FEE7     		b	.L237
 4169              		.cfi_endproc
 4170              	.LFE87:
 4172              		.section	.text.SystemClock_Config,"ax",%progbits
 4173              		.align	1
 4174              		.global	SystemClock_Config
 4175              		.syntax unified
 4176              		.thumb
 4177              		.thumb_func
 4179              	SystemClock_Config:
 4180              	.LFB86:
 685:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 4181              		.loc 1 685 1 view -0
 4182              		.cfi_startproc
 4183              		@ args = 0, pretend = 0, frame = 64
 4184              		@ frame_needed = 0, uses_anonymous_args = 0
 4185 0000 00B5     		push	{lr}
 4186              	.LCFI25:
 4187              		.cfi_def_cfa_offset 4
 4188              		.cfi_offset 14, -4
 4189 0002 91B0     		sub	sp, sp, #68
 4190              	.LCFI26:
 4191              		.cfi_def_cfa_offset 72
 686:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 4192              		.loc 1 686 3 view .LVU1062
 686:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 4193              		.loc 1 686 22 is_stmt 0 view .LVU1063
 4194 0004 2822     		movs	r2, #40
 4195 0006 0021     		movs	r1, #0
 4196 0008 06A8     		add	r0, sp, #24
 4197 000a FFF7FEFF 		bl	memset
 4198              	.LVL449:
 687:Core/Src/main.c **** 
 4199              		.loc 1 687 3 is_stmt 1 view .LVU1064
 687:Core/Src/main.c **** 
 4200              		.loc 1 687 22 is_stmt 0 view .LVU1065
 4201 000e 0023     		movs	r3, #0
 4202 0010 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 97


 4203 0012 0293     		str	r3, [sp, #8]
 4204 0014 0393     		str	r3, [sp, #12]
 4205 0016 0493     		str	r3, [sp, #16]
 4206 0018 0593     		str	r3, [sp, #20]
 692:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 4207              		.loc 1 692 3 is_stmt 1 view .LVU1066
 692:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 4208              		.loc 1 692 36 is_stmt 0 view .LVU1067
 4209 001a 0122     		movs	r2, #1
 4210 001c 0692     		str	r2, [sp, #24]
 693:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 4211              		.loc 1 693 3 is_stmt 1 view .LVU1068
 693:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 4212              		.loc 1 693 30 is_stmt 0 view .LVU1069
 4213 001e 4FF48033 		mov	r3, #65536
 4214 0022 0793     		str	r3, [sp, #28]
 694:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 4215              		.loc 1 694 3 is_stmt 1 view .LVU1070
 695:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 4216              		.loc 1 695 3 view .LVU1071
 695:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 4217              		.loc 1 695 30 is_stmt 0 view .LVU1072
 4218 0024 0A92     		str	r2, [sp, #40]
 696:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 4219              		.loc 1 696 3 is_stmt 1 view .LVU1073
 696:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 4220              		.loc 1 696 34 is_stmt 0 view .LVU1074
 4221 0026 0222     		movs	r2, #2
 4222 0028 0D92     		str	r2, [sp, #52]
 697:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 4223              		.loc 1 697 3 is_stmt 1 view .LVU1075
 697:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 4224              		.loc 1 697 35 is_stmt 0 view .LVU1076
 4225 002a 0E93     		str	r3, [sp, #56]
 698:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 4226              		.loc 1 698 3 is_stmt 1 view .LVU1077
 698:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 4227              		.loc 1 698 32 is_stmt 0 view .LVU1078
 4228 002c 4FF4E013 		mov	r3, #1835008
 4229 0030 0F93     		str	r3, [sp, #60]
 699:Core/Src/main.c ****   {
 4230              		.loc 1 699 3 is_stmt 1 view .LVU1079
 699:Core/Src/main.c ****   {
 4231              		.loc 1 699 7 is_stmt 0 view .LVU1080
 4232 0032 06A8     		add	r0, sp, #24
 4233 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 4234              	.LVL450:
 699:Core/Src/main.c ****   {
 4235              		.loc 1 699 6 view .LVU1081
 4236 0038 80B9     		cbnz	r0, .L242
 706:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 4237              		.loc 1 706 3 is_stmt 1 view .LVU1082
 706:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 4238              		.loc 1 706 31 is_stmt 0 view .LVU1083
 4239 003a 0F23     		movs	r3, #15
 4240 003c 0193     		str	r3, [sp, #4]
 708:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 98


 4241              		.loc 1 708 3 is_stmt 1 view .LVU1084
 708:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 4242              		.loc 1 708 34 is_stmt 0 view .LVU1085
 4243 003e 0221     		movs	r1, #2
 4244 0040 0291     		str	r1, [sp, #8]
 709:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 4245              		.loc 1 709 3 is_stmt 1 view .LVU1086
 709:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 4246              		.loc 1 709 35 is_stmt 0 view .LVU1087
 4247 0042 0023     		movs	r3, #0
 4248 0044 0393     		str	r3, [sp, #12]
 710:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 4249              		.loc 1 710 3 is_stmt 1 view .LVU1088
 710:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 4250              		.loc 1 710 36 is_stmt 0 view .LVU1089
 4251 0046 4FF48062 		mov	r2, #1024
 4252 004a 0492     		str	r2, [sp, #16]
 711:Core/Src/main.c **** 
 4253              		.loc 1 711 3 is_stmt 1 view .LVU1090
 711:Core/Src/main.c **** 
 4254              		.loc 1 711 36 is_stmt 0 view .LVU1091
 4255 004c 0593     		str	r3, [sp, #20]
 713:Core/Src/main.c ****   {
 4256              		.loc 1 713 3 is_stmt 1 view .LVU1092
 713:Core/Src/main.c ****   {
 4257              		.loc 1 713 7 is_stmt 0 view .LVU1093
 4258 004e 01A8     		add	r0, sp, #4
 4259 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 4260              	.LVL451:
 713:Core/Src/main.c ****   {
 4261              		.loc 1 713 6 view .LVU1094
 4262 0054 20B9     		cbnz	r0, .L243
 717:Core/Src/main.c **** 
 4263              		.loc 1 717 1 view .LVU1095
 4264 0056 11B0     		add	sp, sp, #68
 4265              	.LCFI27:
 4266              		.cfi_remember_state
 4267              		.cfi_def_cfa_offset 4
 4268              		@ sp needed
 4269 0058 5DF804FB 		ldr	pc, [sp], #4
 4270              	.L242:
 4271              	.LCFI28:
 4272              		.cfi_restore_state
 701:Core/Src/main.c ****   }
 4273              		.loc 1 701 5 is_stmt 1 view .LVU1096
 4274 005c FFF7FEFF 		bl	Error_Handler
 4275              	.LVL452:
 4276              	.L243:
 715:Core/Src/main.c ****   }
 4277              		.loc 1 715 5 view .LVU1097
 4278 0060 FFF7FEFF 		bl	Error_Handler
 4279              	.LVL453:
 4280              		.cfi_endproc
 4281              	.LFE86:
 4283              		.section	.text.main,"ax",%progbits
 4284              		.align	1
 4285              		.global	main
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 99


 4286              		.syntax unified
 4287              		.thumb
 4288              		.thumb_func
 4290              	main:
 4291              	.LFB85:
 582:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 4292              		.loc 1 582 1 view -0
 4293              		.cfi_startproc
 4294              		@ args = 0, pretend = 0, frame = 0
 4295              		@ frame_needed = 0, uses_anonymous_args = 0
 4296 0000 10B5     		push	{r4, lr}
 4297              	.LCFI29:
 4298              		.cfi_def_cfa_offset 8
 4299              		.cfi_offset 4, -8
 4300              		.cfi_offset 14, -4
 590:Core/Src/main.c **** 
 4301              		.loc 1 590 3 view .LVU1099
 4302 0002 FFF7FEFF 		bl	HAL_Init
 4303              	.LVL454:
 597:Core/Src/main.c **** 
 4304              		.loc 1 597 3 view .LVU1100
 4305 0006 FFF7FEFF 		bl	SystemClock_Config
 4306              	.LVL455:
 604:Core/Src/main.c ****   MX_DMA_Init();
 4307              		.loc 1 604 3 view .LVU1101
 4308 000a FFF7FEFF 		bl	MX_GPIO_Init
 4309              	.LVL456:
 605:Core/Src/main.c ****   MX_TIM1_Init();
 4310              		.loc 1 605 3 view .LVU1102
 4311 000e FFF7FEFF 		bl	MX_DMA_Init
 4312              	.LVL457:
 606:Core/Src/main.c ****   MX_TIM2_Init();
 4313              		.loc 1 606 3 view .LVU1103
 4314 0012 FFF7FEFF 		bl	MX_TIM1_Init
 4315              	.LVL458:
 607:Core/Src/main.c ****   MX_TIM3_Init();
 4316              		.loc 1 607 3 view .LVU1104
 4317 0016 FFF7FEFF 		bl	MX_TIM2_Init
 4318              	.LVL459:
 608:Core/Src/main.c ****   MX_TIM4_Init();
 4319              		.loc 1 608 3 view .LVU1105
 4320 001a FFF7FEFF 		bl	MX_TIM3_Init
 4321              	.LVL460:
 609:Core/Src/main.c ****   MX_TIM5_Init();
 4322              		.loc 1 609 3 view .LVU1106
 4323 001e FFF7FEFF 		bl	MX_TIM4_Init
 4324              	.LVL461:
 610:Core/Src/main.c ****   MX_TIM8_Init();
 4325              		.loc 1 610 3 view .LVU1107
 4326 0022 FFF7FEFF 		bl	MX_TIM5_Init
 4327              	.LVL462:
 611:Core/Src/main.c ****   MX_USART3_UART_Init();
 4328              		.loc 1 611 3 view .LVU1108
 4329 0026 FFF7FEFF 		bl	MX_TIM8_Init
 4330              	.LVL463:
 612:Core/Src/main.c ****   MX_USART2_UART_Init();
 4331              		.loc 1 612 3 view .LVU1109
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 100


 4332 002a FFF7FEFF 		bl	MX_USART3_UART_Init
 4333              	.LVL464:
 613:Core/Src/main.c ****   MX_USART1_UART_Init();
 4334              		.loc 1 613 3 view .LVU1110
 4335 002e FFF7FEFF 		bl	MX_USART2_UART_Init
 4336              	.LVL465:
 614:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 4337              		.loc 1 614 3 view .LVU1111
 4338 0032 FFF7FEFF 		bl	MX_USART1_UART_Init
 4339              	.LVL466:
 617:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1); //使能定时器TIM1
 4340              		.loc 1 617 3 view .LVU1112
 4341 0036 3648     		ldr	r0, .L251
 4342 0038 FFF7FEFF 		bl	jy62_Init
 4343              	.LVL467:
 618:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); //使能定时器TIM8的四个�?�道为PWM输出
 4344              		.loc 1 618 3 view .LVU1113
 4345 003c 3548     		ldr	r0, .L251+4
 4346 003e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 4347              	.LVL468:
 619:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 4348              		.loc 1 619 3 view .LVU1114
 4349 0042 354C     		ldr	r4, .L251+8
 4350 0044 0021     		movs	r1, #0
 4351 0046 2046     		mov	r0, r4
 4352 0048 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 4353              	.LVL469:
 620:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 4354              		.loc 1 620 3 view .LVU1115
 4355 004c 0421     		movs	r1, #4
 4356 004e 2046     		mov	r0, r4
 4357 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 4358              	.LVL470:
 621:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 4359              		.loc 1 621 3 view .LVU1116
 4360 0054 0821     		movs	r1, #8
 4361 0056 2046     		mov	r0, r4
 4362 0058 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 4363              	.LVL471:
 622:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //使能四个编码�????
 4364              		.loc 1 622 3 view .LVU1117
 4365 005c 0C21     		movs	r1, #12
 4366 005e 2046     		mov	r0, r4
 4367 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 4368              	.LVL472:
 623:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 4369              		.loc 1 623 3 view .LVU1118
 4370 0064 3C21     		movs	r1, #60
 4371 0066 2D48     		ldr	r0, .L251+12
 4372 0068 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 4373              	.LVL473:
 624:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 4374              		.loc 1 624 3 view .LVU1119
 4375 006c 3C21     		movs	r1, #60
 4376 006e 2C48     		ldr	r0, .L251+16
 4377 0070 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 4378              	.LVL474:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 101


 625:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 4379              		.loc 1 625 3 view .LVU1120
 4380 0074 3C21     		movs	r1, #60
 4381 0076 2B48     		ldr	r0, .L251+20
 4382 0078 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 4383              	.LVL475:
 626:Core/Src/main.c ****   const float ratio = 1;
 4384              		.loc 1 626 3 view .LVU1121
 4385 007c 3C21     		movs	r1, #60
 4386 007e 2A48     		ldr	r0, .L251+24
 4387 0080 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 4388              	.LVL476:
 627:Core/Src/main.c ****   const float KP1 = 0.7, KI1 = 1, KD1 = 10;
 4389              		.loc 1 627 3 view .LVU1122
 628:Core/Src/main.c ****   const float KP2 = KP1/ratio, KI2 = KI1/ratio, KD2 = KD1/ratio;
 4390              		.loc 1 628 3 view .LVU1123
 629:Core/Src/main.c ****   p1.Kp=KP1, p1.Ki=KI1, p1.Kd=KD1;
 4391              		.loc 1 629 3 view .LVU1124
 630:Core/Src/main.c ****   p2.Kp=KP1, p2.Ki=KI2, p2.Kd=KD2;
 4392              		.loc 1 630 3 view .LVU1125
 630:Core/Src/main.c ****   p2.Kp=KP1, p2.Ki=KI2, p2.Kd=KD2;
 4393              		.loc 1 630 8 is_stmt 0 view .LVU1126
 4394 0084 2948     		ldr	r0, .L251+28
 4395 0086 2A49     		ldr	r1, .L251+32
 4396 0088 8160     		str	r1, [r0, #8]	@ float
 630:Core/Src/main.c ****   p2.Kp=KP1, p2.Ki=KI2, p2.Kd=KD2;
 4397              		.loc 1 630 19 view .LVU1127
 4398 008a 4FF07E52 		mov	r2, #1065353216
 4399 008e C260     		str	r2, [r0, #12]	@ float
 630:Core/Src/main.c ****   p2.Kp=KP1, p2.Ki=KI2, p2.Kd=KD2;
 4400              		.loc 1 630 30 view .LVU1128
 4401 0090 284B     		ldr	r3, .L251+36
 4402 0092 0361     		str	r3, [r0, #16]	@ float
 631:Core/Src/main.c ****   p3.Kp=KP2, p3.Ki=KI2, p3.Kd=KD2;
 4403              		.loc 1 631 3 is_stmt 1 view .LVU1129
 631:Core/Src/main.c ****   p3.Kp=KP2, p3.Ki=KI2, p3.Kd=KD2;
 4404              		.loc 1 631 8 is_stmt 0 view .LVU1130
 4405 0094 2848     		ldr	r0, .L251+40
 4406 0096 8160     		str	r1, [r0, #8]	@ float
 631:Core/Src/main.c ****   p3.Kp=KP2, p3.Ki=KI2, p3.Kd=KD2;
 4407              		.loc 1 631 19 view .LVU1131
 4408 0098 C260     		str	r2, [r0, #12]	@ float
 631:Core/Src/main.c ****   p3.Kp=KP2, p3.Ki=KI2, p3.Kd=KD2;
 4409              		.loc 1 631 30 view .LVU1132
 4410 009a 0361     		str	r3, [r0, #16]	@ float
 632:Core/Src/main.c ****   p4.Kp=KP1, p4.Ki=KI1, p4.Kd=KD1;
 4411              		.loc 1 632 3 is_stmt 1 view .LVU1133
 632:Core/Src/main.c ****   p4.Kp=KP1, p4.Ki=KI1, p4.Kd=KD1;
 4412              		.loc 1 632 8 is_stmt 0 view .LVU1134
 4413 009c 2748     		ldr	r0, .L251+44
 4414 009e 8160     		str	r1, [r0, #8]	@ float
 632:Core/Src/main.c ****   p4.Kp=KP1, p4.Ki=KI1, p4.Kd=KD1;
 4415              		.loc 1 632 19 view .LVU1135
 4416 00a0 C260     		str	r2, [r0, #12]	@ float
 632:Core/Src/main.c ****   p4.Kp=KP1, p4.Ki=KI1, p4.Kd=KD1;
 4417              		.loc 1 632 30 view .LVU1136
 4418 00a2 0361     		str	r3, [r0, #16]	@ float
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 102


 633:Core/Src/main.c ****   
 4419              		.loc 1 633 3 is_stmt 1 view .LVU1137
 633:Core/Src/main.c ****   
 4420              		.loc 1 633 8 is_stmt 0 view .LVU1138
 4421 00a4 2648     		ldr	r0, .L251+48
 4422 00a6 8160     		str	r1, [r0, #8]	@ float
 633:Core/Src/main.c ****   
 4423              		.loc 1 633 19 view .LVU1139
 4424 00a8 C260     		str	r2, [r0, #12]	@ float
 633:Core/Src/main.c ****   
 4425              		.loc 1 633 30 view .LVU1140
 4426 00aa 0361     		str	r3, [r0, #16]	@ float
 635:Core/Src/main.c ****   SetBaud(115200);
 4427              		.loc 1 635 3 is_stmt 1 view .LVU1141
 4428 00ac 2548     		ldr	r0, .L251+52
 4429 00ae FFF7FEFF 		bl	zigbee_Init
 4430              	.LVL477:
 636:Core/Src/main.c ****   SetHorizontal();
 4431              		.loc 1 636 3 view .LVU1142
 4432 00b2 4FF4E130 		mov	r0, #115200
 4433 00b6 FFF7FEFF 		bl	SetBaud
 4434              	.LVL478:
 637:Core/Src/main.c ****   InitAngle();
 4435              		.loc 1 637 3 view .LVU1143
 4436 00ba FFF7FEFF 		bl	SetHorizontal
 4437              	.LVL479:
 638:Core/Src/main.c ****   Calibrate();
 4438              		.loc 1 638 3 view .LVU1144
 4439 00be FFF7FEFF 		bl	InitAngle
 4440              	.LVL480:
 639:Core/Src/main.c ****   SleepOrAwake();
 4441              		.loc 1 639 3 view .LVU1145
 4442 00c2 FFF7FEFF 		bl	Calibrate
 4443              	.LVL481:
 640:Core/Src/main.c ****   /* USER CODE END 2 */
 4444              		.loc 1 640 3 view .LVU1146
 4445 00c6 FFF7FEFF 		bl	SleepOrAwake
 4446              	.LVL482:
 646:Core/Src/main.c ****   while (1)
 4447              		.loc 1 646 3 view .LVU1147
 646:Core/Src/main.c ****   while (1)
 4448              		.loc 1 646 14 is_stmt 0 view .LVU1148
 4449 00ca FFF7FEFF 		bl	getGameTime
 4450              	.LVL483:
 646:Core/Src/main.c ****   while (1)
 4451              		.loc 1 646 12 view .LVU1149
 4452 00ce 1E4B     		ldr	r3, .L251+56
 4453 00d0 1860     		str	r0, [r3]
 646:Core/Src/main.c ****   while (1)
 4454              		.loc 1 646 42 view .LVU1150
 4455 00d2 FFF7FEFF 		bl	getGameTime
 4456              	.LVL484:
 646:Core/Src/main.c ****   while (1)
 4457              		.loc 1 646 40 view .LVU1151
 4458 00d6 1D4B     		ldr	r3, .L251+60
 4459 00d8 1860     		str	r0, [r3]
 4460 00da 04E0     		b	.L246
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 103


 4461              	.L247:
 4462              	.LBB67:
 667:Core/Src/main.c ****       if(stage == Prematch) continue;
 4463              		.loc 1 667 7 is_stmt 1 view .LVU1152
 667:Core/Src/main.c ****       if(stage == Prematch) continue;
 4464              		.loc 1 667 19 is_stmt 0 view .LVU1153
 4465 00dc FFF7FEFF 		bl	getGameStage
 4466              	.LVL485:
 668:Core/Src/main.c ****       if(stage == FirstHalf){
 4467              		.loc 1 668 7 is_stmt 1 view .LVU1154
 668:Core/Src/main.c ****       if(stage == FirstHalf){
 4468              		.loc 1 668 9 is_stmt 0 view .LVU1155
 4469 00e0 08B1     		cbz	r0, .L246
 669:Core/Src/main.c ****           Solve1();
 4470              		.loc 1 669 7 is_stmt 1 view .LVU1156
 669:Core/Src/main.c ****           Solve1();
 4471              		.loc 1 669 9 is_stmt 0 view .LVU1157
 4472 00e2 0128     		cmp	r0, #1
 4473 00e4 10D0     		beq	.L250
 4474              	.LVL486:
 4475              	.L246:
 669:Core/Src/main.c ****           Solve1();
 4476              		.loc 1 669 9 view .LVU1158
 4477              	.LBE67:
 647:Core/Src/main.c ****   {
 4478              		.loc 1 647 3 is_stmt 1 view .LVU1159
 649:Core/Src/main.c ****     {
 4479              		.loc 1 649 5 view .LVU1160
 649:Core/Src/main.c ****     {
 4480              		.loc 1 649 8 is_stmt 0 view .LVU1161
 4481 00e6 1A4B     		ldr	r3, .L251+64
 4482 00e8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 649:Core/Src/main.c ****     {
 4483              		.loc 1 649 7 view .LVU1162
 4484 00ea 002B     		cmp	r3, #0
 4485 00ec FBD0     		beq	.L246
 4486              	.LBB68:
 651:Core/Src/main.c ****       zigbeeMessageRecord();
 4487              		.loc 1 651 7 is_stmt 1 view .LVU1163
 4488 00ee FFF7FEFF 		bl	reqGameInfo
 4489              	.LVL487:
 652:Core/Src/main.c ****     //    u3_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,half
 4490              		.loc 1 652 7 view .LVU1164
 4491 00f2 FFF7FEFF 		bl	zigbeeMessageRecord
 4492              	.LVL488:
 663:Core/Src/main.c ****         SetGoal(0,0);
 4493              		.loc 1 663 7 view .LVU1165
 663:Core/Src/main.c ****         SetGoal(0,0);
 4494              		.loc 1 663 10 is_stmt 0 view .LVU1166
 4495 00f6 FFF7FEFF 		bl	getGameStatus
 4496              	.LVL489:
 663:Core/Src/main.c ****         SetGoal(0,0);
 4497              		.loc 1 663 9 view .LVU1167
 4498 00fa 0028     		cmp	r0, #0
 4499 00fc EED1     		bne	.L247
 664:Core/Src/main.c ****         continue;
 4500              		.loc 1 664 9 is_stmt 1 view .LVU1168
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 104


 4501 00fe 0020     		movs	r0, #0
 4502 0100 0146     		mov	r1, r0
 4503 0102 FFF7FEFF 		bl	SetGoal
 4504              	.LVL490:
 665:Core/Src/main.c ****       }
 4505              		.loc 1 665 9 view .LVU1169
 4506 0106 EEE7     		b	.L246
 4507              	.LVL491:
 4508              	.L250:
 670:Core/Src/main.c ****       }
 4509              		.loc 1 670 11 view .LVU1170
 4510 0108 FFF7FEFF 		bl	Solve1
 4511              	.LVL492:
 670:Core/Src/main.c ****       }
 4512              		.loc 1 670 11 is_stmt 0 view .LVU1171
 4513 010c EBE7     		b	.L246
 4514              	.L252:
 4515 010e 00BF     		.align	2
 4516              	.L251:
 4517 0110 00000000 		.word	huart2
 4518 0114 00000000 		.word	htim1
 4519 0118 00000000 		.word	htim8
 4520 011c 00000000 		.word	htim2
 4521 0120 00000000 		.word	htim3
 4522 0124 00000000 		.word	htim4
 4523 0128 00000000 		.word	htim5
 4524 012c 00000000 		.word	.LANCHOR3
 4525 0130 3333333F 		.word	1060320051
 4526 0134 00002041 		.word	1092616192
 4527 0138 00000000 		.word	.LANCHOR4
 4528 013c 00000000 		.word	.LANCHOR5
 4529 0140 00000000 		.word	.LANCHOR6
 4530 0144 00000000 		.word	huart3
 4531 0148 00000000 		.word	.LANCHOR25
 4532 014c 00000000 		.word	.LANCHOR27
 4533 0150 00000000 		.word	receive_flag
 4534              	.LBE68:
 4535              		.cfi_endproc
 4536              	.LFE85:
 4538              		.global	have_order
 4539              		.global	bst
 4540              		.global	arr
 4541              		.global	st_time
 4542              		.global	bstsc
 4543              		.global	get_time
 4544              		.global	have_order_cnt
 4545              		.global	dep
 4546              		.global	start_fix
 4547              		.global	last_fix
 4548              		.global	param
 4549              		.global	gnxt
 4550              		.global	nxt
 4551              		.global	dis
 4552              		.global	P
 4553              		.global	St
 4554              		.global	ulti_goal
 4555              		.global	temp_goal
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 105


 4556              		.global	CD
 4557              		.global	Get_time
 4558              		.global	orders
 4559              		.global	cnt_order
 4560              		.global	block
 4561              		.global	delta
 4562              		.global	V
 4563              		.global	Theta
 4564              		.global	pi
 4565              		.global	p4
 4566              		.global	p3
 4567              		.global	p2
 4568              		.global	p1
 4569              		.section	.bss.CD,"aw",%nobits
 4570              		.align	2
 4573              	CD:
 4574 0000 00000000 		.space	9600
 4574      00000000 
 4574      00000000 
 4574      00000000 
 4574      00000000 
 4575              		.section	.bss.Get_time,"aw",%nobits
 4576              		.align	2
 4577              		.set	.LANCHOR24,. + 0
 4580              	Get_time:
 4581 0000 00000000 		.space	400
 4581      00000000 
 4581      00000000 
 4581      00000000 
 4581      00000000 
 4582              		.section	.bss.Theta,"aw",%nobits
 4583              		.align	2
 4584              		.set	.LANCHOR0,. + 0
 4587              	Theta:
 4588 0000 00000000 		.space	4
 4589              		.section	.bss.V,"aw",%nobits
 4590              		.align	2
 4591              		.set	.LANCHOR1,. + 0
 4594              	V:
 4595 0000 00000000 		.space	4
 4596              		.section	.bss.arr,"aw",%nobits
 4597              		.align	2
 4598              		.set	.LANCHOR22,. + 0
 4601              	arr:
 4602 0000 00000000 		.space	44
 4602      00000000 
 4602      00000000 
 4602      00000000 
 4602      00000000 
 4603              		.section	.bss.block,"aw",%nobits
 4604              		.align	2
 4607              	block:
 4608 0000 00000000 		.space	16384
 4608      00000000 
 4608      00000000 
 4608      00000000 
 4608      00000000 
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 106


 4609              		.section	.bss.bst,"aw",%nobits
 4610              		.align	2
 4611              		.set	.LANCHOR21,. + 0
 4614              	bst:
 4615 0000 00000000 		.space	4
 4616              		.section	.bss.bstsc,"aw",%nobits
 4617              		.align	2
 4618              		.set	.LANCHOR20,. + 0
 4621              	bstsc:
 4622 0000 00000000 		.space	4
 4623              		.section	.bss.cc.0,"aw",%nobits
 4624              		.align	2
 4625              		.set	.LANCHOR33,. + 0
 4628              	cc.0:
 4629 0000 00000000 		.space	4
 4630              		.section	.bss.cc.5,"aw",%nobits
 4631              		.align	2
 4632              		.set	.LANCHOR7,. + 0
 4635              	cc.5:
 4636 0000 00000000 		.space	4
 4637              		.section	.bss.cnt_order,"aw",%nobits
 4638              		.align	2
 4639              		.set	.LANCHOR18,. + 0
 4642              	cnt_order:
 4643 0000 00000000 		.space	4
 4644              		.section	.bss.delta,"aw",%nobits
 4645              		.align	2
 4646              		.set	.LANCHOR2,. + 0
 4649              	delta:
 4650 0000 00000000 		.space	4
 4651              		.section	.bss.dep,"aw",%nobits
 4652              		.align	2
 4653              		.set	.LANCHOR19,. + 0
 4656              	dep:
 4657 0000 00000000 		.space	4
 4658              		.section	.bss.dis,"aw",%nobits
 4659              		.align	2
 4660              		.set	.LANCHOR11,. + 0
 4663              	dis:
 4664 0000 00000000 		.space	576
 4664      00000000 
 4664      00000000 
 4664      00000000 
 4664      00000000 
 4665              		.section	.bss.get_time,"aw",%nobits
 4666              		.align	2
 4667              		.set	.LANCHOR16,. + 0
 4670              	get_time:
 4671 0000 00000000 		.space	20
 4671      00000000 
 4671      00000000 
 4671      00000000 
 4671      00000000 
 4672              		.section	.bss.gnxt,"aw",%nobits
 4673              		.align	2
 4674              		.set	.LANCHOR32,. + 0
 4677              	gnxt:
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 107


 4678 0000 00000000 		.space	48
 4678      00000000 
 4678      00000000 
 4678      00000000 
 4678      00000000 
 4679              		.section	.bss.have_order,"aw",%nobits
 4680              		.align	2
 4681              		.set	.LANCHOR15,. + 0
 4684              	have_order:
 4685 0000 00000000 		.space	100
 4685      00000000 
 4685      00000000 
 4685      00000000 
 4685      00000000 
 4686              		.section	.bss.have_order_cnt,"aw",%nobits
 4687              		.align	2
 4688              		.set	.LANCHOR14,. + 0
 4691              	have_order_cnt:
 4692 0000 00000000 		.space	4
 4693              		.section	.bss.is_mapped.3,"aw",%nobits
 4694              		.align	2
 4695              		.set	.LANCHOR23,. + 0
 4698              	is_mapped.3:
 4699 0000 00000000 		.space	4
 4700              		.section	.bss.last_fix,"aw",%nobits
 4701              		.align	2
 4702              		.set	.LANCHOR25,. + 0
 4705              	last_fix:
 4706 0000 00000000 		.space	4
 4707              		.section	.bss.nxt,"aw",%nobits
 4708              		.align	2
 4709              		.set	.LANCHOR12,. + 0
 4712              	nxt:
 4713 0000 00000000 		.space	576
 4713      00000000 
 4713      00000000 
 4713      00000000 
 4713      00000000 
 4714              		.section	.bss.orders,"aw",%nobits
 4715              		.align	2
 4716              		.set	.LANCHOR17,. + 0
 4719              	orders:
 4720 0000 00000000 		.space	2000
 4720      00000000 
 4720      00000000 
 4720      00000000 
 4720      00000000 
 4721              		.section	.bss.p1,"aw",%nobits
 4722              		.align	2
 4723              		.set	.LANCHOR3,. + 0
 4726              	p1:
 4727 0000 00000000 		.space	24
 4727      00000000 
 4727      00000000 
 4727      00000000 
 4727      00000000 
 4728              		.section	.bss.p2,"aw",%nobits
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 108


 4729              		.align	2
 4730              		.set	.LANCHOR4,. + 0
 4733              	p2:
 4734 0000 00000000 		.space	24
 4734      00000000 
 4734      00000000 
 4734      00000000 
 4734      00000000 
 4735              		.section	.bss.p3,"aw",%nobits
 4736              		.align	2
 4737              		.set	.LANCHOR5,. + 0
 4740              	p3:
 4741 0000 00000000 		.space	24
 4741      00000000 
 4741      00000000 
 4741      00000000 
 4741      00000000 
 4742              		.section	.bss.p4,"aw",%nobits
 4743              		.align	2
 4744              		.set	.LANCHOR6,. + 0
 4747              	p4:
 4748 0000 00000000 		.space	24
 4748      00000000 
 4748      00000000 
 4748      00000000 
 4748      00000000 
 4749              		.section	.bss.st_time,"aw",%nobits
 4750              		.align	2
 4751              		.set	.LANCHOR13,. + 0
 4754              	st_time:
 4755 0000 00000000 		.space	4
 4756              		.section	.bss.start_fix,"aw",%nobits
 4757              		.align	2
 4758              		.set	.LANCHOR27,. + 0
 4761              	start_fix:
 4762 0000 00000000 		.space	4
 4763              		.section	.bss.v.4,"aw",%nobits
 4764              		.align	2
 4765              		.set	.LANCHOR8,. + 0
 4768              	v.4:
 4769 0000 00000000 		.space	20
 4769      00000000 
 4769      00000000 
 4769      00000000 
 4769      00000000 
 4770              		.section	.data.P,"aw"
 4771              		.align	2
 4772              		.set	.LANCHOR10,. + 0
 4775              	P:
 4776 0000 1400     		.short	20
 4777 0002 1400     		.short	20
 4778 0004 7E00     		.short	126
 4779 0006 1400     		.short	20
 4780 0008 EC00     		.short	236
 4781 000a 1400     		.short	20
 4782 000c 1400     		.short	20
 4783 000e 7E00     		.short	126
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 109


 4784 0010 EC00     		.short	236
 4785 0012 7E00     		.short	126
 4786 0014 1400     		.short	20
 4787 0016 EC00     		.short	236
 4788 0018 7E00     		.short	126
 4789 001a EC00     		.short	236
 4790 001c EC00     		.short	236
 4791 001e EC00     		.short	236
 4792 0020 7E00     		.short	126
 4793 0022 3C00     		.short	60
 4794 0024 C400     		.short	196
 4795 0026 7E00     		.short	126
 4796 0028 7E00     		.short	126
 4797 002a C400     		.short	196
 4798 002c 3C00     		.short	60
 4799 002e 7E00     		.short	126
 4800              		.section	.data.St,"aw"
 4801              		.align	2
 4802              		.set	.LANCHOR26,. + 0
 4805              	St:
 4806 0000 FFFF     		.short	-1
 4807 0002 FFFF     		.short	-1
 4808              		.section	.data.param,"aw"
 4809              		.align	3
 4810              		.set	.LANCHOR9,. + 0
 4813              	param:
 4814 0000 B81E85EB 		.word	-343597384
 4815 0004 51B89E3F 		.word	1067366481
 4816              		.section	.data.tarid.2,"aw"
 4817              		.align	2
 4818              		.set	.LANCHOR29,. + 0
 4821              	tarid.2:
 4822 0000 FFFFFFFF 		.word	-1
 4823              		.section	.data.temp_goal,"aw"
 4824              		.align	2
 4825              		.set	.LANCHOR31,. + 0
 4828              	temp_goal:
 4829 0000 7E00     		.short	126
 4830 0002 7E00     		.short	126
 4831              		.section	.data.tmpid.1,"aw"
 4832              		.align	2
 4833              		.set	.LANCHOR30,. + 0
 4836              	tmpid.1:
 4837 0000 FFFFFFFF 		.word	-1
 4838              		.section	.data.ulti_goal,"aw"
 4839              		.align	2
 4840              		.set	.LANCHOR28,. + 0
 4843              	ulti_goal:
 4844 0000 7E00     		.short	126
 4845 0002 7E00     		.short	126
 4846              		.section	.rodata.pi,"a"
 4847              		.align	2
 4850              	pi:
 4851 0000 DA0F4940 		.word	1078530010
 4852              		.text
 4853              	.Letext0:
 4854              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 110


 4855              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 4856              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 4857              		.file 6 "/Applications/ARM/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 4858              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 4859              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 4860              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 4861              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 4862              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 4863              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 4864              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 4865              		.file 14 "Core/Inc/tim.h"
 4866              		.file 15 "Core/Inc/usart.h"
 4867              		.file 16 "Core/Inc/zigbee_edc24.h"
 4868              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 4869              		.file 18 "Core/Inc/gpio.h"
 4870              		.file 19 "Core/Inc/dma.h"
 4871              		.file 20 "Core/Inc/jy62.h"
 4872              		.file 21 "/Applications/ARM/arm-none-eabi/include/math.h"
 4873              		.file 22 "<built-in>"
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 111


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:23     .text.PID:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:29     .text.PID:0000000000000000 PID
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:146    .text.PID:0000000000000070 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:152    .text.SetGoal:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:158    .text.SetGoal:0000000000000000 SetGoal
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:178    .text.SetGoal:000000000000000c $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:189    .text.ReSetGoal:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:195    .text.ReSetGoal:0000000000000000 ReSetGoal
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:424    .text.ReSetGoal:0000000000000118 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:441    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:447    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:924    .text.HAL_TIM_PeriodElapsedCallback:0000000000000268 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:948    .text.GetPosition:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:954    .text.GetPosition:0000000000000000 GetPosition
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:993    .text.getblock:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:999    .text.getblock:0000000000000000 getblock
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1029   .text.updblock:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1035   .text.updblock:0000000000000000 updblock
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1067   .text.abs:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1073   .text.abs:0000000000000000 abs
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1093   .text.max:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1099   .text.max:0000000000000000 max
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1119   .text.min:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1125   .text.min:0000000000000000 min
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1146   .text.max_float:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1152   .text.max_float:0000000000000000 max_float
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1189   .text.calc_direct:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1195   .text.calc_direct:0000000000000000 calc_direct
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1325   .text.calc_direct:00000000000000a0 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1332   .text.Pre_dis:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1338   .text.Pre_dis:0000000000000000 Pre_dis
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1496   .text.Pre_dis:00000000000000ac $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1503   .text.enblock:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1509   .text.enblock:0000000000000000 enblock
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1625   .text.enblock:0000000000000060 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4607   .bss.block:0000000000000000 block
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1630   .text.Touch:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1636   .text.Touch:0000000000000000 Touch
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1679   .text.swap:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1685   .text.swap:0000000000000000 swap
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1747   .text.H:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:1753   .text.H:0000000000000000 H
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:2223   .text.H:0000000000000258 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:2236   .text.dfs:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:2242   .text.dfs:0000000000000000 dfs
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:2601   .text.dfs:00000000000001d4 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:2616   .rodata.Solve1.str1.4:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:2623   .text.Solve1:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:2629   .text.Solve1:0000000000000000 Solve1
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:3131   .text.Solve1:0000000000000318 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4573   .bss.CD:0000000000000000 CD
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:3142   .text.Solve1:0000000000000334 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:3632   .text.Solve1:00000000000005d0 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:3662   .text.Solve1:0000000000000630 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4097   .text.Solve1:0000000000000840 $d
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 112


/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4116   .text.Solve2:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4122   .text.Solve2:0000000000000000 Solve2
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4135   .text.Error_Handler:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4141   .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4173   .text.SystemClock_Config:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4179   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4284   .text.main:0000000000000000 $t
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4290   .text.main:0000000000000000 main
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4517   .text.main:0000000000000110 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4684   .bss.have_order:0000000000000000 have_order
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4614   .bss.bst:0000000000000000 bst
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4601   .bss.arr:0000000000000000 arr
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4754   .bss.st_time:0000000000000000 st_time
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4621   .bss.bstsc:0000000000000000 bstsc
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4670   .bss.get_time:0000000000000000 get_time
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4691   .bss.have_order_cnt:0000000000000000 have_order_cnt
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4656   .bss.dep:0000000000000000 dep
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4761   .bss.start_fix:0000000000000000 start_fix
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4705   .bss.last_fix:0000000000000000 last_fix
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4813   .data.param:0000000000000000 param
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4677   .bss.gnxt:0000000000000000 gnxt
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4712   .bss.nxt:0000000000000000 nxt
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4663   .bss.dis:0000000000000000 dis
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4775   .data.P:0000000000000000 P
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4805   .data.St:0000000000000000 St
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4843   .data.ulti_goal:0000000000000000 ulti_goal
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4828   .data.temp_goal:0000000000000000 temp_goal
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4580   .bss.Get_time:0000000000000000 Get_time
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4719   .bss.orders:0000000000000000 orders
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4642   .bss.cnt_order:0000000000000000 cnt_order
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4649   .bss.delta:0000000000000000 delta
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4594   .bss.V:0000000000000000 V
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4587   .bss.Theta:0000000000000000 Theta
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4850   .rodata.pi:0000000000000000 pi
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4747   .bss.p4:0000000000000000 p4
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4740   .bss.p3:0000000000000000 p3
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4733   .bss.p2:0000000000000000 p2
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4726   .bss.p1:0000000000000000 p1
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4570   .bss.CD:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4576   .bss.Get_time:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4583   .bss.Theta:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4590   .bss.V:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4597   .bss.arr:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4604   .bss.block:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4610   .bss.bst:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4617   .bss.bstsc:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4624   .bss.cc.0:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4628   .bss.cc.0:0000000000000000 cc.0
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4631   .bss.cc.5:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4635   .bss.cc.5:0000000000000000 cc.5
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4638   .bss.cnt_order:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4645   .bss.delta:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4652   .bss.dep:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4659   .bss.dis:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4666   .bss.get_time:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4673   .bss.gnxt:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4680   .bss.have_order:0000000000000000 $d
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 113


/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4687   .bss.have_order_cnt:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4694   .bss.is_mapped.3:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4698   .bss.is_mapped.3:0000000000000000 is_mapped.3
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4701   .bss.last_fix:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4708   .bss.nxt:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4715   .bss.orders:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4722   .bss.p1:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4729   .bss.p2:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4736   .bss.p3:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4743   .bss.p4:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4750   .bss.st_time:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4757   .bss.start_fix:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4764   .bss.v.4:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4768   .bss.v.4:0000000000000000 v.4
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4771   .data.P:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4801   .data.St:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4809   .data.param:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4817   .data.tarid.2:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4821   .data.tarid.2:0000000000000000 tarid.2
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4824   .data.temp_goal:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4832   .data.tmpid.1:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4836   .data.tmpid.1:0000000000000000 tmpid.1
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4839   .data.ulti_goal:0000000000000000 $d
/var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s:4847   .rodata.pi:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_fsub
__aeabi_fadd
__aeabi_fmul
__aeabi_fcmpge
__aeabi_fcmple
__aeabi_fdiv
__aeabi_f2d
__aeabi_dmul
__aeabi_d2f
__aeabi_fcmplt
GetYaw
cos
sin
__aeabi_i2d
__aeabi_f2uiz
HAL_GPIO_WritePin
htim1
htim2
htim8
htim3
htim4
htim5
__aeabi_fcmpgt
__aeabi_ddiv
__aeabi_dadd
__aeabi_d2iz
sqrt
__aeabi_dcmpgt
__aeabi_i2f
memcpy
getCommission
ARM GAS  /var/folders/l8/2dxms_k929sgkjbr6565hj600000gn/T//cckFK9EI.s 			page 114


__aeabi_f2iz
__aeabi_dsub
getLatestPendingOrder
memset
getOneBarrier
getGameTime
getOrderNum
getOneOrder
getVehiclePos
atan2
setChargingPile
u1_printf
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_TIM1_Init
MX_TIM2_Init
MX_TIM3_Init
MX_TIM4_Init
MX_TIM5_Init
MX_TIM8_Init
MX_USART3_UART_Init
MX_USART2_UART_Init
MX_USART1_UART_Init
jy62_Init
HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
HAL_TIM_Encoder_Start
zigbee_Init
SetBaud
SetHorizontal
InitAngle
Calibrate
SleepOrAwake
getGameStage
reqGameInfo
zigbeeMessageRecord
getGameStatus
huart2
huart3
receive_flag
