$date
	Tue Apr 13 18:16:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stack_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 4 # data_out [3:0] $end
$var reg 1 $ clk $end
$var reg 4 % data_in [3:0] $end
$var reg 1 & pop $end
$var reg 1 ' push $end
$var reg 1 ( rstN $end
$var integer 32 ) i [31:0] $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 4 * data_in [3:0] $end
$var wire 4 + data_out [3:0] $end
$var wire 1 & pop $end
$var wire 1 ' push $end
$var wire 1 ( rstN $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var reg 4 , emptyPos [3:0] $end
$var reg 4 - out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
1(
0'
0&
b0 %
0$
b0 #
1"
0!
$end
#5000
1$
#10000
0$
b100 %
b100 *
1'
#15000
0"
b1 ,
1$
#20000
0$
b1 %
b1 *
b1 )
#25000
b10 ,
1$
#30000
0$
b1001 %
b1001 *
b10 )
#35000
b11 ,
1$
#40000
0$
b11 %
b11 *
b11 )
#45000
b100 ,
1$
#50000
0$
b1101 %
b1101 *
b100 )
#55000
b101 ,
1$
#60000
0$
1&
0'
b101 )
#65000
b1101 #
b1101 +
b1101 -
b100 ,
1$
#70000
0$
1'
b100 %
b100 *
#75000
b11 #
b11 +
b11 -
1$
#80000
0$
0'
#85000
b100 #
b100 +
b100 -
b11 ,
1$
#90000
0$
b1101 %
b1101 *
b0 )
1'
0&
#95000
b100 ,
1$
#100000
0$
b101 %
b101 *
b1 )
#105000
b101 ,
1$
#110000
0$
b10 %
b10 *
b10 )
#115000
b110 ,
1$
#120000
0$
b1 %
b1 *
b11 )
#125000
b111 ,
1$
#130000
0$
b1101 %
b1101 *
b100 )
#135000
1!
b1000 ,
1$
#140000
0$
b110 %
b110 *
b101 )
#145000
1$
#150000
0$
1&
0'
b110 )
#155000
b1101 #
b1101 +
b1101 -
0!
b111 ,
1$
#160000
0$
#165000
b1 #
b1 +
b1 -
b110 ,
1$
#170000
0$
#175000
b10 #
b10 +
b10 -
b101 ,
1$
#180000
b0 #
b0 +
b0 -
1"
b0 ,
0$
0(
0&
#185000
1$
1(
#190000
0$
1&
#195000
1$
#200000
0$
#205000
1$
#210000
0$
1'
b1110 %
b1110 *
#215000
0"
b1 ,
1$
#220000
0$
0'
#225000
b1110 #
b1110 +
b1110 -
1"
b0 ,
1$
#230000
0$
b1101 %
b1101 *
b0 )
0&
#235000
1$
#240000
0$
b1 )
#245000
1$
#250000
0$
b1100 %
b1100 *
b10 )
#255000
1$
#260000
0$
b11 )
#265000
1$
