
*** Running vivado
    with args -log Clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Clock.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Clock.tcl -notrace
Command: synth_design -top Clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 874.254 ; gain = 234.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Clock' [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Clock.v:2]
INFO: [Synth 8-6157] synthesizing module 'Delay_Reset' [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Delay_Reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Delay_Reset' (1#1) [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Delay_Reset.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/new/Debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (2#1) [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/new/Debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM' [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/PWM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (3#1) [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/PWM.v:3]
INFO: [Synth 8-6157] synthesizing module 'SS_Driver' [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/SS_Driver.v:2]
INFO: [Synth 8-6157] synthesizing module 'BCD_Decoder' [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/BCD_Decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Decoder' (4#1) [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/BCD_Decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SS_Driver' (5#1) [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/SS_Driver.v:2]
INFO: [Synth 8-251] Hours = x:x  Minutes = x:x  secs = x  Counter =x
 [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Clock.v:67]
INFO: [Synth 8-251] Hours button pressed
 [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Clock.v:88]
INFO: [Synth 8-251] min button pressed
 [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Clock.v:95]
INFO: [Synth 8-6155] done synthesizing module 'Clock' (6#1) [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Clock.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 947.469 ; gain = 307.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 947.469 ; gain = 307.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 947.469 ; gain = 307.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 947.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/constrs_1/imports/constraints/FPGA_WallClock_nexys7100t_constraints.xdc]
Finished Parsing XDC File [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/constrs_1/imports/constraints/FPGA_WallClock_nexys7100t_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/constrs_1/imports/constraints/FPGA_WallClock_nexys7100t_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1067.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.660 ; gain = 427.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.660 ; gain = 427.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.660 ; gain = 427.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.660 ; gain = 427.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Delay_Reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PWM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SS_Driver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1067.660 ; gain = 427.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1067.660 ; gain = 427.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.660 ; gain = 427.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.660 ; gain = 427.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1069.617 ; gain = 429.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1069.617 ; gain = 429.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1069.617 ; gain = 429.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1069.617 ; gain = 429.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1069.617 ; gain = 429.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1069.617 ; gain = 429.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   141|
|3     |LUT1   |    10|
|4     |LUT2   |   147|
|5     |LUT3   |   146|
|6     |LUT4   |   238|
|7     |LUT5   |    84|
|8     |LUT6   |    70|
|9     |FDRE   |   129|
|10    |FDSE   |     7|
|11    |IBUF   |    12|
|12    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |  1003|
|2     |  DebounceH    |Debounce    |    28|
|3     |  DebounceM    |Debounce_0  |    34|
|4     |  Delay_Reset1 |Delay_Reset |    29|
|5     |  SS_Driver1   |SS_Driver   |    65|
|6     |  pwm          |PWM         |    41|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1069.617 ; gain = 429.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1069.617 ; gain = 309.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1069.617 ; gain = 429.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1069.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1069.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1069.617 ; gain = 739.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1069.617 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.runs/synth_1/Clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Clock_utilization_synth.rpt -pb Clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 18 17:46:25 2020...
