-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:45:18 EST 2021                        

Solution Settings: fir.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          28      66         67           65  0          
    Design Total:                      28      66         67           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          2           2 
    mgc_add(4,0,2,1,5)                     4.000     0.000      4.000 1.605          1           0 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          2           2 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           3 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           1 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(4,2)                           1.417     0.000      1.417 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           2 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           1 
    mgc_mux(16,4,16)                      82.034     0.000     82.034 2.461          2           2 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           1 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           4 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           1 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           3 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0           3 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           3 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           2 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          2           2 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(16,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(4,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):       899.898     2.000    280.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    530.9          905.1           899.9        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            530.9 (100%)   905.1 (100%)    899.9 (100%) 
      MUX:               164.1  (31%)   198.7  (22%)    202.0  (22%) 
      FUNC:              361.5  (68%)   676.0  (75%)    667.5  (74%) 
      LOGIC:               5.3   (1%)    30.4   (3%)     30.4   (3%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-2:mul.itm                           30                            MAC-2:mul.itm                                         
                                                                          MAC:acc.itm                                           
    acc(32:3)#1.sva                         30         Y           Y      acc(32:3)#1.sva                                       
    MAC:mux#2.itm                           16                            MAC:mux#2.itm                                         
                                                                          MAC:slc(regs:rsci.qa_d)(31-16).itm                    
    MAC:mux.itm                             16         Y           Y      MAC:mux.itm                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    MAC:MAC:or#1.itm                         5                            MAC:MAC:or#1.itm                                      
                                                                          wptr(4:0)#1.sva                                       
    MAC:i(5:1).sva#1                         5         Y           Y      MAC:i(5:1).sva#1                                      
    regs:acc.itm                             5         Y           Y      regs:acc.itm                                          
                                                                          regs:vinit.ndx(4:0).sva                               
                                                                          rptr(4:0).sva                                         
    MAC:i(5:1).sva(3:0)                      4                            MAC:i(5:1).sva(3:0)                                   
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                        1                            regs:regs:nor.itm                                     
                                                                                                                                
    Total:                                 129             72          72 (Total Gating Ratio: 0.56, CG Opt Gating Ratio: 0.56) 
    
  Timing Report
    Critical Path
      Max Delay:  8.615994
      Slack:      1.3840059999999994
      
      Path                                                                       Startpoint                      Endpoint                   Delay  Slack  
      -------------------------------------------------------------------------- ------------------------------- -------------------------- ------ ------
      1                                                                          fir:core/reg(regs:acc)          fir:core/reg(MAC:MAC:or#1) 8.6160 1.3840 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                                  0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                               0.0000 0.0000 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                              1.3121 1.3121 
        fir:core/regs:mux.itm                                                                                                               0.0000 1.3121 
        fir:core/MAC-1:else:acc:rg                                               mgc_addc_5_0_1_1_5                                         1.6417 2.9538 
        fir:core/z.out                                                                                                                      0.0000 2.9538 
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                                 1.2679 4.2217 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                      0.0000 4.2217 
        fir:core/MAC-2:else:acc                                                  mgc_addc_5_0_1_1_5                                         1.6417 5.8633 
        fir:core/MAC-2:else:acc.itm                                                                                                         0.0000 5.8633 
        fir:core/MAC:MAC:or#1                                                    mgc_or_5_2                                                 1.2679 7.1312 
        fir:core/MAC:MAC:or#1.itm#3                                                                                                         0.0000 7.1312 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_3                                            1.4848 8.6160 
        fir:core/regs:mux1h#3.itm                                                                                                           0.0000 8.6160 
        fir:core/reg(MAC:MAC:or#1)                                               mgc_reg_pos_5_0_0_1_1_0_0                                  0.0000 8.6160 
                                                                                                                                                          
      2                                                                          fir:core/reg(MAC:MAC:or#1)      fir:core/reg(MAC:MAC:or#1) 8.6160 1.3840 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir:core/reg(MAC:MAC:or#1)                                               mgc_reg_pos_5_0_0_1_1_0_0                                  0.0000 0.0000 
        fir:core/MAC:MAC:or#1.itm                                                                                                           0.0000 0.0000 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                              1.3121 1.3121 
        fir:core/regs:mux.itm                                                                                                               0.0000 1.3121 
        fir:core/MAC-1:else:acc:rg                                               mgc_addc_5_0_1_1_5                                         1.6417 2.9538 
        fir:core/z.out                                                                                                                      0.0000 2.9538 
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                                 1.2679 4.2217 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                      0.0000 4.2217 
        fir:core/MAC-2:else:acc                                                  mgc_addc_5_0_1_1_5                                         1.6417 5.8633 
        fir:core/MAC-2:else:acc.itm                                                                                                         0.0000 5.8633 
        fir:core/MAC:MAC:or#1                                                    mgc_or_5_2                                                 1.2679 7.1312 
        fir:core/MAC:MAC:or#1.itm#3                                                                                                         0.0000 7.1312 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_3                                            1.4848 8.6160 
        fir:core/regs:mux1h#3.itm                                                                                                           0.0000 8.6160 
        fir:core/reg(MAC:MAC:or#1)                                               mgc_reg_pos_5_0_0_1_1_0_0                                  0.0000 8.6160 
                                                                                                                                                          
      3                                                                          fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:MAC:or#1) 8.6160 1.3840 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir:core/fir:core_core:fsm:inst                                          fir:core_core:fsm                                          0.0000 0.0000 
        fir:core/fsm_output                                                                                                                 0.0000 0.0000 
        fir:core/slc(fsm_output)(5)#7                                                                                                       0.0000 0.0000 
        fir:core/slc(fsm_output)(5)#7.itm                                                                                                   0.0000 0.0000 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                              1.3121 1.3121 
        fir:core/regs:mux.itm                                                                                                               0.0000 1.3121 
        fir:core/MAC-1:else:acc:rg                                               mgc_addc_5_0_1_1_5                                         1.6417 2.9538 
        fir:core/z.out                                                                                                                      0.0000 2.9538 
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                                 1.2679 4.2217 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                      0.0000 4.2217 
        fir:core/MAC-2:else:acc                                                  mgc_addc_5_0_1_1_5                                         1.6417 5.8633 
        fir:core/MAC-2:else:acc.itm                                                                                                         0.0000 5.8633 
        fir:core/MAC:MAC:or#1                                                    mgc_or_5_2                                                 1.2679 7.1312 
        fir:core/MAC:MAC:or#1.itm#3                                                                                                         0.0000 7.1312 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_3                                            1.4848 8.6160 
        fir:core/regs:mux1h#3.itm                                                                                                           0.0000 8.6160 
        fir:core/reg(MAC:MAC:or#1)                                               mgc_reg_pos_5_0_0_1_1_0_0                                  0.0000 8.6160 
                                                                                                                                                          
      4                                                                          fir:core/reg(MAC:mux#2)         fir:core/reg(MAC-2:mul)    8.4605 1.5395 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir:core/reg(MAC:mux#2)                                                  mgc_reg_pos_16_0_0_1_1_0_0                                 0.0000 0.0000 
        fir:core/MAC:mux#2.itm                                                                                                              0.0000 0.0000 
        fir:core/MAC-1:mul                                                       mgc_mul_16_1_16_1_30                                       4.6000 4.6000 
        fir:core/MAC-1:mul.itm                                                                                                              0.0000 4.6000 
        fir:core/MAC:acc                                                         mgc_addc_30_0_30_0_30                                      2.5484 7.1484 
        fir:core/MAC:acc.itm                                                                                                                0.0000 7.1484 
        fir:core/MAC:mux#4                                                       mgc_mux_30_1_2                                             1.3121 8.4605 
        fir:core/MAC:mux#4.itm                                                                                                              0.0000 8.4605 
        fir:core/reg(MAC-2:mul)                                                  mgc_reg_pos_30_0_0_1_1_0_0                                 0.0000 8.4605 
                                                                                                                                                          
      5                                                                          fir:core/reg(MAC:mux)           fir:core/reg(MAC-2:mul)    8.4605 1.5395 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir:core/reg(MAC:mux)                                                    mgc_reg_pos_16_0_0_1_1_1_1                                 0.0000 0.0000 
        fir:core/MAC:mux.itm                                                                                                                0.0000 0.0000 
        fir:core/MAC-1:mul                                                       mgc_mul_16_1_16_1_30                                       4.6000 4.6000 
        fir:core/MAC-1:mul.itm                                                                                                              0.0000 4.6000 
        fir:core/MAC:acc                                                         mgc_addc_30_0_30_0_30                                      2.5484 7.1484 
        fir:core/MAC:acc.itm                                                                                                                0.0000 7.1484 
        fir:core/MAC:mux#4                                                       mgc_mux_30_1_2                                             1.3121 8.4605 
        fir:core/MAC:mux#4.itm                                                                                                              0.0000 8.4605 
        fir:core/reg(MAC-2:mul)                                                  mgc_reg_pos_30_0_0_1_1_0_0                                 0.0000 8.4605 
                                                                                                                                                          
      6                                                                          fir/regs:rsc.comp               fir:core/reg(MAC-2:mul)    8.4121 1.5879 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir/regs:rsc.comp                                                        M10K_DP_4_16_5_32_32_16                                    2.5000 2.5000 
        fir/regs:rsc.qb                                                                                                                     0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qb                                                                               0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/regs:wrs(qa_d)(31-16)                                                            0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa_d                                                                             0.0000 2.5000 
        fir/regs:rsci.qa_d                                                                                                                  0.0000 2.5000 
        fir:core/regs:rsci.qa_d                                                                                                             0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0)                                                                                              0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0).itm                                                                                          0.0000 2.5000 
        fir:core/MAC-2:mul                                                       mgc_mul_16_1_16_1_30                                       4.6000 7.1000 
        fir:core/MAC-2:mul.itm#2                                                                                                            0.0000 7.1000 
        fir:core/MAC:mux#4                                                       mgc_mux_30_1_2                                             1.3121 8.4121 
        fir:core/MAC:mux#4.itm                                                                                                              0.0000 8.4121 
        fir:core/reg(MAC-2:mul)                                                  mgc_reg_pos_30_0_0_1_1_0_0                                 0.0000 8.4121 
                                                                                                                                                          
      7                                                                          fir/regs:rsc.comp               fir:core/reg(MAC-2:mul)    8.4121 1.5879 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir/regs:rsc.comp                                                        M10K_DP_4_16_5_32_32_16                                    2.5000 2.5000 
        fir/regs:rsc.qa                                                                                                                     0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa                                                                               0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/regs:wrs(qa_d)(15-0)                                                             0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa_d                                                                             0.0000 2.5000 
        fir/regs:rsci.qa_d                                                                                                                  0.0000 2.5000 
        fir:core/regs:rsci.qa_d                                                                                                             0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0)                                                                                              0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0).itm                                                                                          0.0000 2.5000 
        fir:core/MAC-2:mul                                                       mgc_mul_16_1_16_1_30                                       4.6000 7.1000 
        fir:core/MAC-2:mul.itm#2                                                                                                            0.0000 7.1000 
        fir:core/MAC:mux#4                                                       mgc_mux_30_1_2                                             1.3121 8.4121 
        fir:core/MAC:mux#4.itm                                                                                                              0.0000 8.4121 
        fir:core/reg(MAC-2:mul)                                                  mgc_reg_pos_30_0_0_1_1_0_0                                 0.0000 8.4121 
                                                                                                                                                          
      8                                                                          fir:core/reg(regs:acc)          fir:core/reg(MAC:MAC:or#1) 8.2422 1.7578 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                                  0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                               0.0000 0.0000 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                              1.3121 1.3121 
        fir:core/regs:mux.itm                                                                                                               0.0000 1.3121 
        fir:core/MAC-1:else:acc:rg                                               mgc_addc_5_0_1_1_5                                         1.6417 2.9538 
        fir:core/z.out                                                                                                                      0.0000 2.9538 
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                                 1.2679 4.2217 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                      0.0000 4.2217 
        fir:core/wptr:slc(wptr(4:0).lpi#2.dfm#1)(4)                                                                                         0.0000 4.2217 
        fir:core/wptr:slc(wptr(4:0).lpi#2.dfm#1)(4).itm                                                                                     0.0000 4.2217 
        fir:core/MAC:MAC:nor#2                                                   mgc_nor_1_5                                                1.2679 5.4896 
        fir:core/MAC:MAC:nor#2.itm                                                                                                          0.0000 5.4896 
        fir:core/MAC:exs#1                                                                                                                  0.0000 5.4896 
        fir:core/MAC:exs#1.itm                                                                                                              0.0000 5.4896 
        fir:core/MAC:MAC:or#1                                                    mgc_or_5_2                                                 1.2679 6.7574 
        fir:core/MAC:MAC:or#1.itm#3                                                                                                         0.0000 6.7574 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_3                                            1.4848 8.2422 
        fir:core/regs:mux1h#3.itm                                                                                                           0.0000 8.2422 
        fir:core/reg(MAC:MAC:or#1)                                               mgc_reg_pos_5_0_0_1_1_0_0                                  0.0000 8.2422 
                                                                                                                                                          
      9                                                                          fir:core/reg(regs:acc)          fir:core/reg(MAC:MAC:or#1) 8.2422 1.7578 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                                  0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                               0.0000 0.0000 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                              1.3121 1.3121 
        fir:core/regs:mux.itm                                                                                                               0.0000 1.3121 
        fir:core/MAC-1:else:acc:rg                                               mgc_addc_5_0_1_1_5                                         1.6417 2.9538 
        fir:core/z.out                                                                                                                      0.0000 2.9538 
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                                 1.2679 4.2217 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                      0.0000 4.2217 
        fir:core/wptr:slc(wptr(4:0).lpi#2.dfm#1)(0)                                                                                         0.0000 4.2217 
        fir:core/wptr:slc(wptr(4:0).lpi#2.dfm#1)(0).itm                                                                                     0.0000 4.2217 
        fir:core/MAC:MAC:nor#2                                                   mgc_nor_1_5                                                1.2679 5.4896 
        fir:core/MAC:MAC:nor#2.itm                                                                                                          0.0000 5.4896 
        fir:core/MAC:exs#1                                                                                                                  0.0000 5.4896 
        fir:core/MAC:exs#1.itm                                                                                                              0.0000 5.4896 
        fir:core/MAC:MAC:or#1                                                    mgc_or_5_2                                                 1.2679 6.7574 
        fir:core/MAC:MAC:or#1.itm#3                                                                                                         0.0000 6.7574 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_3                                            1.4848 8.2422 
        fir:core/regs:mux1h#3.itm                                                                                                           0.0000 8.2422 
        fir:core/reg(MAC:MAC:or#1)                                               mgc_reg_pos_5_0_0_1_1_0_0                                  0.0000 8.2422 
                                                                                                                                                          
      10                                                                         fir:core/reg(regs:acc)          fir:core/reg(MAC:MAC:or#1) 8.2422 1.7578 
                                                                                                                                                          
        Instance                                                                 Component                                                  Delta  Delay  
        --------                                                                 ---------                                                  -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                                  0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                               0.0000 0.0000 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                              1.3121 1.3121 
        fir:core/regs:mux.itm                                                                                                               0.0000 1.3121 
        fir:core/MAC-1:else:acc:rg                                               mgc_addc_5_0_1_1_5                                         1.6417 2.9538 
        fir:core/z.out                                                                                                                      0.0000 2.9538 
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                                 1.2679 4.2217 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                      0.0000 4.2217 
        fir:core/wptr:slc(wptr(4:0).lpi#2.dfm#1)(2)                                                                                         0.0000 4.2217 
        fir:core/wptr:slc(wptr(4:0).lpi#2.dfm#1)(2).itm                                                                                     0.0000 4.2217 
        fir:core/MAC:MAC:nor#2                                                   mgc_nor_1_5                                                1.2679 5.4896 
        fir:core/MAC:MAC:nor#2.itm                                                                                                          0.0000 5.4896 
        fir:core/MAC:exs#1                                                                                                                  0.0000 5.4896 
        fir:core/MAC:exs#1.itm                                                                                                              0.0000 5.4896 
        fir:core/MAC:MAC:or#1                                                    mgc_or_5_2                                                 1.2679 6.7574 
        fir:core/MAC:MAC:or#1.itm#3                                                                                                         0.0000 6.7574 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_3                                            1.4848 8.2422 
        fir:core/regs:mux1h#3.itm                                                                                                           0.0000 8.2422 
        fir:core/reg(MAC:MAC:or#1)                                               mgc_reg_pos_5_0_0_1_1_0_0                                  0.0000 8.2422 
                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                    Slack (Delay) Messages 
      ------------------------------------ ------------------------------------- ------- ------- --------
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                  8.7210  1.2790          
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3)#1.sva#2)(29-14).itm  7.4516  2.5484          
      fir:core/reg(regs:acc)               and.itm                                3.3660  6.6340          
      fir:core/reg(regs:regs:nor)          regs:regs:nor.itm#2                    8.7321  1.2679          
      fir:core/reg(acc(32:3)#1)            acc:acc:acc:and.itm                    6.1726  3.8274          
      fir:core/reg(MAC:i(5:1).sva(3:0))    MAC:i:MAC:i:and.itm                    8.7210  1.2790          
      fir:core/reg(MAC:MAC:or#1)           regs:mux1h#3.itm                       1.3840  8.6160          
      fir:core/reg(MAC:i(5:1))             z.out#1                                4.4552  5.5448          
      fir:core/reg(MAC:mux)                MAC:mux.itm#2                          7.5389  2.4611          
      fir:core/reg(MAC:mux#2)              MAC:mux#3.itm                          6.1879  3.8121          
      fir:core/reg(MAC-2:mul)              MAC:mux#4.itm                          1.5395  8.4605          
      fir                                  coeffs:rsc.triosy.lz                  10.0000  0.0000          
      fir                                  in1:rsc.triosy.lz                     10.0000  0.0000          
      fir                                  out1:rsc.dat                          10.0000  0.0000          
      fir                                  out1:rsc.triosy.lz                    10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     3 
    -                   30     2 
    and                          
    -                    5     1 
    -                    4     1 
    -                   30     1 
    -                   16     1 
    -                    1     4 
    mul                          
    -                   30     2 
    mux                          
    -                    5     4 
    -                   30     1 
    -                   16     3 
    mux1h                        
    -                    5     1 
    nor                          
    -                    1     3 
    not                          
    -                    1     3 
    or                           
    -                    5     2 
    -                    1     5 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     3 
    -                    4     1 
    -                   30     2 
    -                   16     3 
    -                    1     2 
    write_port                   
    -                    0     1 
    
  End of Report
