vendor_name = ModelSim
source_file = 1, C:/Workspace/Processador_6_instrucoes/fsm_control.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/mux_3x1.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/rf_16x16.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/ALU.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/datapath.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/comparator.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/reg.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/write_decoder.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/read_decoder.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/mux16_1.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/instruction_register.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/program_counter.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/adder.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/control_unit.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/data_memory.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/instruction_memory.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/processor.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/testbench.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Workspace/Processador_6_instrucoes/db/processador_6_instrucoes.cbx.xml
design_name = processor
instance = comp, \i_CLK~input\, i_CLK~input, processor, 1
instance = comp, \i_CLR~input\, i_CLR~input, processor, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, processor, 1
