Generating HDL for page 12.12.06.1 C CYCLE LATCH-ACC at 6/18/2020 1:52:20 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_12_12_06_1_C_CYCLE_LATCH_ACC_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 5D
Found combinatorial loop (need D FF) at output of gate at 4D
Removed 6 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 1D to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8C15
Added LAMP signal LAMP_15A1C10
Generating Statement for block at 1A with output pin(s) of OUT_1A_C
	and inputs of MS_CONTROL_REG_DISABLE,OUT_2B_D
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_D, OUT_2B_D
	and inputs of OUT_5D_F
	and logic function of NOT
Generating Statement for block at 5D with *latched* output pin(s) of OUT_5D_F_Latch, OUT_5D_F_Latch
	and inputs of MS_PROGRAM_RES_OR_S_LOGIC_GATE,OUT_5F_K,OUT_4D_NoPin
	and logic function of NAND
Generating Statement for block at 4D with *latched* output pin(s) of OUT_4D_NoPin_Latch, OUT_4D_NoPin_Latch
	and inputs of OUT_5D_F,OUT_5E_C
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_F
	and inputs of OUT_3F_E
	and logic function of NOT
Generating Statement for block at 5E with output pin(s) of OUT_5E_C
	and inputs of PS_LOGIC_GATE_B_1,PS_C_CYCLE_CTRL
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_K
	and inputs of PS_LOGIC_GATE_B_1,MS_C_CYCLE_CTRL
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_E, OUT_3F_E, OUT_3F_E, OUT_3F_E, OUT_3F_E
	and inputs of OUT_4D_NoPin
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_P
	and inputs of OUT_3F_E,MS_A_CYCLE
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_D
	and inputs of OUT_3F_E
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of 
	and inputs of OUT_2H_D
	and logic function of Lamp
Generating Statement for block at 2I with output pin(s) of OUT_2I_D
	and inputs of OUT_3F_E
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of 
	and inputs of OUT_2I_D
	and logic function of Lamp
Generating output sheet edge signal assignment to 
	signal MS_C_CYCLE_DOT_NOT_CR_DISABLE
	from gate output OUT_1A_C
Generating output sheet edge signal assignment to 
	signal PS_C_CYCLE
	from gate output OUT_2B_D
Generating output sheet edge signal assignment to 
	signal PS_C_CYCLE_1
	from gate output OUT_1D_F
Generating output sheet edge signal assignment to 
	signal MS_C_CYCLE
	from gate output OUT_3F_E
Generating output sheet edge signal assignment to 
	signal PS_A_OR_C_CYCLE
	from gate output OUT_2G_P
Generating D Flip Flop for block at 5D
Generating D Flip Flop for block at 4D
