$date
	Mon Jan  5 14:29:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_test_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#10000
0!
1"
#20000
0"
#30000
1#
#40000
1!
1"
#50000
0"
#60000
0#
#70000
1"
1#
#80000
0"
#100000
0!
1"
0#
#110000
0"
#130000
1"
#140000
0"
#170000
