<meta charset='utf-8'>

<div class="wrapper">

<!-- Compilation Instructions
pandoc cv.md -s -c stylesheets/styles.css -o cv.html
pandoc  -V geometry:margin=1in -f markdown+hard_line_breaks cv.md -o cv.pdf
-->

<header>
# Curriculum Vitae

Nachiket Kapre
Electrical and Computer Engineering <br>
University of Waterloo<br>
Canada <br>
Email: nachiket at uwaterloo dot ca<br>
</header>


<section>
## Education

**Ph.D. California Institute of Technology (USA),** Computer Science<br> 
Dissertation: *SPICE<sup>2</sup> - A Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator* <br>
Degree Conferred: September 2010  [[Link]](./publications/phd-thesis_2010.pdf)<br>
<!--Committee: André DeHon (UPenn), Shuki Bruck (Caltech), Dan Meiron (Caltech), Alain Martin (Caltech) and Steven Trimberger (Xilinx).-->  

**M.S., California Institute of Technology (USA),** Computer Science<br> 
Degree Conferred: June 2006 <br>
Thesis: *Packet-Switched FPGA-Overlay Networks*  [[Link]](./publications/ms-thesis_2006.pdf)


**M.S., California Institute of Technology (USA),** Electrical Engineering<br> 
Degree Conferred: June 2005 

**B.E., University of Pune (India),** Electronics and Telecommunication Engineering<br> 
Project: *FPGA based testing system for Siemens Railway Signalling Relayss*  [[Link]](./publications/be_project.pdf) 
[[slides]](./publications/be_oral.swf) [[guide]](./publications/be_guide.swf)</br>
Degree Conferred: August 2002

## Research Interests
Concurrent and Spatial Architectures, Parallel Processing, Heterogeneous Architectures and Compilation Tools, Communication-Centric Design

## Grants

NSERC Discovery Grant (2017) CAD$33K/yr (5 years) <br>
AcRf Tier 1 Grant (Nov 2015) S$100K (1 year) <br>
Delta Electronics Grant (Co-PI) (August 2015) S$100K (Co-PI) (2 years) <br>
MIT SMART Innovation Grant (Co-PI) (August 2015) S$50K (Co-PI) (2 years) <br>
NTU CELT Excellence in Education Grant (November 2014) S$37K (1 year) <br>
AcRf Tier 1 Grant (March 2014) S$150K (2 years) <br>
NTU CELT Excellence in Education Grant (October 2013) S$40K (1 year) <br>
NTU CELT Excellence in Education Grant (March 2013) S$30K (1 year) <br>
NTU CoE Competitive Seed Grant S$50K (Jan-March 2013) <br> 
NTU SCE Startup Grant S$100K (3 years)  <br>

## Journal Publications

[[PDF]](./publications/caffepresso_tecs2017.pdf)
**CaffePresso: Accelerating Convolutional Networks on Embedded SoCs** <br>
Gopalakrishna Hegde, Siddhartha, <u>Nachiket Kapre</u> <br>
*ACM Transactions on Embedded Computing Systems* (Special Issue on ESWEEK 2016) <br>

[[PDF]](./publications/hoplite_trets2017.pdf)
**"Hoplite: A Deflection-Routed Directional Torus NoC for FPGAs"** <br>
<u>Nachiket Kapre</u>, Jan Gray <br>
*IEEE Transactions on Reconfigurable Technology and Applications* (Special Issue FPL 2015)<br>

[[PDF]](./publications/soft-vector_trets2016.pdf)
**"Optimizing Soft Vector Processing in FPGA-based Embedded Systems"** <br>
<u>Nachiket Kapre</u> <br>
*IEEE Transactions on Reconfigurable Technology and Applications* (Special Issue FPL 2014), Published: 2016<br>

[[PDF]](./publications/case-for-graphs_superfri2016.pdf)
**"A Case for Embedded FPGA-based SoCs in Energy-Efficient Acceleration of Graph Problems"** <br>
Pradeep Moorthy, <u>Nachiket Kapre</u> <br>
*Supercomputing Frontiers and Innovations* (Special Best Papers Issue from 2015 Supercomputing Frontiers Conference), Published: 2016 <br>

[[PDF]](./publications/comm-avoid-itersolve_tpds2013.pdf)
**"Communication Optimization of Iterative Sparse Matrix-Vector Multiply on GPUs and FPGAs"** <br>
Abid Rafique, George Constantinides, <u>Nachiket Kapre</u> <br>
*IEEE Transactions on Parallel and Distributed Systems*, Jan 2015 <br>

[[PDF]](./publications/spice_trcad2012.pdf) 
**"SPICE<sup>2</sup>: Spatial Processors Interconnected for Concurrent Execution for accelerating the SPICE Circuit Simulator using an FPGA"** <br>
<u>Nachiket Kapre</u> and André DeHon 
*Transactions in CAD (Special Issue on Parallel CAD)*, Volume 31 Issue 1 January 2012 <br> 

[[PDF]](./publications/graphstep_taas-2011.pdf)
**"Spatial Hardware Implementation for Sparse Graph Algorithms in GraphStep"** <br>
Michael deLorimier, <u>Nachiket Kapre</u>, Nikil Mehta and André DeHon <br>
*ACM Transactions on Autonomous and Adaptive Systems: Spatial Computing
Special Issue*, September 2011 <br> 

[[PDF]](http://downloads.hindawi.com/journals/ijrc/2011/745147.pdf)
**"An NoC Traffic Compiler for efficient FPGA implementation of Sparse Graph-Oriented Workloads"**  <br>
<u>Nachiket Kapre</u> and André DeHon <br>
*International Journal of Reconfigurable Computing* Volume 2011 Article ID 745147<br> 

[[PDF]](./publications/sataccum_jrnl.pdf)
**"Pipelined Saturated Accumulation"** <br>
Karl Papadantonakis, <u>Nachiket Kapre</u>, Stephanie Chan, and André DeHon <br>
*IEEE Transactions on Computers*, February 2009.  <br>

## Conference/Workshop Publications (Full papers)

[[PDF]](./publications/hoplitert_fpt-2017.pdf) 
**"HopliteRT: An Efficient FPGA NoC for Real-Time Applications"** <br>
<u>Saud Al Wasly, Rodolfo Pellizzoni, Nachiket Kapre</u><br>
*International Conference on Field-Programmable Technology*, December 2017 <br> 
(upcoming)

[[PDF]](./publications/deflection-bft_fpl-2017.pdf) 
**"Deflection Routed Butterfly Fat Trees on FPGAs"** <br>
<u>Nachiket Kapre</u><br>
*27th International Conference on Field-Programmable Logic and Applications*, Sep 2017 <br>

[[PDF]](./publications/hoplite-pr_fpl-2017.pdf) 
**"Enabling Partial Reconfiguration and Low Latency Routing using Segmented FPGA NoCs"** <br>
Kizhepatt Vipin, Jan Gray, <u>Nachiket Kapre</u><br>
*27th International Conference on Field-Programmable Logic and Applications*, Sep 2017 <br>

[[PDF]](./publications/hoplite-bitserial_fccm2017.pdf)
**"On Bit-Serial NoCs for FPGAs"** <br>
<u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2017 <br>

[[PDF]](./publications/hoplite-ultrascale_fccm2017.pdf)
**"Implementing FPGA overlay NoCs using the Xilinx UltraScale memory cascades"** <br>
<u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2017 <br>

[[PDF]](./publications/ebsp_date2017.pdf) 
**"eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III Processor"** <br>
Siddhartha, <u>Nachiket Kapre</u><br>
*Design, Automation, and Test in Europe*, March 2017 <br> 

[[PDF]](./publications/multi-level-noc_fpt2016.pdf) 
**"Deflection Routing for Multi-Level FPGA Overlay NoCs"** <br>
Chethan Kumar H B, Shubham Agarwal, <u>Nachiket Kapre</u><br>
*International Conference on Field-Programmable Technology*, December 2016 <br> 

[[PDF]](./publications/mosquito-ml_acmdev2016.pdf) 
**"Preventive Detection of Mosquito Populations using Embedded Machine Learning on Low Power IoT Platforms"** <br>
Prashant Ravi, Uma Syam, <u>Nachiket Kapre</u><br>
*Seventh ACM Symposium on Computing and Development*, Nov 2016 <br>

[[PDF]](./publications/caffepresso_cases2016.pdf) 
**"CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-based platforms"** **<font color="red">(Best Paper Award)</font>** <br>
Gopalakrishna Hegde, Siddhartha, Nachiappan Ramasamy, <u>Nachiket Kapre</u><br>
*International Conference on Compilers, Architecture, and Synthesis for Embedded Systems*, Oct 2016 <br>

[[PDF]](./publications/hoplite-dsp_fpl2016.pdf) 
**"Hoplite-DSP: Harnessing the Xilinx DSP48 Multiplexers to efficiently support NoCs on FPGAs"** <br>
Chethan Kumar H B, <u>Nachiket Kapre</u><br>
*26th International Conference on Field-Programmable Logic and Applications*, Sep 2016 <br>

[[PDF]](./publications/intime_fpl2016.pdf) 
**"Boosting Convergence of Timing Closure using Feature Selection in a Learning-Driven Approach"** <br>
Que Yanghua, Harnhua Ng, <u>Nachiket Kapre</u><br>
*26th International Conference on Field-Programmable Logic and Applications*, Sep 2016 <br>

[[PDF]](./publications/rc-dsl-survey_fpl2016.pdf) 
**"Survey of Domain-Specific Languages for FPGA Computing"** <br>
<u>Nachiket Kapre</u>, Samuel Bayliss<br>
*26th International Conference on Field-Programmable Logic and Applications*, Sep 2016 <br>

[[PDF]](./publications/marathon_fccm2016.pdf) 
**"Marathon: Statically-Scheduled Conflict-Free Routing on FPGA Overlay NoCs"** <br>
<u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2016 <br>

[[PDF]](./publications/gpu-bitwidth_fpga2016.pdf) 
**"GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths"** <br>
<u>Nachiket Kapre</u>, Ye Deheng<br>
*International Symposium on Field-Programmable Gate Arrays*, Feb 2016 <br>

[[PDF]](./publications/hoplite_fpl2015.pdf) 
**"Hoplite: Building Austere Overlay NoCs for FPGAs"** **<font color="red">(Best Paper Award)</font>** <br>
<u>Nachiket Kapre</u>, Jan Gray<br>
*25th International Conference on Field-Programmable Logic and Applications*, Sep 2015 <br>

[[PDF]](./publications/green_fpl2015.pdf) 
**"Limits of FPGA Acceleration of 3D Green’s Function Computation for Geophysical Applications"** <br>
<u>Nachiket Kapre</u>, Selvakumar Jayakrishnan, Parjanya Gupta, Sagar Masuti, Sylvain Barbot<br>
*25th International Conference on Field-Programmable Logic and Applications*, Sep 2015 <br>

[[PDF]](./publications/graphproc_asap2015.pdf) 
**"Custom FPGA-based Soft-Processors for Sparse Graph Acceleration"** <br>
<u>Nachiket Kapre</u><br>
*26th IEEE International Conference on Application-specific Systems, Architectures and Processors*, July 2015 <br>

[[PDF]](./publications/graphmmu_raw2015.pdf) 
**"GraphMMU: Memory Management Unit for Sparse Graph Accelerators"** <br>
<u>Nachiket Kapre</u>, Han Jianglei, Andrew Bean, Pradeep Moorthy, Siddhartha<br>
*22nd Reconfigurable Architectures Workshop, 2015* (co-located with IPDPS 2015), May 2015 <br>

[[PDF]](./publications/spice-faulttol_raw2015.pdf) 
**"Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision Reduction"** <br>
<u>Nachiket Kapre</u>, Lim Hui Hui<br>
*22nd Reconfigurable Architectures Workshop, 2015* (co-located with IPDPS 2015), May 2015 <br>

[[PDF]](./publications/zedwulf_fccm2015.pdf) 
**"Zedwulf: Power-Performance Tradeoffs of a 32-node Zynq SoC cluster"** <br>
Pradeep Moorthy, <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2015 <br> 

[[PDF]](./publications/intime_fccm2015.pdf) 
**"Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing"** <br>
<u>Nachiket Kapre</u>, Bibin Chandrashekaran, Harnhua Ng, Kirvy Teo<br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2015 <br> 

[[PDF]](./publications/opencv-saliency_fccm2015.pdf) 
**"Energy-Efficient Acceleration of OpenCV Saliency Computation using Soft Vector Processors"**<br>
Gopalakrishna Hegde, <u>Nachiket Kapre</u> <br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2015 <br> 

[[PDF]](./publications/idea-loopback_fpga2015.pdf) 
**"On Data Forwarding in Deeply Pipelined Soft Processor"** <br>
Hui Yan Cheah, Suhaib A. Fahmy and <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Gate Arrays*, February 2015 <br>

[[PDF]](./publications/relax-miracle_hipc2014.pdf) 
**"Relax-Miracle: GPU Parallelization of Semi-Analytic Fourier-Domain solvers for Earthquake Modeling"** <br>
Sagar Masuti, Sylvain Barbot, and <u>Nachiket Kapre</u><br>
*International Conference on High Performance Computing*, December 2014 <br> 

[[PDF]](./publications/limits-vector_fpl2014.pdf) 
**"Comparing Soft and Hard Vector Processing in FPGA-based Embedded Systems" <font color="red">(Best Paper Nominee)</font>** <br> 
Soh Jun Jie, and <u>Nachiket Kapre</u><br>
*International Conference on Field-Programmable Logic and Applications*, September 2014 <br> 

[[PDF]](./publications/dataflow-limits_dfm2014.pdf) 
**"Limits of Statically Scheduled Token Dataflow Processing"** <br>
<u>Nachiket Kapre</u>, and Siddhartha<br>
*4th International Workshop on Data-Flow Execution Models for Extreme Scale Computing* (co-located with PACT 2014), August 2014 <br> 

[[PDF]](./publications/fpga-driver_fpt-2013.pdf) 
**"System-Level FPGA Device Driver with High-Level Synthesis Support"** <br>
Vipin Kizhepatt, Shreejit Shanker, Dulitha Gunasekara, Suhaib A Fahmy, <u>Nachiket Kapre</u><br>
*International Conference on Field-Programmable Technology*, December 2013 <br> 

[[PDF]](./publications/uncertainty_fccm-2013.pdf) 
**"Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models"** <br>
<u>Nachiket Kapre</u> <br> 
*International Symposium on Field-Programmable Custom Computing Machines*, April 2013 <br> 

[[PDF]](./publications/appcompose_fccm-2013.pdf) 
**"Application Composition and Communication Optimization of Iterative Solvers using FPGAs" <font color="red"> (HiPEAC Paper Award)</font>** <br>
Abid Rafique, <u>Nachiket Kapre</u> and George Constantinides<br> 
*International Symposium on Field-Programmable Custom Computing Machines*, April 2013 <br> 

[[PDF]](./publications/tsqr_fpl-2012.pdf) 
**"Enhancing Performance of Tall-Skinny QR factorization using FPGAs"** <br>
Abid Rafique, <u>Nachiket Kapre</u> and George Constantinides<br> 
*International Conference on Field-Programmable Logic and Applications*, August 2012 <br> 

[[PDF]](./publications/fxscore_fccm-2012.pdf) 
**"FX-SCORE: A Framework for Fixed-Point Compilation of SPICE Device Models using Gappa++"** <br>
Helene Martorell and <u>Nachiket Kapre</u><br> 
*International Symposium on Field-Programmable Custom Computing Machines*, April 2012 <br> 

[[PDF]](./publications/spice_iterctrl_fpt-2011.pdf) 
**"VLIW-SCORE: Beyond C for Sequential Control of SPICE FPGA Acceleration" <font color="red"> (Best Paper Award)</font>** <br>
<u>Nachiket Kapre</u> and André DeHon<br> 
*International Conference on Field-Programmable Technology*, December 2011 <br>
	
[[PDF]](./publications/spice_overview_carl2010.pdf) 
**"SPICE<sup>2</sup> - A Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator"**  <br>
<u>Nachiket Kapre</u> and André DeHon<br> 
*The First Workshop on the Intersections of Computer Architecture and Reconfigurable Logic*, December 2010 <br> 

[[PDF]](./publications/noc_traffic-engg_recosoc2010.pdf) 
**"An NoC Traffic Compiler for efficient FPGA implementation of Sparse Graph-Oriented Workloads"** <br>
<u>Nachiket Kapre</u> and André DeHon<br> 
*Reconfigurable Communication-centric Systems on Chip*, May 2010 <br> 

[[PDF]](./publications/spice_matrix-solve_fpt-2009.pdf) 
**"Parallelizing Sparse Matrix-Solve for SPICE Circuit Simulation using FPGAs"** <br>
<u>Nachiket Kapre</u> and André DeHon<br>
*International Conference on Field-Programmable Technology*, December 2009 <br> 

[[PDF]](./publications/spice_perf-compare-arch_fpl-2009.pdf) 
**"Performance Comparison of Single-Precision SPICE Model-Evaluation on FPGA, GPU, Cell, and Multi-Core Processors"**  <br>
<u>Nachiket Kapre</u> and André DeHon<br> 
*International Conference on Field-Programmable Logic and Applications*, September 2009 <br>

[[PDF]](./publications/spice_spatial-model-eval_fccm-2009.pdf)
**"Accelerating SPICE Model-Evaluation using FPGAs"** <br>
<u>Nachiket Kapre</u> and André DeHon <br>
*IEEE Symposium on Field-Programmable Custom Computing Machines*, April 2009 <br>

[[PDF]](./publications/fp-accum_arith-2007.pdf)
**"Optimistic Parallelization of Floating-Point Accumulation"** <br>
<u>Nachiket Kapre</u> and André DeHon <br>
*IEEE Symposium on Computer Arithmetic*, June 2007. <br>

[[PDF]](./publications/ps-tm-networks_fccm-2006.pdf) 
**"Packet-Switched vs. Time-Multiplexed FPGA Overlay Networks" <font color="red">(FCCM20 25-most influential papers award winner) </font>** <br>
<u>Nachiket Kapre</u>, Nikil Mehta, Michael deLorimier, Raphael Rubin, Henry Barnor, Michael Wilson, Michael Wrighton and André DeHon<br> 
*IEEE Symposium on Field-Programmable Custom Computing Machines*, April 2006.  <br>

[[PDF]](./publications/graphstep_fccm-2006.pdf)
**"GraphStep: A System Architecture for Sparse Graph Algorithms"** <br>
Michael deLorimier, <u>Nachiket Kapre</u>, Nikil Mehta, Dominic Rizzo, Ian Eslick, Raphael Rubin, Tomas Uribe, Thomas Knight Jr., and André DeHon<br>
*IEEE Symposium on Field-Programmable Custom Computing Machines*, April 2006. <br>

[[PDF]](./publications/sat-accum_fpt-2005.pdf)
**"Pipelined Saturated Accumulation"** <br>
Karl Papadantonakis, <u>Nachiket Kapre</u>, Stephanie Chan, and André DeHon<br>
*International Conference on Field-Programmable Technology*, December 2005.  <br>

[[PDF]](./publications/des-pat_fccm-2004.pdf) 
**"Design Patterns for Reconfigurable Computing"** <br>
André DeHon, Joshua Adams, Michael deLorimier, <u>Nachiket Kapre</u>, Yuki Matsuda, Helia Naeimi, Michael Vanier, and Michael Wrighton <br>
*IEEE Symposium on Field-Programmable Custom Computing Machines*, April 2004. <br>

## Conference Publications (Short Papers)

[[PDF]](./publications/openclpipe_iwocl-2017.pdf)
**"Applying Models of Computation to OpenCL Pipes for FPGA Computing"** <br>
<u>Nachiket Kapre</u>, Hiren Patel<br>
*5th International Workshop on OpenCL*, May 2017<br>

[[PDF]](./publications/mips_fpga2017.pdf) 
**"120-core microAptiv MIPS Overlay for the Terasic DE5-NET FPGA board"** <br>
Chethan Kumar H B, Gourav Modi, Prashant Ravi, <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Gate Arrays*, Feb 2017 <br>

[[PDF]](./publications/dwt-mxp_fpl2016.pdf) 
**"Vector Acceleration of 1-D DWT Computations using Sparse Matrix Skeletons"** <br>
Sidharth Maheshwari, Gourav Modi, Siddhartha, <u>Nachiket Kapre</u><br>
*26th International Conference on Field-Programmable Logic and Applications*, Sep 2016 <br>

[[PDF]](./publications/ml-classifiers_fccm2016.pdf) 
**"Improving Classification Accuracy of a Machine Learning approach for FPGA Timing Closure"** <br>
Que Yanghua, <u>Nachiket Kapre</u>, Harnhua Ng, Kirvy Teo<br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2016 <br>

[[PDF]](./publications/ml-case_fpga2016.pdf)
**"Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs"** <br>
Que Yanghua, Chinnakkannu Adaikkal Raj, Harnhua Ng, Kirvy Teo, and <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Gate Arrays*, Feb 2016 <br>

[[PDF]](./publications/intime_fpga2015.pdf) 
**"InTime: A Machine Learning Approach for Efficient Selection of FPGA CAD Tool Parameters"** <br>
<u>Nachiket Kapre</u>, Harnhua Ng, Kirvy Teo and Jaco Naude<br>
*International Symposium on Field-Programmable Gate Arrays*, February 2015 <br>

[[PDF]](./publications/fanout-decomp_fpt2014.pdf) 
**"Fanout Decomposition Dataflow Optimizations for FPGA-based Sparse LU Factorization"** <br>
Siddhartha, and <u>Nachiket Kapre</u><br>
*International Conference on Field-Programmable Technology*, December 2014 <br>

[[PDF]](./publications/idea-analysis_fpt2014.pdf) 
**"Analysis and Optimization of a Deeply Pipelined FPGA Soft Processor"** <br>
Hui Yan Cheah, Suhaib A. Fahmy and <u>Nachiket Kapre</u><br>
*International Conference on Field-Programmable Technology*, December 2014 <br>

[[PDF]](./publications/hetero-dataflow_fpl2014.pdf) 
**"Heterogeneous Dataflow Architectures for FPGA-based Sparse LU Factorization"** <br>
Siddhartha, and <u>Nachiket Kapre</u><br>
*International Conference on Field-Programmable Logic and Applications*, September 2014 <br> 

[[PDF]](./publications/breakseq_fccm-2014.pdf) 
**"Breaking Sequential Dependencies in FPGA-based Sparse LU Factorization"** <br>
Siddhartha, and <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2014 <br> 

[[PDF]](./publications/mixfxscore_fccm-2014.pdf) 
**"MixFX-SCORE: Heterogeneous Fixed-Point Compilation of Dataflow Computations"** <br>
Ye Deheng, and <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2014 <br> 

[[PDF]](./publications/timfaults_fccm-2014.pdf) 
**"Timing Fault Detection in FPGA-based Circuits"** <br>
Edward Stott, Joshua M. Levine, Peter Y. K. Cheung, and <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2014 <br> 

## Posters

**"Evaluating Embedded FPGA Accelerators for Deep Learning Applications"** <br>
Gopalakrishna Hegde, Siddhartha, Nachiappan Ramasamy, Vamsi Buddha, <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2016 <br> 

**"Communication Optimization for the 16-core Epiphany Floating-Point Processor Array"** <br>
Siddhartha, <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2016 <br> 
           
**"Machine-Learning driven Auto-Tuning of High-Level Synthesis for FPGAs"** <br>
Li Ting, Harri Sapto Wijaya, and <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Gate Arrays*, Feb 2016 <br>

**"Sparse Graph Processing using Soft-Processors"** <br>
<u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Custom Computing Machines*, May 2015 <br> 

**"FPGA Acceleration of Irregular Iterative Computations using Criticality-Aware Dataflow Optimizations"** <br>
Siddhartha, and <u>Nachiket Kapre</u><br>
*International Symposium on Field-Programmable Gate Arrays*, February 2015 <br>

[[PDF]](./publications/timing-errors_selse2014.pdf) 
**"Measuring Timing Errors in FPGA-based Circuits"** <br>
Joshua Levine, Edward Stott, and <u>Nachiket Kapre</u><br> 
*The 10th IEEE Workshop on Silicon Errors in Logic - System Effects*, April 2014 <br>

## Magazine Articles

[[PDF]](./publications/saliency-fpga_ine2004.pdf)
**"Saliency on a chip: a digital approach with an FPGA"** <br>
<u>Nachiket Kapre</u>, Dirk  Walther, and Christof Koch, and André DeHon<br>
*The Neuromorphic Engineer, Volume 1, Issue 2, Autumn 2004*

## Book Chapters

**"Accelerating the SPICE Circuit Simulator using an FPGA - A Case Study"** <br>
<u>Nachiket Kapre</u> and André DeHon <br> 
From *High-Performance Computing using FPGAs* <br>
Page 389-427, <br>
Edited by Wim Vanderbauwhere and Khaled Benkrid <br>
Published by *Springer*, Copyright 2013, ISBN-13: 978-1-4614-1790-3 <br>

**"Programming FPGA Applications in VHDL"** <br> 
<u>Nachiket Kapre</u> and André DeHon <br> 
From *Reconfigurable Computing: The Theory and Practice of FPGA-based Computation*, <br>
Pages 129-153, <br>
Edited by *Scott Hauck* and *André DeHon*, <br>
Published by *Morgan Kauffman/Elsevier*, Copyright 2008, ISBN-13: 978-0-12-370522-8 <br> 

## Selected Talks

"A Case for Embedded FPGA-based SoCs for Energy-Efficient Acceleration of Graph Problems" <br>
Pradeep Moorthy, Siddhartha, <u>Nachiket Kapre</u><br>
*Supercomputing Frontiers 2015*, March 2015 <br>

"SPICE<sup>2</sup>- A Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator - Retrospective and Vision"<br> *Talk at Maxeler Inc., University of Glasgow, University of York, Oxford, University of Southampton, National University of Singapore, Mahankorn University of Technology*, 2010-2013. <br>  

"Spatial SPICE Mapping and Lessons"<br> Vancouver, Canada *Talk at the University of British Columbia (UBC)*, August 2010. <br>  

"Accelerating the SPICE Circuit Simulator using FPGAs"<br> Bengaluru (Bangalore), India *Invited Talk at the Indian Institute of Science (IISC)*, March 2010. <br>  

"Accelerating the SPICE Circuit Simulator using FPGAs"<br> Austin, USA *Invited Talk at IBM Inc.*, August 2009. <br>  

"Accelerating SPICE Model-Evaluation using FPGAs"<br> San Jose, USA. *Invited Talk at Xilinx Inc.*, February 2009. 

"Exploiting Application Structure in On-Chip Network Design"<br> *Invited Talk at University of Gent, Belgium and TU Munich, Germany*, July-August 2007. 

### Patents

"Method and a circuit using an associative calculator for calculating a sequence of non-associative operations",
André DeHon and Nachiket Kapre<br>
Publication Number US7991817 B2, Applied Jan 2007, Granted Aug 2011.<br>

## Advising

**Waterloo PhD**<br>
Gurshaant Malik (2017-present): *TBA* <br>

**Waterloo MASc**<br>
Benjamin Morcos (2017-present): *Neural Networks on FPGAs* <br>
Tushar Garg (2017-present): *TBA* <br>

**NTU PhD**<br>
Siddhartha (2013-present): *Dataflow Computing using FPGAs* <br>

**NTU MSc**<br>
Chethan Kumar Basavaraju (2015): *FPGA NoCs* <br>
Jayakrishnan Selva Kumar (2014): *Maxeler Applications* <br>
Venugopal Swetha (2014): *GPU Monte-Carlo Applications* <br>
Chinnakkannu Adaikkala Raj (2014): *Machine Learning in FPGA CAD* <br>
Jianrong, Kiran Ganapathi, Kunal Gokhale (2014): Misc Topics<br>
Kanchan Kaur, Shipeng Xu (2013): *FPGA Placement/Routing* 

**NTU UG (Final Year Projects)**<br>
Shubham Agarwal (2015): *FPGA NoCs* <br>
Que Yanghua (2015): *Machine Learning* <br>
Dakshina Pradeep Moorthy (2014): *Parallel Graph Accelerators* <br>
Han Jianglei (2014): *Parallel Graph Accelerators* <br>
Soh Jun Jie (2013-14): *Vectorblox* <br>
Favian (2013-14): *3D Convolution using FPGAs* <br>
Lim Hui Hui (2013): *SPICE Fault Tolerance* <br>

**Imperial PhD, MSc, MEng, BEng and Interns** </br>
Andrew Bean (PhD student 2011-2016): *Adaptive/Learning Systems using FPGAs*<br>
Abid Rafique (PhD student 2010-2013): *Accelerating Semi-Definite Programming with FPGAs, GPUs and Multi-Cores* <br>
Siddhartha, Dulitha Gunasekara (BEng/MEng students 2011-2012): Different topics <br>
Helene Martorell, Emmanouil Spanakis, Fang Zhou, Wei Lizhong (MSc students 2010-2011): Different topics <br>
Coryan Wilson-Shah (UROP student 2011): Matrix-Free SPICE <br>
Cody Huang (CAPA intern, UC Davis undergraduate 2011): GPU Code-Generation

**Caltech Undergraduates and Summer Students** </br>
Henry Barnor (2005, now at Altera): *VHDL Design of systolic hardware sorter/placer* <br>
Stephanie Chan (2005, now at NIST): *Experiments on saturating accumulator* <br>
Ravi Teja Sukhavasi (2006, Caltech graduate student): *Applying network-coding ideas to message traffic between parallel compute elements* <br>
Jon Ramirez (2006): *Floating-point associative accumulator* <br>

**Corporate Collaborations** <br>
Harnhua Ng, Kirvy Teo (Plunify): *Machine-Learning for FPGA CAD* <br>
Jacob Bower (Maxeler): *Maxeler Compiler Framework* <br>
Kumiko Nomura (Toshiba): *Architecture analysis of 3D chips* <br>

## Teaching Experience

**Lecturer**<br>
Semester 1 2015, Nanyang Technological University, *CE4052/ES6152: Embedded System Development* <br>
Semester 2 2014, Nanyang Technological University, *CE4054/ES6154: Programmable Systems-on-Chip* <br>
Semester 1 2014, Nanyang Technological University, *CE4052/ES6152: Embedded System Development* <br>
Semester 2 2013, Nanyang Technological University, *CE4054/ES6154: Programmable Systems-on-Chip* <br>
Semester 1 2013, Nanyang Technological University, *CE7451: Research Methods in Computer Science & Engineering* <br>
Semester 1 2013, Nanyang Technological University, *CE4052/ES6152: Embedded Systems Development* <br>
Semester 1 2013, Nanyang Technological University, *ES7501: Electronic Design Automation* <br>

**Tutorials/Labs**<br>
Semester 1 2015, Nanyang Technological University, *CE3001: Advanced Computer Architecture* <br>
Semester 1 2015, Nanyang Technological University, *CE4052/ES6152: Embedded Systems Development* <br>
Semester 2 2014, Nanyang Technological University, *CE4054/ES6154: Programmable System-on-Chip* <br>
Semester 1 2014, Nanyang Technological University, *CE1005: Digital Logic* (3 groups) <br>
Semester 1 2014, Nanyang Technological University, *CE4052/ES6152: Embedded Systems Development* <br>
Semester 2 2013, Nanyang Technological University, *CE1005: Digital Logic* (1 group) <br>
Semester 1 2013, Nanyang Technological University, *CE4052/ES6152: Embedded Systems Development* <br>

**Guest Lectures**<br>
Fall 2011, Imperial College London, *ISE2: Computer Architecture* <br>
Winter 2011, Imperial College London, *DoC: Custom Computing* <br>

**Teaching Assistant**<br>
Spring 2007, University of Pennsylvania, Electrical and Systems Engineering, *ESE680s2: Computer Organization* <br>
Winter 2006, California Institute of Technology, Computer Science, *CS137: Electronic Digital Automation*<br>

## Professional Experience
**Nanyang Technological University**, Assistant Professor (Oct 2012-Sep 2016)<br>
**Plunify, Inc.**, Chief Technology Officer (July 2014-)<br>
**Imperial College London**, Junior Research Fellow (October 2010-September 2012)<br>
**Maxeler Inc.**, Consultant (July 2011-July 2012)<br>
**University of Pennsylvania**, Visiting Graduate Student (October 2006-present)<br>
**Xilinx Inc.**, Summer Intern (Summer 2005)<br>
**Koch Lab (Caltech)**, Research Assistant (February 2004 to September 2004)<br>
**Paxonet Communications Inc. (now Conexant)**, Employee (August 2002 to August 2003)<br>
**Siemens Inc.**, Part-Time Intern (2002).

<font color="red"> Copyright for all the PDF papers hosted here belongs to IEEE, or ACM as appropriate.</font>

</section>
</div>
