##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_UI_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
		5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_MIC_theACLK            | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_MIC_theACLK(routed)    | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_UI_IntClock            | Frequency: 25.78 MHz  | Target: 1.00 MHz   | 
Clock: ADC_UI_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_1                    | Frequency: 44.06 MHz  | Target: 0.25 MHz   | 
Clock: Clock_2                    | Frequency: 56.66 MHz  | Target: 0.25 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 63.07 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_UI_IntClock  ADC_UI_IntClock  1e+006           961217      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_UI_IntClock  CyBUS_CLK        16666.7          8792        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          4e+006           3977304     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          4e+006           3982349     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_UI_IntClock  16666.7          10813       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        16666.7          811         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase             
---------------  ------------  ---------------------------  
MIDI_OUT(0)_PAD  29970         Clock_2:R                    
SCL(0)_PAD:out   25456         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out   25449         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_UI_IntClock
*********************************************
Clock: ADC_UI_IntClock
Frequency: 25.78 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 961217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36326
-------------------------------------   ----- 
End-of-path arrival time (ps)           36326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell89  18798  36326  961217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 44.06 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3977304p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18486
-------------------------------------   ----- 
End-of-path arrival time (ps)           18486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3977304  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell4      7440   9200  3977304  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell4      2345  11545  3977304  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   6941  18486  3977304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 56.66 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982349p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13321
-------------------------------------   ----- 
End-of-path arrival time (ps)           13321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell129      875    875  3982349  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      7780   8655  3982349  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345  11000  3982349  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2320  13321  3982349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 63.07 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12895    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12895    811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12895    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12895    811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1072/main_0
Capture Clock  : Net_1072/clock_0
Path slack     : 10813p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3396
-------------------------------------   ---- 
End-of-path arrival time (ps)           3396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10813  RISE       1
Net_1072/main_0                      macrocell123   2521   3396  10813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1


5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8792p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1072/q                                macrocell123    875    875   8792  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   4542   5417   8792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1


5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 961217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36326
-------------------------------------   ----- 
End-of-path arrival time (ps)           36326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell89  18798  36326  961217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982349p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13321
-------------------------------------   ----- 
End-of-path arrival time (ps)           13321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell129      875    875  3982349  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      7780   8655  3982349  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345  11000  3982349  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2320  13321  3982349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3977304p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18486
-------------------------------------   ----- 
End-of-path arrival time (ps)           18486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3977304  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell4      7440   9200  3977304  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell4      2345  11545  3977304  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   6941  18486  3977304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12895    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12895    811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3320   6620   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10210   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10210   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  12520   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  12520   1186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10585
-------------------------------------   ----- 
End-of-path arrival time (ps)           10585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10585   3121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10210
-------------------------------------   ----- 
End-of-path arrival time (ps)           10210
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3320   6620   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10210   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10210   3496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_UI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12185
-------------------------------------   ----- 
End-of-path arrival time (ps)           12185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    530    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11    850   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   1920   3300   1186  RISE       1
\TIMER_UI:TimerUDB:status_tc\/main_1         macrocell21      4214   7514   4132  RISE       1
\TIMER_UI:TimerUDB:status_tc\/q              macrocell21      2345   9859   4132  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2326  12185   4132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/main_1         macrocell18     3722   7022   4635  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/q              macrocell18     2345   9367   4635  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2314  11682   4635  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5431p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995   5431  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3320   6620   5806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 5808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3319   6619   5808  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 6338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   2788   6088   6338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2778   6078   6348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1186  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2236   5536   6890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 7422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   3718  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   4158   5005   7422  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 7592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   3718  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3988   4835   7592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 8059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4325  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3521   4368   8059  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   3718  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   3241   4088   8338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8792p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1072/q                                macrocell123    875    875   8792  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   4542   5417   8792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4325  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   2639   3486   8941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4325  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2635   3482   8945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:Sync:genblk1[0]:INST\/out
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9871p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:Sync:genblk1[0]:INST\/out         synccell        710    710   9871  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   3629   4339   9871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1072/main_0
Capture Clock  : Net_1072/clock_0
Path slack     : 10813p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3396
-------------------------------------   ---- 
End-of-path arrival time (ps)           3396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10813  RISE       1
Net_1072/main_0                      macrocell123   2521   3396  10813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 10813p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3396
-------------------------------------   ---- 
End-of-path arrival time (ps)           3396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10813  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/main_0     macrocell125   2521   3396  10813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3392
-------------------------------------   ---- 
End-of-path arrival time (ps)           3392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell124    875    875  10818  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell124   2517   3392  10818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 961217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36326
-------------------------------------   ----- 
End-of-path arrival time (ps)           36326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell89  18798  36326  961217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 961217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36326
-------------------------------------   ----- 
End-of-path arrival time (ps)           36326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell103  18798  36326  961217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 961227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36316
-------------------------------------   ----- 
End-of-path arrival time (ps)           36316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell61  18787  36316  961227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 961227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36316
-------------------------------------   ----- 
End-of-path arrival time (ps)           36316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell62  18787  36316  961227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 961227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36316
-------------------------------------   ----- 
End-of-path arrival time (ps)           36316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell100  18787  36316  961227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 962319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35224
-------------------------------------   ----- 
End-of-path arrival time (ps)           35224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell78  17695  35224  962319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 962319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35224
-------------------------------------   ----- 
End-of-path arrival time (ps)           35224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell81  17695  35224  962319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 962319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35224
-------------------------------------   ----- 
End-of-path arrival time (ps)           35224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell113  17695  35224  962319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 962330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35213
-------------------------------------   ----- 
End-of-path arrival time (ps)           35213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell59  17685  35213  962330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 962330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35213
-------------------------------------   ----- 
End-of-path arrival time (ps)           35213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell60  17685  35213  962330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 962330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35213
-------------------------------------   ----- 
End-of-path arrival time (ps)           35213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell93  17685  35213  962330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 963080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34463
-------------------------------------   ----- 
End-of-path arrival time (ps)           34463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell90  16934  34463  963080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 963080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34463
-------------------------------------   ----- 
End-of-path arrival time (ps)           34463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell114  16934  34463  963080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 963630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33913
-------------------------------------   ----- 
End-of-path arrival time (ps)           33913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell84  16385  33913  963630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 963838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33705
-------------------------------------   ----- 
End-of-path arrival time (ps)           33705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell75  16176  33705  963838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 963838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33705
-------------------------------------   ----- 
End-of-path arrival time (ps)           33705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell98  16176  33705  963838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 963838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33705
-------------------------------------   ----- 
End-of-path arrival time (ps)           33705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell104  16176  33705  963838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 964107p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33436
-------------------------------------   ----- 
End-of-path arrival time (ps)           33436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell102  15908  33436  964107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 966940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30603
-------------------------------------   ----- 
End-of-path arrival time (ps)           30603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell74  13074  30603  966940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 967468p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30075
-------------------------------------   ----- 
End-of-path arrival time (ps)           30075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell72  12547  30075  967468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 967468p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30075
-------------------------------------   ----- 
End-of-path arrival time (ps)           30075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell109  12547  30075  967468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 967864p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29679
-------------------------------------   ----- 
End-of-path arrival time (ps)           29679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell69  12150  29679  967864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 967864p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29679
-------------------------------------   ----- 
End-of-path arrival time (ps)           29679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell97  12150  29679  967864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 967864p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29679
-------------------------------------   ----- 
End-of-path arrival time (ps)           29679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell117  12150  29679  967864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 967864p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29679
-------------------------------------   ----- 
End-of-path arrival time (ps)           29679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell118  12150  29679  967864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 967888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29655
-------------------------------------   ----- 
End-of-path arrival time (ps)           29655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell65  12126  29655  967888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 967888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29655
-------------------------------------   ----- 
End-of-path arrival time (ps)           29655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell66  12126  29655  967888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 968697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28846
-------------------------------------   ----- 
End-of-path arrival time (ps)           28846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell80  11318  28846  968697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 968697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28846
-------------------------------------   ----- 
End-of-path arrival time (ps)           28846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell95  11318  28846  968697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 969368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28175
-------------------------------------   ----- 
End-of-path arrival time (ps)           28175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell110  10647  28175  969368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 969368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28175
-------------------------------------   ----- 
End-of-path arrival time (ps)           28175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell112  10647  28175  969368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 969589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27954
-------------------------------------   ----- 
End-of-path arrival time (ps)           27954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell92  10426  27954  969589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 969589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27954
-------------------------------------   ----- 
End-of-path arrival time (ps)           27954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell99  10426  27954  969589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 969612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27931
-------------------------------------   ----- 
End-of-path arrival time (ps)           27931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell64  10403  27931  969612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 969612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27931
-------------------------------------   ----- 
End-of-path arrival time (ps)           27931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell108  10403  27931  969612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 970155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27388
-------------------------------------   ----- 
End-of-path arrival time (ps)           27388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell68   9860  27388  970155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 970155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27388
-------------------------------------   ----- 
End-of-path arrival time (ps)           27388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell106   9860  27388  970155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 970155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27388
-------------------------------------   ----- 
End-of-path arrival time (ps)           27388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell119   9860  27388  970155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 970158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27385
-------------------------------------   ----- 
End-of-path arrival time (ps)           27385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell67   9856  27385  970158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 970158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27385
-------------------------------------   ----- 
End-of-path arrival time (ps)           27385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell83   9856  27385  970158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 970624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26919
-------------------------------------   ----- 
End-of-path arrival time (ps)           26919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell71   9391  26919  970624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 970624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26919
-------------------------------------   ----- 
End-of-path arrival time (ps)           26919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell87   9391  26919  970624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 970624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26919
-------------------------------------   ----- 
End-of-path arrival time (ps)           26919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell116   9391  26919  970624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 971161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26382
-------------------------------------   ----- 
End-of-path arrival time (ps)           26382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell111   8854  26382  971161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 971643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25900
-------------------------------------   ----- 
End-of-path arrival time (ps)           25900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell73   8372  25900  971643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 971643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25900
-------------------------------------   ----- 
End-of-path arrival time (ps)           25900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell88   8372  25900  971643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 971643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25900
-------------------------------------   ----- 
End-of-path arrival time (ps)           25900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell94   8372  25900  971643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 971643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25900
-------------------------------------   ----- 
End-of-path arrival time (ps)           25900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell105   8372  25900  971643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 971662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25881
-------------------------------------   ----- 
End-of-path arrival time (ps)           25881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell76   8352  25881  971662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 971662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25881
-------------------------------------   ----- 
End-of-path arrival time (ps)           25881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell77   8352  25881  971662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 971662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25881
-------------------------------------   ----- 
End-of-path arrival time (ps)           25881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell79   8352  25881  971662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 971662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25881
-------------------------------------   ----- 
End-of-path arrival time (ps)           25881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell107   8352  25881  971662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 973351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24192
-------------------------------------   ----- 
End-of-path arrival time (ps)           24192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell101   6664  24192  973351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 973351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24192
-------------------------------------   ----- 
End-of-path arrival time (ps)           24192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell120   6664  24192  973351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 973637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23906
-------------------------------------   ----- 
End-of-path arrival time (ps)           23906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell82   6378  23906  973637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 973657p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23886
-------------------------------------   ----- 
End-of-path arrival time (ps)           23886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell91   6358  23886  973657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 973657p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23886
-------------------------------------   ----- 
End-of-path arrival time (ps)           23886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell96   6358  23886  973657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 973657p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23886
-------------------------------------   ----- 
End-of-path arrival time (ps)           23886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell115   6358  23886  973657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 973660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23883
-------------------------------------   ----- 
End-of-path arrival time (ps)           23883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell70   6355  23883  973660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 973660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23883
-------------------------------------   ----- 
End-of-path arrival time (ps)           23883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell85   6355  23883  973660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 973660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23883
-------------------------------------   ----- 
End-of-path arrival time (ps)           23883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell86   6355  23883  973660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 975264p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22279
-------------------------------------   ----- 
End-of-path arrival time (ps)           22279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell63   4751  22279  975264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 975267p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22276
-------------------------------------   ----- 
End-of-path arrival time (ps)           22276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell121   4748  22276  975267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 975267p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22276
-------------------------------------   ----- 
End-of-path arrival time (ps)           22276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q              macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9667  10542  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  12887  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2297  15183  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17528  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell122   4748  22276  975267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 975532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22011
-------------------------------------   ----- 
End-of-path arrival time (ps)           22011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell78  21136  22011  975532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 975532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22011
-------------------------------------   ----- 
End-of-path arrival time (ps)           22011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell81  21136  22011  975532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 975532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22011
-------------------------------------   ----- 
End-of-path arrival time (ps)           22011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell113  21136  22011  975532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 975545p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21998
-------------------------------------   ----- 
End-of-path arrival time (ps)           21998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell59  21123  21998  975545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 975545p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21998
-------------------------------------   ----- 
End-of-path arrival time (ps)           21998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell60  21123  21998  975545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 975545p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21998
-------------------------------------   ----- 
End-of-path arrival time (ps)           21998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell93  21123  21998  975545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 976632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20911
-------------------------------------   ----- 
End-of-path arrival time (ps)           20911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell75  20036  20911  976632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 976632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20911
-------------------------------------   ----- 
End-of-path arrival time (ps)           20911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell98  20036  20911  976632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 976632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20911
-------------------------------------   ----- 
End-of-path arrival time (ps)           20911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell104  20036  20911  976632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 976645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20898
-------------------------------------   ----- 
End-of-path arrival time (ps)           20898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell90  20023  20898  976645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 976645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20898
-------------------------------------   ----- 
End-of-path arrival time (ps)           20898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell114  20023  20898  976645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 976646p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20897
-------------------------------------   ----- 
End-of-path arrival time (ps)           20897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell84  20022  20897  976646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 976929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20614
-------------------------------------   ----- 
End-of-path arrival time (ps)           20614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell102  19739  20614  976929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 977839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19704
-------------------------------------   ----- 
End-of-path arrival time (ps)           19704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell78  18829  19704  977839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 977839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19704
-------------------------------------   ----- 
End-of-path arrival time (ps)           19704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell81  18829  19704  977839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 977839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19704
-------------------------------------   ----- 
End-of-path arrival time (ps)           19704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell113  18829  19704  977839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 978040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19503
-------------------------------------   ----- 
End-of-path arrival time (ps)           19503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell110  18628  19503  978040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 978040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19503
-------------------------------------   ----- 
End-of-path arrival time (ps)           19503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell112  18628  19503  978040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 978325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19218
-------------------------------------   ----- 
End-of-path arrival time (ps)           19218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell61  18343  19218  978325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 978325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19218
-------------------------------------   ----- 
End-of-path arrival time (ps)           19218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell62  18343  19218  978325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 978325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19218
-------------------------------------   ----- 
End-of-path arrival time (ps)           19218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell100  18343  19218  978325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 978712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18831
-------------------------------------   ----- 
End-of-path arrival time (ps)           18831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell73  17956  18831  978712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 978712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18831
-------------------------------------   ----- 
End-of-path arrival time (ps)           18831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell88  17956  18831  978712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 978712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18831
-------------------------------------   ----- 
End-of-path arrival time (ps)           18831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell94  17956  18831  978712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 978712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18831
-------------------------------------   ----- 
End-of-path arrival time (ps)           18831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell105  17956  18831  978712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 978744p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18799
-------------------------------------   ----- 
End-of-path arrival time (ps)           18799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell84  17924  18799  978744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 978760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18783
-------------------------------------   ----- 
End-of-path arrival time (ps)           18783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell75  17908  18783  978760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 978760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18783
-------------------------------------   ----- 
End-of-path arrival time (ps)           18783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell98  17908  18783  978760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 978760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18783
-------------------------------------   ----- 
End-of-path arrival time (ps)           18783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell104  17908  18783  978760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 979243p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18300
-------------------------------------   ----- 
End-of-path arrival time (ps)           18300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell59  17425  18300  979243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 979243p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18300
-------------------------------------   ----- 
End-of-path arrival time (ps)           18300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell60  17425  18300  979243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 979243p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18300
-------------------------------------   ----- 
End-of-path arrival time (ps)           18300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell93  17425  18300  979243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 979267p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18276
-------------------------------------   ----- 
End-of-path arrival time (ps)           18276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell76  17401  18276  979267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 979267p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18276
-------------------------------------   ----- 
End-of-path arrival time (ps)           18276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell77  17401  18276  979267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 979267p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18276
-------------------------------------   ----- 
End-of-path arrival time (ps)           18276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell79  17401  18276  979267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 979267p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18276
-------------------------------------   ----- 
End-of-path arrival time (ps)           18276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell107  17401  18276  979267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 979304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18239
-------------------------------------   ----- 
End-of-path arrival time (ps)           18239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell102  17364  18239  979304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 979725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17818
-------------------------------------   ----- 
End-of-path arrival time (ps)           17818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell110  16943  17818  979725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 979725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17818
-------------------------------------   ----- 
End-of-path arrival time (ps)           17818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell112  16943  17818  979725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 980111p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17432
-------------------------------------   ----- 
End-of-path arrival time (ps)           17432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell90  16557  17432  980111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 980111p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17432
-------------------------------------   ----- 
End-of-path arrival time (ps)           17432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell114  16557  17432  980111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 980404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell73  16264  17139  980404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 980404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell88  16264  17139  980404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 980404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell94  16264  17139  980404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 980404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell105  16264  17139  980404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 980567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16976
-------------------------------------   ----- 
End-of-path arrival time (ps)           16976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell110  16101  16976  980567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 980567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16976
-------------------------------------   ----- 
End-of-path arrival time (ps)           16976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell112  16101  16976  980567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 980625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16918
-------------------------------------   ----- 
End-of-path arrival time (ps)           16918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell110  16043  16918  980625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 980625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16918
-------------------------------------   ----- 
End-of-path arrival time (ps)           16918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell112  16043  16918  980625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 980926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell69  15742  16617  980926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 980926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell97  15742  16617  980926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 980926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell117  15742  16617  980926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 980926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell118  15742  16617  980926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 980934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16609
-------------------------------------   ----- 
End-of-path arrival time (ps)           16609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell74  15734  16609  980934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 980972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16571
-------------------------------------   ----- 
End-of-path arrival time (ps)           16571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell76  15696  16571  980972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 980972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16571
-------------------------------------   ----- 
End-of-path arrival time (ps)           16571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell77  15696  16571  980972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 980972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16571
-------------------------------------   ----- 
End-of-path arrival time (ps)           16571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell79  15696  16571  980972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 980972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16571
-------------------------------------   ----- 
End-of-path arrival time (ps)           16571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell107  15696  16571  980972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 981066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16477
-------------------------------------   ----- 
End-of-path arrival time (ps)           16477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell72  15602  16477  981066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 981066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16477
-------------------------------------   ----- 
End-of-path arrival time (ps)           16477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell109  15602  16477  981066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 981572p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15971
-------------------------------------   ----- 
End-of-path arrival time (ps)           15971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell65  15096  15971  981572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981572p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15971
-------------------------------------   ----- 
End-of-path arrival time (ps)           15971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell66  15096  15971  981572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 981849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15694
-------------------------------------   ----- 
End-of-path arrival time (ps)           15694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell68  14819  15694  981849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 981849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15694
-------------------------------------   ----- 
End-of-path arrival time (ps)           15694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell106  14819  15694  981849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 981849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15694
-------------------------------------   ----- 
End-of-path arrival time (ps)           15694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell119  14819  15694  981849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15446
-------------------------------------   ----- 
End-of-path arrival time (ps)           15446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell76  14571  15446  982097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 982097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15446
-------------------------------------   ----- 
End-of-path arrival time (ps)           15446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell77  14571  15446  982097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 982097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15446
-------------------------------------   ----- 
End-of-path arrival time (ps)           15446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell79  14571  15446  982097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15446
-------------------------------------   ----- 
End-of-path arrival time (ps)           15446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell107  14571  15446  982097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 982100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell73  14568  15443  982100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell88  14568  15443  982100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 982100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell94  14568  15443  982100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 982100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15443
-------------------------------------   ----- 
End-of-path arrival time (ps)           15443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell105  14568  15443  982100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15435
-------------------------------------   ----- 
End-of-path arrival time (ps)           15435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell72  14560  15435  982108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15435
-------------------------------------   ----- 
End-of-path arrival time (ps)           15435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell109  14560  15435  982108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 982402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15141
-------------------------------------   ----- 
End-of-path arrival time (ps)           15141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell92  14266  15141  982402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15141
-------------------------------------   ----- 
End-of-path arrival time (ps)           15141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell99  14266  15141  982402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 982501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15042
-------------------------------------   ----- 
End-of-path arrival time (ps)           15042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell75  14167  15042  982501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 982501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15042
-------------------------------------   ----- 
End-of-path arrival time (ps)           15042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell98  14167  15042  982501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 982501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15042
-------------------------------------   ----- 
End-of-path arrival time (ps)           15042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell104  14167  15042  982501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 982546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14997
-------------------------------------   ----- 
End-of-path arrival time (ps)           14997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell67  14122  14997  982546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 982546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14997
-------------------------------------   ----- 
End-of-path arrival time (ps)           14997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell83  14122  14997  982546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 982562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14981
-------------------------------------   ----- 
End-of-path arrival time (ps)           14981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell68  14106  14981  982562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 982562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14981
-------------------------------------   ----- 
End-of-path arrival time (ps)           14981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell106  14106  14981  982562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 982562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14981
-------------------------------------   ----- 
End-of-path arrival time (ps)           14981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell119  14106  14981  982562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell76  14005  14880  982663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 982663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell77  14005  14880  982663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 982663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell79  14005  14880  982663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell107  14005  14880  982663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 982678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14865
-------------------------------------   ----- 
End-of-path arrival time (ps)           14865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell73  13990  14865  982678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14865
-------------------------------------   ----- 
End-of-path arrival time (ps)           14865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell88  13990  14865  982678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 982678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14865
-------------------------------------   ----- 
End-of-path arrival time (ps)           14865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell94  13990  14865  982678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 982678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14865
-------------------------------------   ----- 
End-of-path arrival time (ps)           14865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell105  13990  14865  982678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 982787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14756
-------------------------------------   ----- 
End-of-path arrival time (ps)           14756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell80  13881  14756  982787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 982787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14756
-------------------------------------   ----- 
End-of-path arrival time (ps)           14756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell95  13881  14756  982787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982921p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14622
-------------------------------------   ----- 
End-of-path arrival time (ps)           14622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell65  13747  14622  982921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 982921p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14622
-------------------------------------   ----- 
End-of-path arrival time (ps)           14622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell66  13747  14622  982921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 983054p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14489
-------------------------------------   ----- 
End-of-path arrival time (ps)           14489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell102  13614  14489  983054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14364
-------------------------------------   ----- 
End-of-path arrival time (ps)           14364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell80  13489  14364  983179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 983179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14364
-------------------------------------   ----- 
End-of-path arrival time (ps)           14364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell95  13489  14364  983179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 983255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14288
-------------------------------------   ----- 
End-of-path arrival time (ps)           14288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell92  13413  14288  983255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 983255p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14288
-------------------------------------   ----- 
End-of-path arrival time (ps)           14288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell99  13413  14288  983255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell67  13386  14261  983282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell83  13386  14261  983282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 983342p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14201
-------------------------------------   ----- 
End-of-path arrival time (ps)           14201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell68  13326  14201  983342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 983342p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14201
-------------------------------------   ----- 
End-of-path arrival time (ps)           14201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell106  13326  14201  983342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983342p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14201
-------------------------------------   ----- 
End-of-path arrival time (ps)           14201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell119  13326  14201  983342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983357p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14186
-------------------------------------   ----- 
End-of-path arrival time (ps)           14186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell67  13311  14186  983357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983357p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14186
-------------------------------------   ----- 
End-of-path arrival time (ps)           14186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell83  13311  14186  983357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 983385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell90  13283  14158  983385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14158
-------------------------------------   ----- 
End-of-path arrival time (ps)           14158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell114  13283  14158  983385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983405p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell84  13263  14138  983405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983424p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell74  13244  14119  983424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 983450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell110  13218  14093  983450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 983450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell112  13218  14093  983450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13931
-------------------------------------   ----- 
End-of-path arrival time (ps)           13931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell67  13056  13931  983612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13931
-------------------------------------   ----- 
End-of-path arrival time (ps)           13931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell83  13056  13931  983612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13773
-------------------------------------   ----- 
End-of-path arrival time (ps)           13773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell64  12898  13773  983770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 983770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13773
-------------------------------------   ----- 
End-of-path arrival time (ps)           13773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell108  12898  13773  983770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13471
-------------------------------------   ----- 
End-of-path arrival time (ps)           13471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell89  12596  13471  984072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13471
-------------------------------------   ----- 
End-of-path arrival time (ps)           13471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell103  12596  13471  984072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 984173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell92  12495  13370  984173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell99  12495  13370  984173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell69  12466  13341  984202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell97  12466  13341  984202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 984202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell117  12466  13341  984202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell118  12466  13341  984202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13283
-------------------------------------   ----- 
End-of-path arrival time (ps)           13283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell80  12408  13283  984260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13283
-------------------------------------   ----- 
End-of-path arrival time (ps)           13283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell95  12408  13283  984260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell78  12024  12899  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell81  12024  12899  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell113  12024  12899  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12891
-------------------------------------   ----- 
End-of-path arrival time (ps)           12891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell59  12016  12891  984652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 984652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12891
-------------------------------------   ----- 
End-of-path arrival time (ps)           12891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell60  12016  12891  984652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12891
-------------------------------------   ----- 
End-of-path arrival time (ps)           12891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell93  12016  12891  984652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984718p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell84  11950  12825  984718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12823
-------------------------------------   ----- 
End-of-path arrival time (ps)           12823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell90  11948  12823  984720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12823
-------------------------------------   ----- 
End-of-path arrival time (ps)           12823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell114  11948  12823  984720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984722p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell64  11946  12821  984722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 984722p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell108  11946  12821  984722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 984733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12810
-------------------------------------   ----- 
End-of-path arrival time (ps)           12810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell102  11935  12810  984733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12801
-------------------------------------   ----- 
End-of-path arrival time (ps)           12801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell75  11926  12801  984742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12801
-------------------------------------   ----- 
End-of-path arrival time (ps)           12801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell98  11926  12801  984742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12801
-------------------------------------   ----- 
End-of-path arrival time (ps)           12801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell104  11926  12801  984742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12556
-------------------------------------   ----- 
End-of-path arrival time (ps)           12556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell69  11681  12556  984987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12556
-------------------------------------   ----- 
End-of-path arrival time (ps)           12556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell97  11681  12556  984987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 984987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12556
-------------------------------------   ----- 
End-of-path arrival time (ps)           12556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell117  11681  12556  984987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 984987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12556
-------------------------------------   ----- 
End-of-path arrival time (ps)           12556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell118  11681  12556  984987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12553
-------------------------------------   ----- 
End-of-path arrival time (ps)           12553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell72  11678  12553  984990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12553
-------------------------------------   ----- 
End-of-path arrival time (ps)           12553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell109  11678  12553  984990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 984991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12552
-------------------------------------   ----- 
End-of-path arrival time (ps)           12552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell110  11677  12552  984991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 984991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12552
-------------------------------------   ----- 
End-of-path arrival time (ps)           12552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell112  11677  12552  984991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 984998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12545
-------------------------------------   ----- 
End-of-path arrival time (ps)           12545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell78  11670  12545  984998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12545
-------------------------------------   ----- 
End-of-path arrival time (ps)           12545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell81  11670  12545  984998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12545
-------------------------------------   ----- 
End-of-path arrival time (ps)           12545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell113  11670  12545  984998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 985006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12537
-------------------------------------   ----- 
End-of-path arrival time (ps)           12537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell74  11662  12537  985006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985010p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12533
-------------------------------------   ----- 
End-of-path arrival time (ps)           12533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell65  11658  12533  985010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985010p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12533
-------------------------------------   ----- 
End-of-path arrival time (ps)           12533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell66  11658  12533  985010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell73  11566  12441  985102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 985102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell88  11566  12441  985102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell94  11566  12441  985102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 985102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12441
-------------------------------------   ----- 
End-of-path arrival time (ps)           12441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell105  11566  12441  985102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 985112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12431
-------------------------------------   ----- 
End-of-path arrival time (ps)           12431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell76  11556  12431  985112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12431
-------------------------------------   ----- 
End-of-path arrival time (ps)           12431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell77  11556  12431  985112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12431
-------------------------------------   ----- 
End-of-path arrival time (ps)           12431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell79  11556  12431  985112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 985112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12431
-------------------------------------   ----- 
End-of-path arrival time (ps)           12431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell107  11556  12431  985112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 985282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12261
-------------------------------------   ----- 
End-of-path arrival time (ps)           12261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell68  11386  12261  985282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12261
-------------------------------------   ----- 
End-of-path arrival time (ps)           12261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell106  11386  12261  985282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12261
-------------------------------------   ----- 
End-of-path arrival time (ps)           12261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell119  11386  12261  985282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 985438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2840
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997160

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1      controlcell2    847    847  985438  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/main_1      macrocell20    4896   5743  985438  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/q           macrocell20    2345   8088  985438  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/enable  count7cell     3633  11722  985438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 985553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell59  11115  11990  985553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell60  11115  11990  985553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell93  11115  11990  985553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 985600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11943
-------------------------------------   ----- 
End-of-path arrival time (ps)           11943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell64  11068  11943  985600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11943
-------------------------------------   ----- 
End-of-path arrival time (ps)           11943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell108  11068  11943  985600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 985637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11906
-------------------------------------   ----- 
End-of-path arrival time (ps)           11906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell64  11031  11906  985637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11906
-------------------------------------   ----- 
End-of-path arrival time (ps)           11906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell108  11031  11906  985637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 985669p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell67  10999  11874  985669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 985669p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell83  10999  11874  985669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985692p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11851
-------------------------------------   ----- 
End-of-path arrival time (ps)           11851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell92  10976  11851  985692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985692p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11851
-------------------------------------   ----- 
End-of-path arrival time (ps)           11851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell99  10976  11851  985692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11798
-------------------------------------   ----- 
End-of-path arrival time (ps)           11798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell102  10923  11798  985745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 985746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11797
-------------------------------------   ----- 
End-of-path arrival time (ps)           11797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell75  10922  11797  985746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11797
-------------------------------------   ----- 
End-of-path arrival time (ps)           11797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell98  10922  11797  985746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11797
-------------------------------------   ----- 
End-of-path arrival time (ps)           11797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell104  10922  11797  985746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985757p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11786
-------------------------------------   ----- 
End-of-path arrival time (ps)           11786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell90  10911  11786  985757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985757p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11786
-------------------------------------   ----- 
End-of-path arrival time (ps)           11786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell114  10911  11786  985757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11648
-------------------------------------   ----- 
End-of-path arrival time (ps)           11648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell65  10773  11648  985895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11648
-------------------------------------   ----- 
End-of-path arrival time (ps)           11648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell66  10773  11648  985895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell92  10675  11550  985993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell99  10675  11550  985993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11415
-------------------------------------   ----- 
End-of-path arrival time (ps)           11415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell59  10540  11415  986128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11415
-------------------------------------   ----- 
End-of-path arrival time (ps)           11415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell60  10540  11415  986128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11415
-------------------------------------   ----- 
End-of-path arrival time (ps)           11415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell93  10540  11415  986128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 986129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell72  10539  11414  986129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell109  10539  11414  986129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986144p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell78  10524  11399  986144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 986144p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell81  10524  11399  986144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986144p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell113  10524  11399  986144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986178p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell80  10490  11365  986178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 986178p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11365
-------------------------------------   ----- 
End-of-path arrival time (ps)           11365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell95  10490  11365  986178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell61  10391  11266  986277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 986277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell62  10391  11266  986277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell100  10391  11266  986277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 986296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11247
-------------------------------------   ----- 
End-of-path arrival time (ps)           11247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell89  10372  11247  986296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11247
-------------------------------------   ----- 
End-of-path arrival time (ps)           11247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell103  10372  11247  986296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11139
-------------------------------------   ----- 
End-of-path arrival time (ps)           11139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell68  10264  11139  986404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11139
-------------------------------------   ----- 
End-of-path arrival time (ps)           11139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell106  10264  11139  986404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11139
-------------------------------------   ----- 
End-of-path arrival time (ps)           11139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell119  10264  11139  986404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell67  10109  10984  986559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell83  10109  10984  986559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10963
-------------------------------------   ----- 
End-of-path arrival time (ps)           10963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell74  10088  10963  986580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 986600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell84  10068  10943  986600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10934
-------------------------------------   ----- 
End-of-path arrival time (ps)           10934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell69  10059  10934  986609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10934
-------------------------------------   ----- 
End-of-path arrival time (ps)           10934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell97  10059  10934  986609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 986609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10934
-------------------------------------   ----- 
End-of-path arrival time (ps)           10934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell117  10059  10934  986609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 986609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10934
-------------------------------------   ----- 
End-of-path arrival time (ps)           10934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell118  10059  10934  986609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10881
-------------------------------------   ----- 
End-of-path arrival time (ps)           10881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell68  10006  10881  986662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10881
-------------------------------------   ----- 
End-of-path arrival time (ps)           10881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell106  10006  10881  986662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10881
-------------------------------------   ----- 
End-of-path arrival time (ps)           10881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell119  10006  10881  986662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell64   9699  10574  986969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell108   9699  10574  986969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987206p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell61   9462  10337  987206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987206p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell62   9462  10337  987206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 987206p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell100   9462  10337  987206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell89   9447  10322  987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell103   9447  10322  987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell61   9276  10151  987392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell62   9276  10151  987392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 987392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell100   9276  10151  987392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell63   9251  10126  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell73   9236  10111  987432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell88   9236  10111  987432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell94   9236  10111  987432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell105   9236  10111  987432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10092
-------------------------------------   ----- 
End-of-path arrival time (ps)           10092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell76   9217  10092  987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 987451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10092
-------------------------------------   ----- 
End-of-path arrival time (ps)           10092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell77   9217  10092  987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10092
-------------------------------------   ----- 
End-of-path arrival time (ps)           10092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell79   9217  10092  987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10092
-------------------------------------   ----- 
End-of-path arrival time (ps)           10092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell107   9217  10092  987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987510p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10033
-------------------------------------   ----- 
End-of-path arrival time (ps)           10033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell121   9158  10033  987510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987510p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10033
-------------------------------------   ----- 
End-of-path arrival time (ps)           10033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell122   9158  10033  987510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell64   8916   9791  987752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987752p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell108   8916   9791  987752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell92   8907   9782  987761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell99   8907   9782  987761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell74   8885   9760  987783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell65   8645   9520  988023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell66   8645   9520  988023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9321
-------------------------------------   ---- 
End-of-path arrival time (ps)           9321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell61   8446   9321  988222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9321
-------------------------------------   ---- 
End-of-path arrival time (ps)           9321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell62   8446   9321  988222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9321
-------------------------------------   ---- 
End-of-path arrival time (ps)           9321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell100   8446   9321  988222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988231p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell89   8437   9312  988231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988231p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9312
-------------------------------------   ---- 
End-of-path arrival time (ps)           9312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell103   8437   9312  988231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell121   8396   9271  988272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell122   8396   9271  988272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell69   8395   9270  988273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell97   8395   9270  988273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell117   8395   9270  988273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell118   8395   9270  988273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 988273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell72   8395   9270  988273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell109   8395   9270  988273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988511p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9032
-------------------------------------   ---- 
End-of-path arrival time (ps)           9032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell80   8157   9032  988511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988511p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9032
-------------------------------------   ---- 
End-of-path arrival time (ps)           9032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell95   8157   9032  988511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell82   8063   8938  988605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell69   7977   8852  988691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell97   7977   8852  988691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell117   7977   8852  988691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell118   7977   8852  988691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell74   7969   8844  988699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell65   7874   8749  988794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell66   7874   8749  988794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 988813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell72   7855   8730  988813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell109   7855   8730  988813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell80   7842   8717  988826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell95   7842   8717  988826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8595
-------------------------------------   ---- 
End-of-path arrival time (ps)           8595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell63   7720   8595  988948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 989065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell121   7603   8478  989065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell122   7603   8478  989065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell111   7545   8420  989123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell71   7532   8407  989136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 989136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell87   7532   8407  989136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell116   7532   8407  989136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 989251p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell63   7417   8292  989251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 989287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell121   7381   8256  989287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell122   7381   8256  989287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 989296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell63   7372   8247  989296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7912
-------------------------------------   ---- 
End-of-path arrival time (ps)           7912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell111   7037   7912  989631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell82   6817   7692  989851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell101   6772   7647  989896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 989896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell120   6772   7647  989896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990126p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell91   6542   7417  990126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990126p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell96   6542   7417  990126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 990126p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell115   6542   7417  990126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell70   6541   7416  990127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell85   6541   7416  990127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell86   6541   7416  990127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell71   6510   7385  990158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell87   6510   7385  990158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell116   6510   7385  990158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 990186p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell101   6482   7357  990186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990186p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell120   6482   7357  990186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990198p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell91   6470   7345  990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990198p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell96   6470   7345  990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 990198p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell115   6470   7345  990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell70   6467   7342  990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell85   6467   7342  990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell86   6467   7342  990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 990212p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell101   6456   7331  990212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990212p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell120   6456   7331  990212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell63   6424   7299  990244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell89   6368   7243  990300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell103   6368   7243  990300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell71   6349   7224  990319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell87   6349   7224  990319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell116   6349   7224  990319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 990447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell82   6221   7096  990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 990506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7037
-------------------------------------   ---- 
End-of-path arrival time (ps)           7037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell101   6162   7037  990506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7037
-------------------------------------   ---- 
End-of-path arrival time (ps)           7037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell120   6162   7037  990506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell91   5831   6706  990837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell96   5831   6706  990837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 990837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell115   5831   6706  990837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell70   5830   6705  990838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell85   5830   6705  990838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell86   5830   6705  990838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell111   5819   6694  990849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991243p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell121   5425   6300  991243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991243p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell122   5425   6300  991243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 991412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell71   5256   6131  991412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell87   5256   6131  991412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 991412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell116   5256   6131  991412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991458p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell121   5210   6085  991458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991458p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell122   5210   6085  991458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell63   5187   6062  991481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991560p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell84   5108   5983  991560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991564p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell90   5104   5979  991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991564p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell114   5104   5979  991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 991591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell102   5077   5952  991591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell75   5073   5948  991595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell98   5073   5948  991595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell104   5073   5948  991595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 991702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell82   4966   5841  991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 991872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  966580  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell56   4311   5671  991872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell111   4726   5601  991942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 992088p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1    controlcell2    847    847  985438  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/load  count7cell     3305   4152  992088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 992260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell70   4408   5283  992260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 992260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell85   4408   5283  992260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 992260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell86   4408   5283  992260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 992354p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell91   4314   5189  992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 992354p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell96   4314   5189  992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 992354p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell115   4314   5189  992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 992625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_1072/q                         macrocell123    875    875  992625  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/status_0  statuscell1    6150   7025  992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 992626p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell71   4042   4917  992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 992626p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell87   4042   4917  992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 992626p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell116   4042   4917  992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell70   4035   4910  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell85   4035   4910  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell86   4035   4910  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 992634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell82   4034   4909  992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 992635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell101   4033   4908  992635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 992635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964210  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell120   4033   4908  992635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 992642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961217  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell111   4026   4901  992642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 992697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell91   3971   4846  992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 992697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell96   3971   4846  992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 992697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell115   3971   4846  992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:soc_out\/q
Path End       : \ADC_UI:soc_out\/main_0
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:soc_out\/q       macrocell126    875    875  992954  RISE       1
\ADC_UI:soc_out\/main_0  macrocell126   3714   4589  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:soc_out\/q
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:soc_out\/q                macrocell126    875    875  992954  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_0  macrocell127   3714   4589  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 992957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  967183  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell57   3226   4586  992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 992972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell59   3696   4571  992972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 992972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell60   3696   4571  992972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 992972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell93   3696   4571  992972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 992994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell78   3674   4549  992994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 992994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell81   3674   4549  992994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 992994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell113   3674   4549  992994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 993044p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell71   3624   4499  993044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 993044p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell87   3624   4499  993044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 993044p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell116   3624   4499  993044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 993075p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  963049  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell111   3593   4468  993075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/tc
Path End       : \ADC_UI:soc_out\/main_5
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 993202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/tc  count7cell     1440   1440  993202  RISE       1
\ADC_UI:soc_out\/main_5              macrocell126   2901   4341  993202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 993248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell101   3420   4295  993248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 993248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  963853  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell120   3420   4295  993248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 993290p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  967328  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell53   2893   4253  993290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 993542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  966086  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell54   2641   4001  993542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 993548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3995
-------------------------------------   ---- 
End-of-path arrival time (ps)           3995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  966846  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell55   2635   3995  993548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 993585p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell91   3083   3958  993585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 993585p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell96   3083   3958  993585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 993585p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell115   3083   3958  993585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 993593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell82   3075   3950  993593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 993740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell70   2928   3803  993740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 993740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell85   2928   3803  993740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 993740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  965004  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell86   2928   3803  993740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 993857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  967190  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell58   2326   3686  993857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 994050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell61   2618   3493  994050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 994050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell62   2618   3493  994050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 994050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell100   2618   3493  994050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 994056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell89   2612   3487  994056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 994056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  965407  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell103   2612   3487  994056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:soc_out\/main_2
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994152p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3391
-------------------------------------   ---- 
End-of-path arrival time (ps)           3391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1  controlcell2    847    847  985438  RISE       1
\ADC_UI:soc_out\/main_2              macrocell126   2544   3391  994152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 994152p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3391
-------------------------------------   ---- 
End-of-path arrival time (ps)           3391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1  controlcell2    847    847  985438  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_2     macrocell127   2544   3391  994152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 994194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0      controlcell2    847    847  994194  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3489   4336  994194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:state_1\/q
Path End       : \ADC_UI:soc_out\/main_4
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3114
-------------------------------------   ---- 
End-of-path arrival time (ps)           3114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:state_1\/q  macrocell127    875    875  994429  RISE       1
\ADC_UI:soc_out\/main_4      macrocell126   2239   3114  994429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:state_1\/q
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_3
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 994429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3114
-------------------------------------   ---- 
End-of-path arrival time (ps)           3114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:state_1\/q       macrocell127    875    875  994429  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_3  macrocell127   2239   3114  994429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_2
Path End       : \ADC_UI:soc_out\/main_3
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994434p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3109
-------------------------------------   ---- 
End-of-path arrival time (ps)           3109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_2  controlcell2    847    847  994434  RISE       1
\ADC_UI:soc_out\/main_3              macrocell126   2262   3109  994434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1072/main_1
Capture Clock  : Net_1072/clock_0
Path slack     : 994435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3108
-------------------------------------   ---- 
End-of-path arrival time (ps)           3108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:nrq_reg\/q  macrocell125    875    875  994435  RISE       1
Net_1072/main_1              macrocell123   2233   3108  994435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1072/clk_en
Capture Clock  : Net_1072/clock_0
Path slack     : 994845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  994194  RISE       1
Net_1072/clk_en                      macrocell123   2838   3685  994845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 994845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  994194  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clk_en     macrocell125   2838   3685  994845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:soc_out\/clk_en
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  994194  RISE       1
\ADC_UI:soc_out\/clk_en              macrocell126   2838   3685  994845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 994845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  994194  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clk_en     macrocell127   2838   3685  994845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 994846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3684
-------------------------------------   ---- 
End-of-path arrival time (ps)           3684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  994194  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2837   3684  994846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3977304p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18486
-------------------------------------   ----- 
End-of-path arrival time (ps)           18486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3977304  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell4      7440   9200  3977304  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell4      2345  11545  3977304  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   6941  18486  3977304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3980418p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15822
-------------------------------------   ----- 
End-of-path arrival time (ps)           15822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell31    875    875  3980418  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_0  macrocell7   10283  11158  3980418  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell7    2345  13503  3980418  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2318  15822  3980418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3981257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16313
-------------------------------------   ----- 
End-of-path arrival time (ps)           16313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3981257  RISE       1
Net_693/main_0                                macrocell10     8939   9814  3981257  RISE       1
Net_693/q                                     macrocell10     2345  12159  3981257  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4155  16313  3981257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982349p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13321
-------------------------------------   ----- 
End-of-path arrival time (ps)           13321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell129      875    875  3982349  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      7780   8655  3982349  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345  11000  3982349  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2320  13321  3982349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3982949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13291
-------------------------------------   ----- 
End-of-path arrival time (ps)           13291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell31    875    875  3980418  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/main_0  macrocell15   7760   8635  3982949  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/q       macrocell15   2345  10980  3982949  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/load   count7cell    2311  13291  3982949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3983943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11727
-------------------------------------   ----- 
End-of-path arrival time (ps)           11727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                      macrocell27      875    875  3983943  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_0           macrocell3      6191   7066  3983943  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      2345   9411  3983943  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2316  11727  3983943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxSts\/clock
Path slack     : 3984371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15279
-------------------------------------   ----- 
End-of-path arrival time (ps)           15279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q        macrocell129    875    875  3982349  RISE       1
\UART_MIDITX:BUART:tx_status_0\/main_0  macrocell24    9176  10051  3984371  RISE       1
\UART_MIDITX:BUART:tx_status_0\/q       macrocell24    2345  12396  3984371  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/status_0  statusicell7   2883  15279  3984371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3984486p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13084
-------------------------------------   ----- 
End-of-path arrival time (ps)           13084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q                      macrocell26      875    875  3984486  RISE       1
Net_86/main_0                                 macrocell2      7564   8439  3984486  RISE       1
Net_86/q                                      macrocell2      2345  10784  3984486  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2299  13084  3984486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3984550p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11240
-------------------------------------   ----- 
End-of-path arrival time (ps)           11240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3984550  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell12     4208   5968  3984550  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/q           macrocell12     2345   8313  3984550  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2926  11240  3984550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10953
-------------------------------------   ----- 
End-of-path arrival time (ps)           10953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                      macrocell41      875    875  3984717  RISE       1
\MIDI2_UART:BUART:counter_load_not\/main_0           macrocell11     5492   6367  3984717  RISE       1
\MIDI2_UART:BUART:counter_load_not\/q                macrocell11     2345   8712  3984717  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2240  10953  3984717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3985318p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10472
-------------------------------------   ----- 
End-of-path arrival time (ps)           10472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell32      875    875  3985060  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   9597  10472  3985318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3985750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                macrocell129      875    875  3982349  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   9165  10040  3985750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3985796p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9994
-------------------------------------   ---- 
End-of-path arrival time (ps)           9994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3980418  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9119   9994  3985796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3985824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11719
-------------------------------------   ----- 
End-of-path arrival time (ps)           11719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1    macrocell32  10844  11719  3985824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3985824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11719
-------------------------------------   ----- 
End-of-path arrival time (ps)           11719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell33  10844  11719  3985824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3985824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11719
-------------------------------------   ----- 
End-of-path arrival time (ps)           11719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell34  10844  11719  3985824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3985824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11719
-------------------------------------   ----- 
End-of-path arrival time (ps)           11719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1    macrocell35  10844  11719  3985824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3986385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3980418  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell37  10283  11158  3986385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3986385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1   macrocell38  10283  11158  3986385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3986413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11130
-------------------------------------   ----- 
End-of-path arrival time (ps)           11130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3981257  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_1  macrocell45  10255  11130  3986413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3986413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11130
-------------------------------------   ----- 
End-of-path arrival time (ps)           11130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3981257  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_1  macrocell48  10255  11130  3986413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3986701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell36      875    875  3986701  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   8214   9089  3986701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3986806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12844
-------------------------------------   ----- 
End-of-path arrival time (ps)           12844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q        macrocell27     875    875  3983943  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_0  macrocell5     7309   8184  3986806  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q       macrocell5     2345  10529  3986806  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0  statusicell1   2315  12844  3986806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3986881p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  3986881  RISE       1
\MIDI2_UART:BUART:rx_status_4\/main_1                 macrocell16     2293   4803  3986881  RISE       1
\MIDI2_UART:BUART:rx_status_4\/q                      macrocell16     2345   7148  3986881  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_4                 statusicell4    5621  12769  3986881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3987015p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           10528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3982349  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_0  macrocell131   9653  10528  3987015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3987117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12533
-------------------------------------   ----- 
End-of-path arrival time (ps)           12533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3987117  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_2                 macrocell13     4742   7252  3987117  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q                      macrocell13     2345   9597  3987117  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0                 statusicell3    2937  12533  3987117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3987175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q               macrocell40    875    875  3981257  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_1  macrocell51   9493  10368  3987175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3987451p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12199
-------------------------------------   ----- 
End-of-path arrival time (ps)           12199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q      macrocell33     875    875  3987451  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_0  macrocell8     6668   7543  3987451  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q       macrocell8     2345   9888  3987451  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4  statusicell2   2311  12199  3987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_last\/clock_0
Path slack     : 3987499p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q           macrocell40    875    875  3981257  RISE       1
\MIDI2_UART:BUART:rx_last\/main_0  macrocell52   9169  10044  3987499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3987569p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9974
-------------------------------------   ---- 
End-of-path arrival time (ps)           9974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3982349  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_0  macrocell129   9099   9974  3987569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3987569p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9974
-------------------------------------   ---- 
End-of-path arrival time (ps)           9974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3982349  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_0  macrocell130   9099   9974  3987569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3987627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell27      875    875  3983943  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7288   8163  3987627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3980418  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6565   7440  3988350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q          macrocell49      875    875  3988693  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   6222   7097  3988693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3988908p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3980418  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_0  macrocell50   7760   8635  3988908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3989191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_0    macrocell45   7477   8352  3989191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3989191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_0  macrocell46   7477   8352  3989191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3989191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_0    macrocell47   7477   8352  3989191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3989191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_0    macrocell48   7477   8352  3989191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:txn\/main_1
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3989359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell27    875    875  3983943  RISE       1
\MIDI1_UART:BUART:txn\/main_1    macrocell26   7309   8184  3989359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3989372p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3983943  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell27   7296   8171  3989372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3989372p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3983943  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell29   7296   8171  3989372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3988243  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   5944   6074  3989716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3989717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3987459  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_3                  macrocell130     5316   7826  3989717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3989877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7666
-------------------------------------   ---- 
End-of-path arrival time (ps)           7666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3988693  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_3  macrocell51   6791   7666  3989877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7599
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3987117  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_2                  macrocell42     5089   7599  3989944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3986701  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell38   6611   7486  3990057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3980418  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_0   macrocell51   6557   7432  3990111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3990244p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3984550  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_0                 macrocell44     5539   7299  3990244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell33      875    875  3987451  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   6664   7539  3990271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q                macrocell45      875    875  3987923  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4628   5503  3990287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990599p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3988693  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_3   macrocell45   6069   6944  3990599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990599p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q   macrocell49    875    875  3988693  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_2  macrocell46   6069   6944  3990599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990599p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3988693  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_2   macrocell47   6069   6944  3990599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990599p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3988693  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_3   macrocell48   6069   6944  3990599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:txn\/main_1
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3990732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q  macrocell129    875    875  3982349  RISE       1
\UART_MIDITX:BUART:txn\/main_1    macrocell128   5936   6811  3990732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3990732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q      macrocell129    875    875  3982349  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_0  macrocell132   5936   6811  3990732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3986295  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5  macrocell32   5920   6795  3990748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell35    875    875  3986295  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell33   5920   6795  3990748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3986295  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell34   5920   6795  3990748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3986295  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell35   5920   6795  3990748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q                macrocell130      875    875  3985594  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3974   4849  3990941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell32    875    875  3985060  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell37   5642   6517  3991026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell32    875    875  3985060  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell38   5642   6517  3991026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q        macrocell45    875    875  3987923  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_2  macrocell51   5180   6055  3991488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991503p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3988544  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2                  macrocell28     3530   6040  3991503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991543p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell28      875    875  3985857  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3372   4247  3991543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3991586p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3988243  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_2                macrocell132     5827   5957  3991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MIDITX:BUART:txn\/main_3
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3991602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   3060   3060  3991602  RISE       1
\UART_MIDITX:BUART:txn\/main_3                macrocell128     2881   5941  3991602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3977304  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0                 macrocell30     4128   5888  3991655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991848p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                macrocell42      875    875  3984721  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3067   3942  3991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                macrocell41      875    875  3984717  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   2958   3833  3991957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3985060  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2  macrocell32   4683   5558  3991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell32    875    875  3985060  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell33   4683   5558  3991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3985060  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell34   4683   5558  3991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3985060  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2  macrocell35   4683   5558  3991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992007p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q               macrocell26    875    875  3984486  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0  macrocell38   4661   5536  3992007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992013  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_5  macrocell131   4655   5530  3992013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3984486  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0  macrocell32   4643   5518  3992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3984486  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0  macrocell35   4643   5518  3992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3992138p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3988243  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_2               macrocell129     5275   5405  3992138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3992138p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3988243  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_2               macrocell130     5275   5405  3992138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI1_UART:BUART:txn\/main_3
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3992159p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  3992159  RISE       1
\MIDI1_UART:BUART:txn\/main_3                macrocell26     2324   5384  3992159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI2_UART:BUART:txn\/main_3
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3992181p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  3992181  RISE       1
\MIDI2_UART:BUART:txn\/main_3                macrocell40     2302   5362  3992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992262p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell35    875    875  3986295  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell37   4406   5281  3992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992262p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell35    875    875  3986295  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell38   4406   5281  3992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 3992429p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q           macrocell26    875    875  3984486  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell39   4239   5114  3992429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3992458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell38     875    875  3992458  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   6317   7192  3992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3992522p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_load_fifo\/q            macrocell46      875    875  3986941  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4413   5288  3992522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3988243  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_2               macrocell131     4865   4995  3992548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:txn\/main_6
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q  macrocell132    875    875  3992013  RISE       1
\UART_MIDITX:BUART:txn\/main_6   macrocell128   4098   4973  3992570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3983943  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell28   4067   4942  3992601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3986701  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3   macrocell32   3921   4796  3992747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell36    875    875  3986701  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell33   3921   4796  3992747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3986701  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell34   3921   4796  3992747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3986701  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3   macrocell35   3921   4796  3992747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992762p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q        macrocell47    875    875  3987590  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_4  macrocell51   3906   4781  3992762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_10
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_last\/q           macrocell52    875    875  3993014  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_10  macrocell48   3654   4529  3993014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:txn\/main_0
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993080p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q       macrocell26    875    875  3984486  RISE       1
\MIDI1_UART:BUART:txn\/main_0  macrocell26   3588   4463  3993080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q        macrocell48    875    875  3987802  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_5  macrocell51   3557   4432  3993111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:txn\/main_0
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993167p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q       macrocell40    875    875  3981257  RISE       1
\MIDI2_UART:BUART:txn\/main_0  macrocell40   3501   4376  3993167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993301p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3985857  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell27   3367   4242  3993301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993301p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3985857  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell29   3367   4242  3993301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:txn\/main_2
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993313p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell28    875    875  3985857  RISE       1
\MIDI1_UART:BUART:txn\/main_2    macrocell26   3355   4230  3993313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993372p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992013  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_5  macrocell129   3296   4171  3993372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993372p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992013  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_5  macrocell130   3296   4171  3993372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993382p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993382  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_4               macrocell131     4031   4161  3993382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:txn\/main_5
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993382  RISE       1
\UART_MIDITX:BUART:txn\/main_5                      macrocell128     4030   4160  3993383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993392p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993382  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_4               macrocell129     4021   4151  3993392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993454p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3986409  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell28   3214   4089  3993454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:txn\/main_5
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell30    875    875  3986409  RISE       1
\MIDI1_UART:BUART:txn\/main_5   macrocell26   3213   4088  3993455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3986409  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell27   3212   4087  3993456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3986409  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell29   3212   4087  3993456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3987590  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_4  macrocell45   3136   4011  3993532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q         macrocell47    875    875  3987590  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_3  macrocell46   3136   4011  3993532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3987590  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_3  macrocell47   3136   4011  3993532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3987590  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_4  macrocell48   3136   4011  3993532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993549p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3994
-------------------------------------   ---- 
End-of-path arrival time (ps)           3994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q               macrocell47    875    875  3987590  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_2  macrocell50   3119   3994  3993549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3985857  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell28   3114   3989  3993554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993563p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3984717  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_0  macrocell41   3105   3980  3993563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993563p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3984717  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_0  macrocell42   3105   3980  3993563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:txn\/main_1
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3973
-------------------------------------   ---- 
End-of-path arrival time (ps)           3973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q  macrocell41    875    875  3984717  RISE       1
\MIDI2_UART:BUART:txn\/main_1    macrocell40   3098   3973  3993570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3973
-------------------------------------   ---- 
End-of-path arrival time (ps)           3973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3984717  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_0  macrocell43   3098   3973  3993570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:txn\/main_4
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993573p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell29    875    875  3986126  RISE       1
\MIDI1_UART:BUART:txn\/main_4    macrocell26   3095   3970  3993573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993575p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3986126  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2  macrocell27   3093   3968  3993575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993575p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3986126  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2  macrocell29   3093   3968  3993575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985414  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_3  macrocell129   3071   3946  3993597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985414  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_4  macrocell130   3071   3946  3993597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:txn\/main_4
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q  macrocell131    875    875  3985414  RISE       1
\UART_MIDITX:BUART:txn\/main_4    macrocell128   3066   3941  3993602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3993602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q      macrocell131    875    875  3985414  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_3  macrocell132   3066   3941  3993602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:txn\/main_2
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q  macrocell42    875    875  3984721  RISE       1
\MIDI2_UART:BUART:txn\/main_2    macrocell40   3061   3936  3993607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984721  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_1  macrocell43   3061   3936  3993607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993699p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3986126  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3  macrocell28   2969   3844  3993699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3820
-------------------------------------   ---- 
End-of-path arrival time (ps)           3820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984721  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_1  macrocell41   2945   3820  3993723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3820
-------------------------------------   ---- 
End-of-path arrival time (ps)           3820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984721  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_1  macrocell42   2945   3820  3993723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985414  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_3  macrocell131   2936   3811  3993732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987802  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_5  macrocell45   2911   3786  3993757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q         macrocell48    875    875  3987802  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_4  macrocell46   2911   3786  3993757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987802  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_4  macrocell47   2911   3786  3993757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987802  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_5  macrocell48   2911   3786  3993757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q               macrocell48    875    875  3987802  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_3  macrocell50   2907   3782  3993761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell39    875    875  3993763  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6  macrocell35   2905   3780  3993763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:txn\/main_2
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993774p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q  macrocell130    875    875  3985594  RISE       1
\UART_MIDITX:BUART:txn\/main_2    macrocell128   2894   3769  3993774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3993774p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q      macrocell130    875    875  3985594  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_1  macrocell132   2894   3769  3993774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993775p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985594  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_1  macrocell131   2893   3768  3993775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993779p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985594  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_1  macrocell129   2889   3764  3993779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993779p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985594  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_1  macrocell130   2889   3764  3993779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_9         macrocell45   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_8       macrocell46   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_8         macrocell47   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_9         macrocell48   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3679
-------------------------------------   ---- 
End-of-path arrival time (ps)           3679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993864  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8         macrocell32   2319   3679  3993864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3679
-------------------------------------   ---- 
End-of-path arrival time (ps)           3679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993864  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell33   2319   3679  3993864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3679
-------------------------------------   ---- 
End-of-path arrival time (ps)           3679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993864  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell34   2319   3679  3993864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3679
-------------------------------------   ---- 
End-of-path arrival time (ps)           3679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993864  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9         macrocell35   2319   3679  3993864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3678
-------------------------------------   ---- 
End-of-path arrival time (ps)           3678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993865  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_2   macrocell49   2318   3678  3993865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993866  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell32   2317   3677  3993866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993866  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell33   2317   3677  3993866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993866  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell34   2317   3677  3993866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993866  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell35   2317   3677  3993866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993868  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell32   2315   3675  3993868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993868  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell33   2315   3675  3993868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993868  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell34   2315   3675  3993868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           3675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993868  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell35   2315   3675  3993868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8         macrocell45   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_7       macrocell46   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_7         macrocell47   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_8         macrocell48   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_1   macrocell49   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993870  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_7         macrocell45   2313   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993870  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_6       macrocell46   2313   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993870  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_6         macrocell47   2313   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993870  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_7         macrocell48   2313   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993870  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_6         macrocell45   2313   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993870  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_5       macrocell46   2313   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993870  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_5         macrocell47   2313   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993870  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_6         macrocell48   2313   3673  3993870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993871  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_0   macrocell49   2312   3672  3993871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993871  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell36   2312   3672  3993871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993873  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell36   2310   3670  3993873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993876p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3667
-------------------------------------   ---- 
End-of-path arrival time (ps)           3667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993876  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell36   2307   3667  3993876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q               macrocell45    875    875  3987923  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_1  macrocell50   2786   3661  3993882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:txn\/main_5
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993883p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3660
-------------------------------------   ---- 
End-of-path arrival time (ps)           3660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q  macrocell44    875    875  3984879  RISE       1
\MIDI2_UART:BUART:txn\/main_5   macrocell40   2785   3660  3993883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993883p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3660
-------------------------------------   ---- 
End-of-path arrival time (ps)           3660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3984879  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_3  macrocell43   2785   3660  3993883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993895p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3648
-------------------------------------   ---- 
End-of-path arrival time (ps)           3648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3984879  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_3  macrocell41   2773   3648  3993895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993895p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3648
-------------------------------------   ---- 
End-of-path arrival time (ps)           3648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3984879  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_4  macrocell42   2773   3648  3993895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3987923  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_2  macrocell45   2765   3640  3993903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q         macrocell45    875    875  3987923  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_1  macrocell46   2765   3640  3993903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3987923  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_1  macrocell47   2765   3640  3993903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3987923  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_2  macrocell48   2765   3640  3993903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:txn\/main_4
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3994046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q  macrocell43    875    875  3985039  RISE       1
\MIDI2_UART:BUART:txn\/main_4    macrocell40   2622   3497  3994046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3985039  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_2  macrocell43   2622   3497  3994046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3994047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3985039  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_2  macrocell41   2621   3496  3994047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3985039  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_3  macrocell42   2621   3496  3994047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3994056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell34    875    875  3988089  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell37   2612   3487  3994056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3994056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell34    875    875  3988089  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell38   2612   3487  3994056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3988089  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell32   2607   3482  3994061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell34    875    875  3988089  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell33   2607   3482  3994061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3988089  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell34   2607   3482  3994061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3988089  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell35   2607   3482  3994061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:txn\/q
Path End       : \UART_MIDITX:BUART:txn\/main_0
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3994368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:txn\/q       macrocell128    875    875  3994368  RISE       1
\UART_MIDITX:BUART:txn\/main_0  macrocell128   2300   3175  3994368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_status_3\/q
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3996469p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_status_3\/q       macrocell51     875    875  3996469  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_3  statusicell4   2306   3181  3996469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

