# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Time_Stamp_Controller.srcs/sources_1/new/FT_CNTR.vhd" \
"../../../../Time_Stamp_Controller.srcs/sim_1/new/FT_CNTR_SIM.vhd" \

# Do not sort compile order
nosort
