# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# File: D:\Workspaces\SVN\09_Material_Tower_2.0\ForTEST\CPLD_Liyang\CPLD\XMC4700_CPLD\MaterialTowerCPLD.csv
# Generated on: Wed Oct 11 14:43:35 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
A[6],Input,PIN_95,2,PIN_95,,,Minimum Current,
A[5],Input,PIN_94,2,PIN_94,,,Minimum Current,
A[4],Input,PIN_93,2,PIN_93,,,Minimum Current,
A[3],Input,PIN_88,2,PIN_88,,,Minimum Current,
A[2],Input,PIN_87,2,PIN_87,,,Minimum Current,
A[1],Input,PIN_86,2,PIN_86,,,Minimum Current,
A[0],Input,PIN_85,2,PIN_85,,,Minimum Current,
AD[7],Bidir,PIN_39,1,PIN_39,,,8mA,
AD[6],Bidir,PIN_38,1,PIN_38,,,8mA,
AD[5],Bidir,PIN_37,1,PIN_37,,,8mA,
AD[4],Bidir,PIN_32,1,PIN_32,,,8mA,
AD[3],Bidir,PIN_31,1,PIN_31,,,8mA,
AD[2],Bidir,PIN_30,1,PIN_30,,,8mA,
AD[1],Bidir,PIN_29,1,PIN_29,,,8mA,
AD[0],Bidir,PIN_28,1,PIN_28,,,8mA,
CAN1_RXD,Input,PIN_98,2,PIN_98,,,8mA,
CAN1_TXD,Output,PIN_97,2,PIN_97,,,8mA,
CAN2_RXD,Input,PIN_102,2,PIN_102,,,8mA,
CAN2_TXD,Output,PIN_101,2,PIN_101,,,8mA,
CC_CAN1_RXD,Output,PIN_119,2,PIN_119,,,Minimum Current,
CC_CAN1_TXD,Input,PIN_118,2,PIN_118,,,8mA,
CC_CAN2_RXD,Output,PIN_121,2,PIN_121,,,Minimum Current,
CC_CAN2_TXD,Input,PIN_120,2,PIN_120,,,8mA,
Clk,Input,PIN_18,1,PIN_18,,,,
CPLD_INT,Input,PIN_107,2,PIN_107,,,8mA,
DIP_SWITCH[3],Input,PIN_113,2,PIN_113,,,8mA,
DIP_SWITCH[2],Input,PIN_112,2,PIN_112,,,8mA,
DIP_SWITCH[1],Input,PIN_111,2,PIN_111,,,8mA,
DIP_SWITCH[0],Input,PIN_110,2,PIN_110,,,8mA,
EN_EDIF_CAN,Input,PIN_117,2,PIN_117,,,8mA,
ENC_1_A,Input,PIN_67,1,PIN_67,,,,
ENC_1_B,Input,PIN_68,1,PIN_68,,,,
ENC_1_DIR,Output,PIN_51,1,PIN_51,,,,
ENC_1_INX,Output,PIN_52,1,PIN_52,,,,
ENC_1_N,Input,PIN_69,1,PIN_69,,,,
ENC_1_PS,Output,PIN_49,1,PIN_49,,,,
ENC_2_A,Input,PIN_70,1,PIN_70,,,,
ENC_2_B,Input,PIN_71,1,PIN_71,,,,
ENC_2_DIR,Output,PIN_58,1,PIN_58,,,,
ENC_2_INX,Output,PIN_59,1,PIN_59,,,,
ENC_2_N,Input,PIN_72,1,PIN_72,,,,
ENC_2_PS,Output,PIN_55,1,PIN_55,,,,
ENC_ERR,Output,PIN_62,1,PIN_62,,,,
FAN_PULSE,Input,PIN_45,1,PIN_45,,,,
FAN_PWM,Output,PIN_44,1,PIN_44,,,,
FPGA_OK,Output,PIN_53,1,PIN_53,,,,
IO_Input0,Input,PIN_142,2,PIN_142,,,,
IO_Input1,Input,PIN_144,2,PIN_144,,,,
IO_Input2,Input,PIN_108,2,PIN_108,,,,
IO_Input8,Input,PIN_124,2,PIN_124,,,,
IO_Input9,Input,PIN_138,2,PIN_138,,,,
IO_Input10,Input,PIN_139,2,PIN_139,,,,
IO_Input11,Input,PIN_140,2,PIN_140,,,,
IO_Input12,Input,PIN_141,2,PIN_141,,,,
IO_Input13,Input,PIN_109,2,PIN_109,,,,
IO_Input16,Input,PIN_125,2,PIN_125,,,,
IO_Input17,Input,PIN_127,2,PIN_127,,,,
IO_Input18,Input,PIN_129,2,PIN_129,,,,
IO_Input19,Input,PIN_130,2,PIN_130,,,,
IO_Input20,Input,PIN_131,2,PIN_131,,,,
IO_Input21,Input,PIN_132,2,PIN_132,,,,
IO_Input22,Input,PIN_133,2,PIN_133,,,,
IO_Input23,Input,PIN_134,2,PIN_134,,,,
IO_Output[16],Output,PIN_61,1,PIN_61,,,,
IO_Output[15],Output,PIN_23,1,PIN_23,,,,
IO_Output[14],Output,PIN_22,1,PIN_22,,,,
IO_Output[13],Output,PIN_21,1,PIN_21,,,,
IO_Output[12],Output,PIN_16,1,PIN_16,,,,
IO_Output[11],Output,PIN_15,1,PIN_15,,,,
IO_Output[10],Output,PIN_14,1,PIN_14,,,,
IO_Output[9],Output,PIN_13,1,PIN_13,,,,
IO_Output[8],Output,PIN_12,1,PIN_12,,,,
IO_Output[7],Output,PIN_11,1,PIN_11,,,,
IO_Output[6],Output,PIN_7,1,PIN_7,,,,
IO_Output[5],Output,PIN_6,1,PIN_6,,,,
IO_Output[4],Output,PIN_5,1,PIN_5,,,,
IO_Output[3],Output,PIN_4,1,PIN_4,,,,
IO_Output[2],Output,PIN_3,1,PIN_3,,,,
IO_Output[1],Output,PIN_2,1,PIN_2,,,,
IO_Output[0],Output,PIN_1,1,PIN_1,,,,
LED_PWM,Output,PIN_42,1,PIN_42,,,,
nADV,Input,PIN_122,2,PIN_122,,,,
nCS,Input,PIN_114,2,PIN_114,,,,
nRD,Input,PIN_123,2,PIN_123,,,,
nWAIT,Input,PIN_74,2,PIN_74,,,,
nWR,Input,PIN_48,1,PIN_48,,,,
PIZZA_CALIBRATION,Output,PIN_43,1,PIN_43,,,,
PWM_LED,Input,PIN_73,2,PIN_73,,,,
RST,Input,PIN_60,1,PIN_60,,,,
SDCLKO,Input,PIN_91,2,PIN_91,,,,
Seg_LED[7],Output,PIN_84,2,PIN_84,,,,
Seg_LED[6],Output,PIN_81,2,PIN_81,,,,
Seg_LED[5],Output,PIN_80,2,PIN_80,,,,
Seg_LED[4],Output,PIN_79,2,PIN_79,,,,
Seg_LED[3],Output,PIN_78,2,PIN_78,,,,
Seg_LED[2],Output,PIN_77,2,PIN_77,,,,
Seg_LED[1],Output,PIN_76,2,PIN_76,,,,
Seg_LED[0],Output,PIN_75,2,PIN_75,,,,
