// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="toplevel,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc3s500efg320-4,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=16.157000,HLS_SYN_LAT=25170,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1037,HLS_SYN_LUT=2425}" *)

module toplevel (
        ap_clk,
        ap_rst,
        input_V_V_dout,
        input_V_V_empty_n,
        input_V_V_read,
        output_V_V_din,
        output_V_V_full_n,
        output_V_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 23'b1;
parameter    ap_ST_st2_fsm_1 = 23'b10;
parameter    ap_ST_st3_fsm_2 = 23'b100;
parameter    ap_ST_st4_fsm_3 = 23'b1000;
parameter    ap_ST_st5_fsm_4 = 23'b10000;
parameter    ap_ST_st6_fsm_5 = 23'b100000;
parameter    ap_ST_st7_fsm_6 = 23'b1000000;
parameter    ap_ST_st8_fsm_7 = 23'b10000000;
parameter    ap_ST_st9_fsm_8 = 23'b100000000;
parameter    ap_ST_st10_fsm_9 = 23'b1000000000;
parameter    ap_ST_st11_fsm_10 = 23'b10000000000;
parameter    ap_ST_st12_fsm_11 = 23'b100000000000;
parameter    ap_ST_st13_fsm_12 = 23'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 23'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 23'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 23'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 23'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 23'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 23'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 23'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 23'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 23'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 23'b10000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_10325476 = 32'b10000001100100101010001110110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_98BADCFE = 32'b10011000101110101101110011111110;
parameter    ap_const_lv32_EFCDAB89 = 32'b11101111110011011010101110001001;
parameter    ap_const_lv32_67452301 = 32'b1100111010001010010001100000001;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv8_80 = 8'b10000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv6_38 = 6'b111000;
parameter    ap_const_lv6_37 = 6'b110111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv10_6 = 10'b110;
parameter    ap_const_lv10_7 = 10'b111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input  [31:0] input_V_V_dout;
input   input_V_V_empty_n;
output   input_V_V_read;
output  [31:0] output_V_V_din;
input   output_V_V_full_n;
output   output_V_V_write;

reg input_V_V_read;
reg[31:0] output_V_V_din;
reg output_V_V_write;
reg   [31:0] initial_length_V = 32'b00000000000000000000000000000000;
reg   [8:0] msg_V_address0;
reg    msg_V_ce0;
reg    msg_V_we0;
reg   [7:0] msg_V_d0;
wire   [7:0] msg_V_q0;
reg   [8:0] msg_V_address1;
reg    msg_V_ce1;
reg    msg_V_we1;
reg   [7:0] msg_V_d1;
wire   [7:0] msg_V_q1;
reg   [31:0] h0_V = 32'b00000000000000000000000000000000;
reg   [31:0] h1_V = 32'b00000000000000000000000000000000;
reg   [31:0] h2_V = 32'b00000000000000000000000000000000;
reg   [31:0] h3_V = 32'b00000000000000000000000000000000;
reg   [3:0] w_V_address0;
reg    w_V_ce0;
reg    w_V_we0;
wire   [31:0] w_V_d0;
wire   [31:0] w_V_q0;
reg   [31:0] a_V = 32'b00000000000000000000000000000000;
reg   [31:0] b_V = 32'b00000000000000000000000000000000;
reg   [31:0] c_V = 32'b00000000000000000000000000000000;
reg   [31:0] d_V = 32'b00000000000000000000000000000000;
reg   [31:0] f_V = 32'b00000000000000000000000000000000;
wire   [5:0] k_V_address0;
reg    k_V_ce0;
wire   [31:0] k_V_q0;
wire   [5:0] r_V_address0;
reg    r_V_ce0;
wire   [4:0] r_V_q0;
wire   [4:0] i_1_fu_662_p2;
reg   [4:0] i_1_reg_1710;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm = 23'b1;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_100;
wire   [0:0] exitcond1_fu_656_p2;
reg    ap_sig_bdd_108;
reg   [31:0] tmp_V_4_reg_1716;
wire   [7:0] tmp_6_fu_668_p1;
reg   [7:0] tmp_6_reg_1723;
wire   [31:0] grp_fu_606_p2;
wire   [0:0] icmp_fu_682_p2;
wire   [31:0] op2_fu_748_p2;
reg   [31:0] op2_reg_1737;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_132;
reg   [7:0] phitmp_reg_1757;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_141;
wire   [0:0] icmp9_fu_774_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_152;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_160;
wire   [31:0] t_V_1_fu_804_p2;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_169;
wire   [31:0] t_V_3_fu_830_p2;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_178;
wire   [9:0] tmp_31_fu_850_p1;
reg   [9:0] tmp_31_reg_1791;
wire   [0:0] tmp_10_fu_836_p2;
reg   [7:0] phitmp3_i_reg_1801;
reg   [7:0] phitmp4_i_reg_1806;
reg   [2:0] tmp_25_reg_1811;
wire   [4:0] i_V_fu_1046_p2;
reg   [4:0] i_V_reg_1822;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_198;
wire   [9:0] p_0489_sum_fu_1066_p4;
reg   [9:0] p_0489_sum_reg_1827;
wire   [0:0] exitcond2_fu_1040_p2;
reg   [31:0] h0_V_load_reg_1843;
reg   [31:0] h1_V_load_reg_1848;
reg   [31:0] h2_V_load_reg_1853;
reg   [31:0] h3_V_load_reg_1858;
reg   [7:0] msg_V_load_reg_1863;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_225;
reg   [7:0] msg_V_load_1_reg_1868;
wire   [6:0] i_V_1_fu_1178_p2;
reg   [6:0] i_V_1_reg_1886;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_239;
wire   [0:0] exitcond_fu_1172_p2;
wire   [31:0] tmp_26_fu_1430_p2;
wire   [31:0] tmp_27_fu_1441_p2;
wire   [31:0] tmp_28_fu_1452_p2;
wire   [31:0] tmp_29_fu_1463_p2;
wire   [31:0] tmp_30_fu_1474_p2;
wire   [31:0] this_assign_3_fu_1496_p2;
reg   [31:0] this_assign_3_reg_1940;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_269;
reg   [4:0] r_V_load_reg_1946;
wire   [4:0] r_V_21_fu_1502_p2;
reg   [4:0] r_V_21_reg_1951;
reg   [31:0] initial_length_V_load_3_reg_419;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_280;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_288;
wire   [0:0] tmp_19_fu_794_p2;
reg   [4:0] i_reg_433;
reg   [31:0] initial_length_V_load2_reg_446;
reg   [31:0] initial_length_V_load5_reg_457;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_310;
wire   [0:0] icmp6_fu_754_p2;
reg   [31:0] initial_length_V_load7_reg_468;
reg   [31:0] storemerge_in_reg_480;
wire   [0:0] exitcond3_fu_814_p2;
reg   [31:0] storemerge1200_in_reg_490;
reg   [31:0] lhs_V_4_reg_500;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_338;
reg   [31:0] lhs_V_3_reg_512;
reg   [31:0] lhs_V_2_reg_524;
reg   [31:0] lhs_V_1_reg_536;
reg   [31:0] op2_1_reg_547;
reg   [4:0] t_V_6_reg_559;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_358;
wire   [0:0] tmp_18_fu_982_p2;
reg    ap_sig_bdd_364;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_374;
reg   [6:0] t_V_7_reg_571;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_384;
wire   [8:0] tmp_35_cast_fu_1364_p1;
reg   [8:0] storemerge1203_in_phi_fu_585_p6;
wire   [0:0] icmp1_fu_1194_p2;
wire   [0:0] icmp2_fu_1210_p2;
wire   [8:0] tmp_40_fu_1256_p2;
wire   [0:0] tmp_36_fu_1216_p2;
wire   [8:0] tmp_39_cast_fu_1305_p1;
wire   [3:0] r_V_10_fu_1369_p1;
reg   [3:0] storemerge2_phi_fu_596_p4;
wire   [3:0] tmp_49_fu_1404_p1;
wire   [63:0] tmp_2_fu_688_p1;
wire   [63:0] tmp_8_fu_760_p1;
wire   [63:0] tmp_16_fu_789_p1;
wire   [63:0] tmp_22_fu_799_p1;
wire   [63:0] tmp_7_fu_825_p1;
wire   [63:0] tmp_13_fu_841_p1;
wire   [63:0] tmp_14_fu_846_p1;
wire   [63:0] sum_i_cast_fu_883_p1;
wire  signed [63:0] sum2_i_cast_fu_923_p1;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_439;
wire  signed [63:0] sum4_i_cast_fu_933_p1;
wire  signed [63:0] p_sum_cast_fu_943_p1;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_450;
wire  signed [63:0] sum_i1_cast_fu_957_p1;
wire  signed [63:0] sum2_i1_cast_fu_967_p1;
wire  signed [63:0] sum4_i1_cast_fu_977_p1;
wire   [63:0] p_0489_sum_cast_fu_1076_p1;
wire   [63:0] sum_i21_cast_fu_1087_p1;
wire   [63:0] sum2_i22_cast_fu_1137_p1;
wire   [63:0] sum4_i23_cast_fu_1147_p1;
wire   [63:0] tmp_24_fu_1152_p1;
wire   [63:0] tmp_41_fu_1419_p1;
wire   [63:0] tmp_42_fu_1425_p1;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_474;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_484;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_493;
wire   [31:0] tmp_V_fu_1027_p5;
wire   [31:0] tmp_V_1_fu_1600_p5;
wire   [31:0] tmp_V_2_fu_1647_p5;
wire   [31:0] tmp_V_3_fu_1694_p5;
wire   [31:0] tmp_43_fu_1548_p2;
wire   [31:0] r_V_9_fu_1228_p2;
wire   [31:0] r_V_7_fu_1269_p2;
wire   [31:0] r_V_6_fu_1322_p2;
wire   [31:0] r_V_3_fu_1392_p2;
wire   [7:0] grp_fu_618_p4;
wire   [7:0] p_i_fu_857_p3;
wire   [7:0] p_i1_fu_948_p1;
wire   [7:0] tmp_11_fu_672_p4;
wire   [31:0] tmp_1_fu_728_p2;
wire   [5:0] tmp_fu_734_p1;
wire   [5:0] tmp_9_fu_738_p2;
wire   [31:0] tmp_3_fu_744_p1;
wire   [7:0] tmp_33_fu_765_p4;
wire   [5:0] tmp_15_fu_810_p1;
wire   [4:0] tmp_32_fu_853_p1;
wire   [9:0] sum_i_fu_877_p2;
wire   [9:0] sum2_i_fu_918_p2;
wire   [9:0] sum4_i_fu_928_p2;
wire   [9:0] p_sum_fu_938_p2;
wire   [9:0] sum_i1_fu_952_p2;
wire   [9:0] sum2_i1_fu_962_p2;
wire   [9:0] sum4_i1_fu_972_p2;
wire   [7:0] tmp_37_fu_993_p1;
wire   [7:0] p_1_i_fu_1007_p4;
wire   [7:0] p_2_i_fu_1017_p4;
wire   [7:0] p_3_i_fu_997_p4;
wire   [3:0] tmp_34_fu_1056_p4;
wire   [3:0] tmp_47_fu_1052_p1;
wire   [9:0] sum_i2_fu_1081_p2;
wire   [9:0] sum2_i2_fu_1132_p2;
wire   [9:0] sum4_i2_fu_1142_p2;
wire   [2:0] tmp_48_fu_1184_p4;
wire   [1:0] tmp_50_fu_1200_p4;
wire   [31:0] grp_fu_632_p2;
wire   [31:0] r_V_19_fu_1222_p2;
wire   [5:0] tmp_54_fu_1244_p1;
wire   [8:0] p_shl2_fu_1248_p3;
wire   [8:0] tmp_40_cast_fu_1240_p1;
wire   [31:0] tmp8_fu_1263_p2;
wire   [5:0] tmp_53_fu_1281_p1;
wire   [7:0] p_shl1_fu_1285_p3;
wire   [7:0] t_V_7_cast_fu_1168_p1;
wire   [7:0] tmp_38_fu_1293_p2;
wire   [7:0] tmp_39_fu_1299_p2;
wire   [31:0] r_V_18_fu_1316_p2;
wire   [31:0] r_V_17_fu_1310_p2;
wire   [6:0] tmp_52_fu_1338_p2;
wire   [5:0] tmp_51_fu_1334_p1;
wire   [5:0] tmp7_fu_1348_p2;
wire   [7:0] tmp7_cast_fu_1354_p1;
wire   [7:0] p_shl_cast_fu_1344_p1;
wire   [7:0] tmp_35_fu_1358_p2;
wire   [31:0] lhs_V_6_fu_1380_p2;
wire   [31:0] r_V_16_fu_1386_p2;
wire   [31:0] r_V_15_fu_1374_p2;
wire   [31:0] tmp11_fu_1490_p2;
wire   [31:0] tmp10_fu_1484_p2;
wire   [31:0] this_assign_4_fu_1526_p1;
wire   [31:0] tmp_55_i_cast_fu_1534_p1;
wire   [31:0] r_V_22_fu_1537_p2;
wire   [31:0] r_V_20_fu_1529_p2;
wire   [31:0] r_V_14_fu_1542_p2;
wire   [7:0] tmp_44_fu_1566_p1;
wire   [7:0] p_1_i1_fu_1580_p4;
wire   [7:0] p_2_i1_fu_1590_p4;
wire   [7:0] p_3_i1_fu_1570_p4;
wire   [7:0] tmp_45_fu_1613_p1;
wire   [7:0] p_1_i2_fu_1627_p4;
wire   [7:0] p_2_i2_fu_1637_p4;
wire   [7:0] p_3_i2_fu_1617_p4;
wire   [7:0] tmp_46_fu_1660_p1;
wire   [7:0] p_1_i3_fu_1674_p4;
wire   [7:0] p_2_i3_fu_1684_p4;
wire   [7:0] p_3_i3_fu_1664_p4;
reg   [22:0] ap_NS_fsm;
reg    ap_sig_bdd_1199;
reg    ap_sig_bdd_1201;
reg    ap_sig_bdd_1203;
reg    ap_sig_bdd_246;
reg    ap_sig_bdd_114;
reg    ap_sig_bdd_1208;
reg    ap_sig_bdd_1210;
reg    ap_sig_bdd_411;


toplevel_msg_V #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
msg_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( msg_V_address0 ),
    .ce0( msg_V_ce0 ),
    .we0( msg_V_we0 ),
    .d0( msg_V_d0 ),
    .q0( msg_V_q0 ),
    .address1( msg_V_address1 ),
    .ce1( msg_V_ce1 ),
    .we1( msg_V_we1 ),
    .d1( msg_V_d1 ),
    .q1( msg_V_q1 )
);

toplevel_w_V #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
w_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( w_V_address0 ),
    .ce0( w_V_ce0 ),
    .we0( w_V_we0 ),
    .d0( w_V_d0 ),
    .q0( w_V_q0 )
);

toplevel_k_V #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
k_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_V_address0 ),
    .ce0( k_V_ce0 ),
    .q0( k_V_q0 )
);

toplevel_r_V #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
r_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( r_V_address0 ),
    .ce0( r_V_ce0 ),
    .q0( r_V_q0 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        a_V <= d_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(ap_const_lv1_0 == exitcond2_fu_1040_p2))) begin
        a_V <= h0_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        b_V <= tmp_43_fu_1548_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(ap_const_lv1_0 == exitcond2_fu_1040_p2))) begin
        b_V <= h1_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        c_V <= b_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(ap_const_lv1_0 == exitcond2_fu_1040_p2))) begin
        c_V <= h2_V;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        d_V <= c_V;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(ap_const_lv1_0 == exitcond2_fu_1040_p2))) begin
        d_V <= h3_V;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_246) begin
        if (~(ap_const_lv1_0 == icmp1_fu_1194_p2)) begin
            f_V <= r_V_3_fu_1392_p2;
        end else if (ap_sig_bdd_1203) begin
            f_V <= r_V_6_fu_1322_p2;
        end else if (ap_sig_bdd_1201) begin
            f_V <= r_V_7_fu_1269_p2;
        end else if (ap_sig_bdd_1199) begin
            f_V <= r_V_9_fu_1228_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        h0_V <= tmp_26_fu_1430_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_108 & ~(exitcond1_fu_656_p2 == ap_const_lv1_0))) begin
        h0_V <= ap_const_lv32_67452301;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        h1_V <= tmp_27_fu_1441_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_108 & ~(exitcond1_fu_656_p2 == ap_const_lv1_0))) begin
        h1_V <= ap_const_lv32_EFCDAB89;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        h2_V <= tmp_28_fu_1452_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_108 & ~(exitcond1_fu_656_p2 == ap_const_lv1_0))) begin
        h2_V <= ap_const_lv32_98BADCFE;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        h3_V <= tmp_29_fu_1463_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_108 & ~(exitcond1_fu_656_p2 == ap_const_lv1_0))) begin
        h3_V <= ap_const_lv32_10325476;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_19_fu_794_p2)))) begin
        i_reg_433 <= i_1_reg_1710;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        i_reg_433 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_656_p2 == ap_const_lv1_0) & ~ap_sig_bdd_108 & (ap_const_lv1_0 == icmp_fu_682_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        initial_length_V <= grp_fu_606_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        initial_length_V <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_114) begin
        if (~(ap_const_lv1_0 == icmp_fu_682_p2)) begin
            initial_length_V_load2_reg_446 <= initial_length_V_load_3_reg_419;
        end else if ((ap_const_lv1_0 == icmp_fu_682_p2)) begin
            initial_length_V_load2_reg_446 <= grp_fu_606_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == icmp6_fu_754_p2))) begin
        initial_length_V_load5_reg_457 <= initial_length_V_load2_reg_446;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        initial_length_V_load5_reg_457 <= grp_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == icmp9_fu_774_p2))) begin
        initial_length_V_load7_reg_468 <= initial_length_V_load5_reg_457;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        initial_length_V_load7_reg_468 <= grp_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_19_fu_794_p2))) begin
        initial_length_V_load_3_reg_419 <= initial_length_V_load7_reg_468;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        initial_length_V_load_3_reg_419 <= grp_fu_606_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        initial_length_V_load_3_reg_419 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        lhs_V_1_reg_536 <= tmp_26_fu_1430_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        lhs_V_1_reg_536 <= ap_const_lv32_67452301;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        lhs_V_2_reg_524 <= tmp_27_fu_1441_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        lhs_V_2_reg_524 <= ap_const_lv32_EFCDAB89;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        lhs_V_3_reg_512 <= tmp_28_fu_1452_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        lhs_V_3_reg_512 <= ap_const_lv32_98BADCFE;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        lhs_V_4_reg_500 <= tmp_29_fu_1463_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        lhs_V_4_reg_500 <= ap_const_lv32_10325476;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & ~(ap_const_lv1_0 == exitcond_fu_1172_p2))) begin
        op2_1_reg_547 <= tmp_30_fu_1474_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        op2_1_reg_547 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(ap_const_lv1_0 == tmp_10_fu_836_p2))) begin
        storemerge1200_in_reg_490 <= t_V_3_fu_830_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & ~(ap_const_lv1_0 == exitcond3_fu_814_p2))) begin
        storemerge1200_in_reg_490 <= initial_length_V_load_3_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == exitcond3_fu_814_p2))) begin
        storemerge_in_reg_480 <= t_V_1_fu_804_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_108 & ~(exitcond1_fu_656_p2 == ap_const_lv1_0))) begin
        storemerge_in_reg_480 <= initial_length_V_load_3_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        t_V_6_reg_559 <= i_V_reg_1822;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ~ap_sig_bdd_364 & ~(ap_const_lv1_0 == tmp_18_fu_982_p2))) begin
        t_V_6_reg_559 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        t_V_7_reg_571 <= i_V_1_reg_1886;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(ap_const_lv1_0 == exitcond2_fu_1040_p2))) begin
        t_V_7_reg_571 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(ap_const_lv1_0 == exitcond2_fu_1040_p2))) begin
        h0_V_load_reg_1843 <= h0_V;
        h1_V_load_reg_1848 <= h1_V;
        h2_V_load_reg_1853 <= h2_V;
        h3_V_load_reg_1858 <= h3_V;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_108)) begin
        i_1_reg_1710 <= i_1_fu_662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        i_V_1_reg_1886 <= i_V_1_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        i_V_reg_1822 <= i_V_fu_1046_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        msg_V_load_1_reg_1868 <= msg_V_q0;
        msg_V_load_reg_1863 <= msg_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_108 & ~(exitcond1_fu_656_p2 == ap_const_lv1_0))) begin
        op2_reg_1737 <= op2_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & (ap_const_lv1_0 == exitcond2_fu_1040_p2))) begin
        p_0489_sum_reg_1827[9 : 2] <= p_0489_sum_fu_1066_p4[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == tmp_10_fu_836_p2))) begin
        phitmp3_i_reg_1801 <= {{initial_length_V_load_3_reg_419[ap_const_lv32_14 : ap_const_lv32_D]}};
        phitmp4_i_reg_1806 <= {{initial_length_V_load_3_reg_419[ap_const_lv32_1C : ap_const_lv32_15]}};
        tmp_25_reg_1811 <= {{initial_length_V_load_3_reg_419[ap_const_lv32_1F : ap_const_lv32_1D]}};
        tmp_31_reg_1791 <= tmp_31_fu_850_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == icmp9_fu_774_p2))) begin
        phitmp_reg_1757 <= {{tmp_V_4_reg_1716[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        r_V_21_reg_1951 <= r_V_21_fu_1502_p2;
        r_V_load_reg_1946 <= r_V_q0;
        this_assign_3_reg_1940 <= this_assign_3_fu_1496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_656_p2 == ap_const_lv1_0) & ~ap_sig_bdd_108)) begin
        tmp_6_reg_1723 <= tmp_6_fu_668_p1;
        tmp_V_4_reg_1716 <= input_V_V_dout;
    end
end

always @ (ap_sig_bdd_178) begin
    if (ap_sig_bdd_178) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_439) begin
    if (ap_sig_bdd_439) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_450) begin
    if (ap_sig_bdd_450) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_338) begin
    if (ap_sig_bdd_338) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_358) begin
    if (ap_sig_bdd_358) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_198) begin
    if (ap_sig_bdd_198) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_225) begin
    if (ap_sig_bdd_225) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_374) begin
    if (ap_sig_bdd_374) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_239) begin
    if (ap_sig_bdd_239) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_269) begin
    if (ap_sig_bdd_269) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_280) begin
    if (ap_sig_bdd_280) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_384) begin
    if (ap_sig_bdd_384) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_474) begin
    if (ap_sig_bdd_474) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_484) begin
    if (ap_sig_bdd_484) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_493) begin
    if (ap_sig_bdd_493) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_100) begin
    if (ap_sig_bdd_100) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_310) begin
    if (ap_sig_bdd_310) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_132) begin
    if (ap_sig_bdd_132) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_141) begin
    if (ap_sig_bdd_141) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_152) begin
    if (ap_sig_bdd_152) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_288) begin
    if (ap_sig_bdd_288) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_160) begin
    if (ap_sig_bdd_160) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_169) begin
    if (ap_sig_bdd_169) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond1_fu_656_p2 or ap_sig_bdd_108) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_656_p2 == ap_const_lv1_0) & ~ap_sig_bdd_108)) begin
        input_V_V_read = ap_const_logic_1;
    end else begin
        input_V_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st18_fsm_17) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        k_V_ce0 = ap_const_logic_1;
    end else begin
        k_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or tmp_10_fu_836_p2 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st13_fsm_12 or tmp_2_fu_688_p1 or tmp_8_fu_760_p1 or tmp_16_fu_789_p1 or tmp_22_fu_799_p1 or tmp_7_fu_825_p1 or tmp_13_fu_841_p1 or tmp_14_fu_846_p1 or ap_sig_cseq_ST_st11_fsm_10 or sum4_i_cast_fu_933_p1 or ap_sig_cseq_ST_st12_fsm_11 or sum_i1_cast_fu_957_p1 or sum4_i1_cast_fu_977_p1 or sum_i21_cast_fu_1087_p1 or sum4_i23_cast_fu_1147_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        msg_V_address0 = sum4_i1_cast_fu_977_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        msg_V_address0 = sum_i1_cast_fu_957_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        msg_V_address0 = sum4_i_cast_fu_933_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == tmp_10_fu_836_p2))) begin
        msg_V_address0 = tmp_14_fu_846_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(ap_const_lv1_0 == tmp_10_fu_836_p2))) begin
        msg_V_address0 = tmp_13_fu_841_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        msg_V_address0 = tmp_7_fu_825_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        msg_V_address0 = tmp_22_fu_799_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        msg_V_address0 = tmp_16_fu_789_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        msg_V_address0 = tmp_8_fu_760_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        msg_V_address0 = tmp_2_fu_688_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        msg_V_address0 = sum4_i23_cast_fu_1147_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        msg_V_address0 = sum_i21_cast_fu_1087_p1;
    end else begin
        msg_V_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st13_fsm_12 or sum_i_cast_fu_883_p1 or sum2_i_cast_fu_923_p1 or ap_sig_cseq_ST_st11_fsm_10 or p_sum_cast_fu_943_p1 or ap_sig_cseq_ST_st12_fsm_11 or sum2_i1_cast_fu_967_p1 or p_0489_sum_cast_fu_1076_p1 or sum2_i22_cast_fu_1137_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        msg_V_address1 = sum2_i1_cast_fu_967_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        msg_V_address1 = p_sum_cast_fu_943_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        msg_V_address1 = sum2_i_cast_fu_923_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        msg_V_address1 = sum_i_cast_fu_883_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        msg_V_address1 = sum2_i22_cast_fu_1137_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        msg_V_address1 = p_0489_sum_cast_fu_1076_p1;
    end else begin
        msg_V_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_bdd_108 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or tmp_10_fu_836_p2 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_108) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == tmp_10_fu_836_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(ap_const_lv1_0 == tmp_10_fu_836_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        msg_V_ce0 = ap_const_logic_1;
    end else begin
        msg_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        msg_V_ce1 = ap_const_logic_1;
    end else begin
        msg_V_ce1 = ap_const_logic_0;
    end
end

always @ (input_V_V_dout or ap_sig_cseq_ST_st2_fsm_1 or tmp_V_4_reg_1716 or tmp_6_reg_1723 or ap_sig_cseq_ST_st4_fsm_3 or phitmp_reg_1757 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or tmp_10_fu_836_p2 or phitmp4_i_reg_1806 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or p_i_fu_857_p3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        msg_V_d0 = phitmp4_i_reg_1806;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == tmp_10_fu_836_p2))) begin
        msg_V_d0 = p_i_fu_857_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(ap_const_lv1_0 == tmp_10_fu_836_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        msg_V_d0 = ap_const_lv8_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        msg_V_d0 = ap_const_lv8_80;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        msg_V_d0 = tmp_6_reg_1723;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        msg_V_d0 = phitmp_reg_1757;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        msg_V_d0 = {{tmp_V_4_reg_1716[ap_const_lv32_17 : ap_const_lv32_10]}};
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        msg_V_d0 = {{input_V_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
    end else begin
        msg_V_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st10_fsm_9 or phitmp3_i_reg_1801 or initial_length_V_load_3_reg_419 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or p_i1_fu_948_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        msg_V_d1 = ap_const_lv8_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        msg_V_d1 = p_i1_fu_948_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        msg_V_d1 = phitmp3_i_reg_1801;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        msg_V_d1 = {{initial_length_V_load_3_reg_419[ap_const_lv32_C : ap_const_lv32_5]}};
    end else begin
        msg_V_d1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond1_fu_656_p2 or ap_sig_bdd_108 or icmp_fu_682_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or tmp_10_fu_836_p2 or exitcond3_fu_814_p2 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_656_p2 == ap_const_lv1_0) & ~ap_sig_bdd_108 & (ap_const_lv1_0 == icmp_fu_682_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == tmp_10_fu_836_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & ~(ap_const_lv1_0 == exitcond3_fu_814_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(ap_const_lv1_0 == tmp_10_fu_836_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        msg_V_we0 = ap_const_logic_1;
    end else begin
        msg_V_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st10_fsm_9 or tmp_10_fu_836_p2 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == tmp_10_fu_836_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        msg_V_we1 = ap_const_logic_1;
    end else begin
        msg_V_we1 = ap_const_logic_0;
    end
end

always @ (output_V_V_full_n or ap_sig_cseq_ST_st14_fsm_13 or tmp_18_fu_982_p2 or ap_sig_bdd_364 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22 or tmp_V_fu_1027_p5 or tmp_V_1_fu_1600_p5 or tmp_V_2_fu_1647_p5 or tmp_V_3_fu_1694_p5) begin
    if ((~(output_V_V_full_n == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22))) begin
        output_V_V_din = tmp_V_3_fu_1694_p5;
    end else if ((~(output_V_V_full_n == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21))) begin
        output_V_V_din = tmp_V_2_fu_1647_p5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(output_V_V_full_n == ap_const_logic_0))) begin
        output_V_V_din = tmp_V_1_fu_1600_p5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (ap_const_lv1_0 == tmp_18_fu_982_p2) & ~ap_sig_bdd_364)) begin
        output_V_V_din = tmp_V_fu_1027_p5;
    end else begin
        output_V_V_din = 'bx;
    end
end

always @ (output_V_V_full_n or ap_sig_cseq_ST_st14_fsm_13 or tmp_18_fu_982_p2 or ap_sig_bdd_364 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st23_fsm_22) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (ap_const_lv1_0 == tmp_18_fu_982_p2) & ~ap_sig_bdd_364) | ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(output_V_V_full_n == ap_const_logic_0)) | (~(output_V_V_full_n == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) | (~(output_V_V_full_n == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)))) begin
        output_V_V_write = ap_const_logic_1;
    end else begin
        output_V_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st18_fsm_17) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        r_V_ce0 = ap_const_logic_1;
    end else begin
        r_V_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_35_cast_fu_1364_p1 or icmp2_fu_1210_p2 or tmp_40_fu_1256_p2 or tmp_39_cast_fu_1305_p1 or ap_sig_bdd_1208 or ap_sig_bdd_1210 or ap_sig_bdd_411) begin
    if (ap_sig_bdd_411) begin
        if (ap_sig_bdd_1210) begin
            storemerge1203_in_phi_fu_585_p6 = tmp_39_cast_fu_1305_p1;
        end else if (ap_sig_bdd_1208) begin
            storemerge1203_in_phi_fu_585_p6 = tmp_40_fu_1256_p2;
        end else if (~(ap_const_lv1_0 == icmp2_fu_1210_p2)) begin
            storemerge1203_in_phi_fu_585_p6 = tmp_35_cast_fu_1364_p1;
        end else begin
            storemerge1203_in_phi_fu_585_p6 = 'bx;
        end
    end else begin
        storemerge1203_in_phi_fu_585_p6 = 'bx;
    end
end

always @ (icmp1_fu_1194_p2 or r_V_10_fu_1369_p1 or tmp_49_fu_1404_p1 or ap_sig_bdd_246) begin
    if (ap_sig_bdd_246) begin
        if (~(ap_const_lv1_0 == icmp1_fu_1194_p2)) begin
            storemerge2_phi_fu_596_p4 = tmp_49_fu_1404_p1;
        end else if ((ap_const_lv1_0 == icmp1_fu_1194_p2)) begin
            storemerge2_phi_fu_596_p4 = r_V_10_fu_1369_p1;
        end else begin
            storemerge2_phi_fu_596_p4 = 'bx;
        end
    end else begin
        storemerge2_phi_fu_596_p4 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st17_fsm_16 or tmp_24_fu_1152_p1 or tmp_42_fu_1425_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        w_V_address0 = tmp_24_fu_1152_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        w_V_address0 = tmp_42_fu_1425_p1;
    end else begin
        w_V_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st18_fsm_17 or ap_sig_cseq_ST_st17_fsm_16) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        w_V_ce0 = ap_const_logic_1;
    end else begin
        w_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st17_fsm_16) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        w_V_we0 = ap_const_logic_1;
    end else begin
        w_V_we0 = ap_const_logic_0;
    end
end
always @ (output_V_V_full_n or ap_CS_fsm or exitcond1_fu_656_p2 or ap_sig_bdd_108 or icmp9_fu_774_p2 or tmp_10_fu_836_p2 or exitcond2_fu_1040_p2 or exitcond_fu_1172_p2 or tmp_19_fu_794_p2 or icmp6_fu_754_p2 or exitcond3_fu_814_p2 or tmp_18_fu_982_p2 or ap_sig_bdd_364) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((~ap_sig_bdd_108 & ~(exitcond1_fu_656_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else if (((exitcond1_fu_656_p2 == ap_const_lv1_0) & ~ap_sig_bdd_108)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == icmp6_fu_754_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(ap_const_lv1_0 == icmp9_fu_774_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == tmp_19_fu_794_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st9_fsm_8 : 
        begin
            if (~(ap_const_lv1_0 == exitcond3_fu_814_p2)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : 
        begin
            if (~(ap_const_lv1_0 == tmp_10_fu_836_p2)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            if ((~ap_sig_bdd_364 & ~(ap_const_lv1_0 == tmp_18_fu_982_p2))) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else if (((ap_const_lv1_0 == tmp_18_fu_982_p2) & ~ap_sig_bdd_364)) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : 
        begin
            if (~(ap_const_lv1_0 == exitcond2_fu_1040_p2)) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st18_fsm_17 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_1172_p2)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st21_fsm_20 : 
        begin
            if (~(output_V_V_full_n == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end
        end
        ap_ST_st22_fsm_21 : 
        begin
            if (~(output_V_V_full_n == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end else begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end
        end
        ap_ST_st23_fsm_22 : 
        begin
            if (~(output_V_V_full_n == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_100 = (ap_CS_fsm[ap_const_lv32_1] == ap_const_lv1_1);
end


always @ (input_V_V_empty_n or exitcond1_fu_656_p2) begin
    ap_sig_bdd_108 = ((input_V_V_empty_n == ap_const_logic_0) & (exitcond1_fu_656_p2 == ap_const_lv1_0));
end


always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond1_fu_656_p2 or ap_sig_bdd_108) begin
    ap_sig_bdd_114 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_656_p2 == ap_const_lv1_0) & ~ap_sig_bdd_108);
end


always @ (icmp1_fu_1194_p2 or icmp2_fu_1210_p2 or tmp_36_fu_1216_p2) begin
    ap_sig_bdd_1199 = ((ap_const_lv1_0 == icmp1_fu_1194_p2) & (ap_const_lv1_0 == icmp2_fu_1210_p2) & (ap_const_lv1_0 == tmp_36_fu_1216_p2));
end


always @ (icmp1_fu_1194_p2 or icmp2_fu_1210_p2 or tmp_36_fu_1216_p2) begin
    ap_sig_bdd_1201 = ((ap_const_lv1_0 == icmp1_fu_1194_p2) & (ap_const_lv1_0 == icmp2_fu_1210_p2) & ~(ap_const_lv1_0 == tmp_36_fu_1216_p2));
end


always @ (icmp1_fu_1194_p2 or icmp2_fu_1210_p2) begin
    ap_sig_bdd_1203 = ((ap_const_lv1_0 == icmp1_fu_1194_p2) & ~(ap_const_lv1_0 == icmp2_fu_1210_p2));
end


always @ (icmp2_fu_1210_p2 or tmp_36_fu_1216_p2) begin
    ap_sig_bdd_1208 = ((ap_const_lv1_0 == icmp2_fu_1210_p2) & (ap_const_lv1_0 == tmp_36_fu_1216_p2));
end


always @ (icmp2_fu_1210_p2 or tmp_36_fu_1216_p2) begin
    ap_sig_bdd_1210 = ((ap_const_lv1_0 == icmp2_fu_1210_p2) & ~(ap_const_lv1_0 == tmp_36_fu_1216_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_132 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_141 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_152 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_160 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_169 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_178 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_198 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_225 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_239 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_sig_cseq_ST_st18_fsm_17 or exitcond_fu_1172_p2) begin
    ap_sig_bdd_246 = ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & (ap_const_lv1_0 == exitcond_fu_1172_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_269 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_280 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_0]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_288 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_310 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_338 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_358 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (output_V_V_full_n or tmp_18_fu_982_p2) begin
    ap_sig_bdd_364 = ((output_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_18_fu_982_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_374 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_384 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_sig_cseq_ST_st18_fsm_17 or exitcond_fu_1172_p2 or icmp1_fu_1194_p2) begin
    ap_sig_bdd_411 = ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & (ap_const_lv1_0 == exitcond_fu_1172_p2) & (ap_const_lv1_0 == icmp1_fu_1194_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_439 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_450 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_474 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_484 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_493 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

assign exitcond1_fu_656_p2 = (i_reg_433 == ap_const_lv5_10? 1'b1: 1'b0);

assign exitcond2_fu_1040_p2 = (t_V_6_reg_559 == ap_const_lv5_10? 1'b1: 1'b0);

assign exitcond3_fu_814_p2 = (tmp_15_fu_810_p1 == ap_const_lv6_37? 1'b1: 1'b0);

assign exitcond_fu_1172_p2 = (t_V_7_reg_571 == ap_const_lv7_40? 1'b1: 1'b0);

assign grp_fu_606_p2 = (initial_length_V + ap_const_lv32_1);

assign grp_fu_618_p4 = {{tmp_V_4_reg_1716[ap_const_lv32_17 : ap_const_lv32_10]}};

assign grp_fu_632_p2 = (d_V ^ ap_const_lv32_FFFFFFFF);

assign i_1_fu_662_p2 = (i_reg_433 + ap_const_lv5_1);

assign i_V_1_fu_1178_p2 = (t_V_7_reg_571 + ap_const_lv7_1);

assign i_V_fu_1046_p2 = (t_V_6_reg_559 + ap_const_lv5_1);

assign icmp1_fu_1194_p2 = (tmp_48_fu_1184_p4 == ap_const_lv3_0? 1'b1: 1'b0);

assign icmp2_fu_1210_p2 = (tmp_50_fu_1200_p4 == ap_const_lv2_0? 1'b1: 1'b0);

assign icmp6_fu_754_p2 = (grp_fu_618_p4 == ap_const_lv8_0? 1'b1: 1'b0);

assign icmp9_fu_774_p2 = (tmp_33_fu_765_p4 == ap_const_lv8_0? 1'b1: 1'b0);

assign icmp_fu_682_p2 = (tmp_11_fu_672_p4 == ap_const_lv8_0? 1'b1: 1'b0);

assign k_V_address0 = tmp_41_fu_1419_p1;

assign lhs_V_6_fu_1380_p2 = (b_V ^ ap_const_lv32_FFFFFFFF);

assign op2_fu_748_p2 = (tmp_3_fu_744_p1 + tmp_1_fu_728_p2);

assign p_0489_sum_cast_fu_1076_p1 = p_0489_sum_fu_1066_p4;

assign p_0489_sum_fu_1066_p4 = {{{tmp_34_fu_1056_p4}, {tmp_47_fu_1052_p1}}, {ap_const_lv2_0}};

assign p_1_i1_fu_1580_p4 = {{lhs_V_2_reg_524[ap_const_lv32_F : ap_const_lv32_8]}};

assign p_1_i2_fu_1627_p4 = {{lhs_V_3_reg_512[ap_const_lv32_F : ap_const_lv32_8]}};

assign p_1_i3_fu_1674_p4 = {{lhs_V_4_reg_500[ap_const_lv32_F : ap_const_lv32_8]}};

assign p_1_i_fu_1007_p4 = {{lhs_V_1_reg_536[ap_const_lv32_F : ap_const_lv32_8]}};

assign p_2_i1_fu_1590_p4 = {{lhs_V_2_reg_524[ap_const_lv32_17 : ap_const_lv32_10]}};

assign p_2_i2_fu_1637_p4 = {{lhs_V_3_reg_512[ap_const_lv32_17 : ap_const_lv32_10]}};

assign p_2_i3_fu_1684_p4 = {{lhs_V_4_reg_500[ap_const_lv32_17 : ap_const_lv32_10]}};

assign p_2_i_fu_1017_p4 = {{lhs_V_1_reg_536[ap_const_lv32_17 : ap_const_lv32_10]}};

assign p_3_i1_fu_1570_p4 = {{lhs_V_2_reg_524[ap_const_lv32_1F : ap_const_lv32_18]}};

assign p_3_i2_fu_1617_p4 = {{lhs_V_3_reg_512[ap_const_lv32_1F : ap_const_lv32_18]}};

assign p_3_i3_fu_1664_p4 = {{lhs_V_4_reg_500[ap_const_lv32_1F : ap_const_lv32_18]}};

assign p_3_i_fu_997_p4 = {{lhs_V_1_reg_536[ap_const_lv32_1F : ap_const_lv32_18]}};

assign p_i1_fu_948_p1 = tmp_25_reg_1811;

assign p_i_fu_857_p3 = {{tmp_32_fu_853_p1}, {ap_const_lv3_0}};

assign p_shl1_fu_1285_p3 = {{tmp_53_fu_1281_p1}, {ap_const_lv2_0}};

assign p_shl2_fu_1248_p3 = {{tmp_54_fu_1244_p1}, {ap_const_lv3_0}};

assign p_shl_cast_fu_1344_p1 = tmp_52_fu_1338_p2;

assign p_sum_cast_fu_943_p1 = $signed(p_sum_fu_938_p2);

assign p_sum_fu_938_p2 = (ap_const_lv10_4 + tmp_31_reg_1791);

assign r_V_10_fu_1369_p1 = storemerge1203_in_phi_fu_585_p6[3:0];

assign r_V_14_fu_1542_p2 = (r_V_22_fu_1537_p2 | r_V_20_fu_1529_p2);

assign r_V_15_fu_1374_p2 = (c_V & b_V);

assign r_V_16_fu_1386_p2 = (d_V & lhs_V_6_fu_1380_p2);

assign r_V_17_fu_1310_p2 = (b_V & d_V);

assign r_V_18_fu_1316_p2 = (c_V & grp_fu_632_p2);

assign r_V_19_fu_1222_p2 = (b_V | grp_fu_632_p2);

assign r_V_20_fu_1529_p2 = this_assign_3_reg_1940 << this_assign_4_fu_1526_p1;

assign r_V_21_fu_1502_p2 = (ap_const_lv5_0 - r_V_q0);

assign r_V_22_fu_1537_p2 = this_assign_3_reg_1940 >> tmp_55_i_cast_fu_1534_p1;

assign r_V_3_fu_1392_p2 = (r_V_16_fu_1386_p2 | r_V_15_fu_1374_p2);

assign r_V_6_fu_1322_p2 = (r_V_18_fu_1316_p2 | r_V_17_fu_1310_p2);

assign r_V_7_fu_1269_p2 = (tmp8_fu_1263_p2 ^ c_V);

assign r_V_9_fu_1228_p2 = (c_V ^ r_V_19_fu_1222_p2);

assign r_V_address0 = tmp_41_fu_1419_p1;

assign sum2_i1_cast_fu_967_p1 = $signed(sum2_i1_fu_962_p2);

assign sum2_i1_fu_962_p2 = (ap_const_lv10_6 + tmp_31_reg_1791);

assign sum2_i22_cast_fu_1137_p1 = sum2_i2_fu_1132_p2;

assign sum2_i2_fu_1132_p2 = (p_0489_sum_reg_1827 | ap_const_lv10_2);

assign sum2_i_cast_fu_923_p1 = $signed(sum2_i_fu_918_p2);

assign sum2_i_fu_918_p2 = (ap_const_lv10_2 + tmp_31_reg_1791);

assign sum4_i1_cast_fu_977_p1 = $signed(sum4_i1_fu_972_p2);

assign sum4_i1_fu_972_p2 = (ap_const_lv10_7 + tmp_31_reg_1791);

assign sum4_i23_cast_fu_1147_p1 = sum4_i2_fu_1142_p2;

assign sum4_i2_fu_1142_p2 = (p_0489_sum_reg_1827 | ap_const_lv10_3);

assign sum4_i_cast_fu_933_p1 = $signed(sum4_i_fu_928_p2);

assign sum4_i_fu_928_p2 = (ap_const_lv10_3 + tmp_31_reg_1791);

assign sum_i1_cast_fu_957_p1 = $signed(sum_i1_fu_952_p2);

assign sum_i1_fu_952_p2 = (ap_const_lv10_5 + tmp_31_reg_1791);

assign sum_i21_cast_fu_1087_p1 = sum_i2_fu_1081_p2;

assign sum_i2_fu_1081_p2 = (p_0489_sum_fu_1066_p4 | ap_const_lv10_1);

assign sum_i_cast_fu_883_p1 = sum_i_fu_877_p2;

assign sum_i_fu_877_p2 = (ap_const_lv10_1 + tmp_31_fu_850_p1);

assign t_V_1_fu_804_p2 = (ap_const_lv32_1 + storemerge_in_reg_480);

assign t_V_3_fu_830_p2 = (storemerge1200_in_reg_490 + ap_const_lv32_1);

assign t_V_7_cast_fu_1168_p1 = t_V_7_reg_571;

assign this_assign_3_fu_1496_p2 = (tmp11_fu_1490_p2 + tmp10_fu_1484_p2);

assign this_assign_4_fu_1526_p1 = r_V_load_reg_1946;

assign tmp10_fu_1484_p2 = (a_V + k_V_q0);

assign tmp11_fu_1490_p2 = (f_V + w_V_q0);

assign tmp7_cast_fu_1354_p1 = tmp7_fu_1348_p2;

assign tmp7_fu_1348_p2 = (ap_const_lv6_1 + tmp_51_fu_1334_p1);

assign tmp8_fu_1263_p2 = (b_V ^ d_V);

assign tmp_10_fu_836_p2 = (t_V_3_fu_830_p2 < op2_reg_1737? 1'b1: 1'b0);

assign tmp_11_fu_672_p4 = {{input_V_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};

assign tmp_13_fu_841_p1 = t_V_3_fu_830_p2;

assign tmp_14_fu_846_p1 = op2_reg_1737;

assign tmp_15_fu_810_p1 = storemerge_in_reg_480[5:0];

assign tmp_16_fu_789_p1 = initial_length_V;

assign tmp_18_fu_982_p2 = (op2_1_reg_547 < op2_reg_1737? 1'b1: 1'b0);

assign tmp_19_fu_794_p2 = (tmp_6_reg_1723 == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_1_fu_728_p2 = (ap_const_lv32_1 + initial_length_V_load_3_reg_419);

assign tmp_22_fu_799_p1 = initial_length_V;

assign tmp_24_fu_1152_p1 = t_V_6_reg_559;

assign tmp_26_fu_1430_p2 = (h0_V_load_reg_1843 + a_V);

assign tmp_27_fu_1441_p2 = (h1_V_load_reg_1848 + b_V);

assign tmp_28_fu_1452_p2 = (h2_V_load_reg_1853 + c_V);

assign tmp_29_fu_1463_p2 = (h3_V_load_reg_1858 + d_V);

assign tmp_2_fu_688_p1 = initial_length_V;

assign tmp_30_fu_1474_p2 = (op2_1_reg_547 + ap_const_lv32_40);

assign tmp_31_fu_850_p1 = op2_reg_1737[9:0];

assign tmp_32_fu_853_p1 = initial_length_V_load_3_reg_419[4:0];

assign tmp_33_fu_765_p4 = {{tmp_V_4_reg_1716[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_34_fu_1056_p4 = {{op2_1_reg_547[ap_const_lv32_9 : ap_const_lv32_6]}};

assign tmp_35_cast_fu_1364_p1 = tmp_35_fu_1358_p2;

assign tmp_35_fu_1358_p2 = (tmp7_cast_fu_1354_p1 + p_shl_cast_fu_1344_p1);

assign tmp_36_fu_1216_p2 = (t_V_7_reg_571 < ap_const_lv7_30? 1'b1: 1'b0);

assign tmp_37_fu_993_p1 = lhs_V_1_reg_536[7:0];

assign tmp_38_fu_1293_p2 = (p_shl1_fu_1285_p3 - t_V_7_cast_fu_1168_p1);

assign tmp_39_cast_fu_1305_p1 = tmp_39_fu_1299_p2;

assign tmp_39_fu_1299_p2 = (ap_const_lv8_5 + tmp_38_fu_1293_p2);

assign tmp_3_fu_744_p1 = tmp_9_fu_738_p2;

assign tmp_40_cast_fu_1240_p1 = t_V_7_reg_571;

assign tmp_40_fu_1256_p2 = (p_shl2_fu_1248_p3 - tmp_40_cast_fu_1240_p1);

assign tmp_41_fu_1419_p1 = t_V_7_reg_571;

assign tmp_42_fu_1425_p1 = storemerge2_phi_fu_596_p4;

assign tmp_43_fu_1548_p2 = (b_V + r_V_14_fu_1542_p2);

assign tmp_44_fu_1566_p1 = lhs_V_2_reg_524[7:0];

assign tmp_45_fu_1613_p1 = lhs_V_3_reg_512[7:0];

assign tmp_46_fu_1660_p1 = lhs_V_4_reg_500[7:0];

assign tmp_47_fu_1052_p1 = t_V_6_reg_559[3:0];

assign tmp_48_fu_1184_p4 = {{t_V_7_reg_571[ap_const_lv32_6 : ap_const_lv32_4]}};

assign tmp_49_fu_1404_p1 = t_V_7_reg_571[3:0];

assign tmp_50_fu_1200_p4 = {{t_V_7_reg_571[ap_const_lv32_6 : ap_const_lv32_5]}};

assign tmp_51_fu_1334_p1 = t_V_7_reg_571[5:0];

assign tmp_52_fu_1338_p2 = t_V_7_reg_571 << ap_const_lv7_2;

assign tmp_53_fu_1281_p1 = t_V_7_reg_571[5:0];

assign tmp_54_fu_1244_p1 = t_V_7_reg_571[5:0];

assign tmp_55_i_cast_fu_1534_p1 = r_V_21_reg_1951;

assign tmp_6_fu_668_p1 = input_V_V_dout[7:0];

assign tmp_7_fu_825_p1 = initial_length_V_load_3_reg_419;

assign tmp_8_fu_760_p1 = initial_length_V;

assign tmp_9_fu_738_p2 = ($signed(ap_const_lv6_38) - $signed(tmp_fu_734_p1));

assign tmp_V_1_fu_1600_p5 = {{{{tmp_44_fu_1566_p1}, {p_1_i1_fu_1580_p4}}, {p_2_i1_fu_1590_p4}}, {p_3_i1_fu_1570_p4}};

assign tmp_V_2_fu_1647_p5 = {{{{tmp_45_fu_1613_p1}, {p_1_i2_fu_1627_p4}}, {p_2_i2_fu_1637_p4}}, {p_3_i2_fu_1617_p4}};

assign tmp_V_3_fu_1694_p5 = {{{{tmp_46_fu_1660_p1}, {p_1_i3_fu_1674_p4}}, {p_2_i3_fu_1684_p4}}, {p_3_i3_fu_1664_p4}};

assign tmp_V_fu_1027_p5 = {{{{tmp_37_fu_993_p1}, {p_1_i_fu_1007_p4}}, {p_2_i_fu_1017_p4}}, {p_3_i_fu_997_p4}};

assign tmp_fu_734_p1 = tmp_1_fu_728_p2[5:0];

assign w_V_d0 = {{{{msg_V_q0}, {msg_V_q1}}, {msg_V_load_1_reg_1868}}, {msg_V_load_reg_1863}};
always @ (posedge ap_clk) begin
    p_0489_sum_reg_1827[1:0] <= 2'b00;
end



endmodule //toplevel

