
---------- Begin Simulation Statistics ----------
final_tick                                   56582000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108323                       # Simulator instruction rate (inst/s)
host_mem_usage                                 645448                       # Number of bytes of host memory used
host_op_rate                                   127728                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                              364028933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       16823                       # Number of instructions simulated
sim_ops                                         19851                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000057                       # Number of seconds simulated
sim_ticks                                    56582000                       # Number of ticks simulated
system.cpu.committedInsts                       16823                       # Number of instructions committed
system.cpu.committedOps                         19851                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.363372                       # CPI: cycles per instruction
system.cpu.discardedOps                          2245                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           27400                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297321                       # IPC: instructions per cycle
system.cpu.numCycles                            56582                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   12779     64.37%     64.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                     90      0.45%     64.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd               178      0.90%     65.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                29      0.15%     65.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              205      1.03%     66.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult               89      0.45%     67.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc           163      0.82%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::MemRead                   3243     16.34%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3075     15.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    19851                       # Class of committed instruction
system.cpu.tickCycles                           29182                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           822                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4788                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3110                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               698                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2145                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1183                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             55.151515                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     465                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 87                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              189                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           80                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         6150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6171                       # number of overall hits
system.cpu.dcache.overall_hits::total            6171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          250                       # number of overall misses
system.cpu.dcache.overall_misses::total           250                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     15355000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     15355000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     15355000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     15355000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         6392                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6392                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         6421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6421                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038935                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038935                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63450.413223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63450.413223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        61420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        61420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          196                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12233000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12233000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029725                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029725                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030525                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030525                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62547.368421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62547.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62413.265306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62413.265306                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8516000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8516000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67587.301587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67587.301587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        65400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        65400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6839000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6839000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58956.896552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58956.896552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4036000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4036000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57657.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57657.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       349000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       349000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 58166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 58166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           122.324539                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.852041                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   122.324539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.119458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.119458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.191406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             13182                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            13182                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               14376                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               3476                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1961                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         5674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5674                       # number of overall hits
system.cpu.icache.overall_hits::total            5674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          478                       # number of overall misses
system.cpu.icache.overall_misses::total           478                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27437000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27437000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27437000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27437000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6152                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6152                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.077698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.077698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.077698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.077698                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57399.581590                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57399.581590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57399.581590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57399.581590                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          148                       # number of writebacks
system.cpu.icache.writebacks::total               148                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          478                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26481000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26481000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26481000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26481000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.077698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.077698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.077698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077698                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55399.581590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55399.581590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55399.581590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55399.581590                       # average overall mshr miss latency
system.cpu.icache.replacements                    148                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           478                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27437000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27437000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.077698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.077698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57399.581590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57399.581590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26481000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26481000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.077698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.077698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55399.581590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55399.581590                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           214.949014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6152                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.870293                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   214.949014                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.419822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.419822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12782                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12782                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     56582000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    16823                       # Number of Instructions committed
system.cpu.thread_0.numOps                      19851                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000045332750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 77                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        144                       # Number of write requests accepted
system.mem_ctrls.readBursts                       674                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      144                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    34                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  144                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.177697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.716720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     40.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.381380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   43136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    762.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      56565000                       # Total gap between requests
system.mem_ctrls.avgGap                      69150.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        27712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        12544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5248                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 489767063.730515003204                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 221695945.707115322351                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 92750344.632568657398                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          478                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          196                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          144                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11396750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      5846500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    590842250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23842.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29829.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4103071.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        12544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         43136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          478                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    540666643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    221695946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        762362589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    540666643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    540666643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    540666643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    221695946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       762362589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  629                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  82                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           49                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5449500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3145000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           17243250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8663.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27413.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 497                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 65                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   311.613793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   208.399629                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   295.339099                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           35     24.14%     24.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           39     26.90%     51.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           29     20.00%     71.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           16     11.03%     82.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            4      2.76%     84.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            3      2.07%     86.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            4      2.76%     89.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.69%     90.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           14      9.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 40256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               5248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              711.463009                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               92.750345                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          371280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1984920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        156600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     22076670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      3136800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      32218500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   569.412534                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      7973000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     46789000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          360525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2506140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        271440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     24048870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      1476000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      33658035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   594.854106                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      3649500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     51112500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                604                       # Transaction distribution
system.membus.trans_dist::WritebackClean          148                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           126                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1104                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          392                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1496                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        40064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   52608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               674                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.040059                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.196244                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     647     95.99%     95.99% # Request fanout histogram
system.membus.snoop_fanout::1                      27      4.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 674                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     56582000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1414000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2525250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1054000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
