# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab2-2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:15 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 17:44:15 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:15 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 17:44:15 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:15 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:44:15 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/compute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:15 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/compute.sv 
# -- Compiling module compute
# 
# Top level modules:
# 	compute
# End time: 17:44:15 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:15 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 17:44:15 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/control_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:15 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/control_8.sv 
# -- Compiling module control_8
# 
# Top level modules:
# 	control_8
# End time: 17:44:16 on Sep 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/register_unit_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:16 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/register_unit_8.sv 
# -- Compiling module register_unit_8
# 
# Top level modules:
# 	register_unit_8
# End time: 17:44:16 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2 {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:16 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2" C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv 
# -- Compiling module Processor_8
# 
# Top level modules:
# 	Processor_8
# End time: 17:44:16 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE\ 385/385-FA2022/Lab2/2.2/.. {C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/../testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:16 on Sep 08,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/.." C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/../testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:44:16 on Sep 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Simulation
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Simulation 
# Start time: 17:44:16 on Sep 08,2022
# ** Error: (vsim-3170) Could not find 'Simulation'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/output_files/rtl_work
#             C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/output_files/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab2-2_run_msim_rtl_verilog.do PAUSED at line 19
# End time: 17:45:48 on Sep 08,2022, Elapsed time: 0:01:32
# Errors: 1, Warnings: 0
