@W: MT530 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|Found inferred clock spi_rx|clk which controls 30 sequential elements including SPICTL.cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
