# EECS-399-Group-8-S16
Spring 2016 EE Senior Project: Frequency Response Analyzer

This is the combined repository for the FPGA code (verilog and vhdl) and eventually the host computer code (python with some dll wrappers).
