// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/19/2024 20:17:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Fetch (
	clk,
	reset,
	i_Freeze,
	i_Branch_Taken,
	i_Branch_Address,
	i_Branch_Result,
	o_Pc,
	o_Instruction,
	o_Prediction);
input 	clk;
input 	reset;
input 	i_Freeze;
input 	i_Branch_Taken;
input 	[6:0] i_Branch_Address;
input 	i_Branch_Result;
output 	[6:0] o_Pc;
output 	[26:0] o_Instruction;
output 	o_Prediction;

// Design Ports Information
// o_Pc[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Pc[1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Pc[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Pc[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Pc[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Pc[5]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Pc[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[2]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[4]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[5]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[7]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[8]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[9]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[10]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[11]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[12]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[13]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[14]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[15]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[16]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[17]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[18]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[19]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[20]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[21]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[22]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[23]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[24]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[25]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Instruction[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Prediction	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Freeze	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Address[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Taken	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Address[1]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Address[2]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Address[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Address[4]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Address[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Address[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Branch_Result	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Add0~1_sumout ;
wire \i_Branch_Address[0]~input_o ;
wire \reset~input_o ;
wire \i_Branch_Taken~input_o ;
wire \i_Freeze~input_o ;
wire \o_Pc[0]~reg0_q ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \i_Branch_Address[1]~input_o ;
wire \o_Pc[1]~reg0_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \i_Branch_Address[2]~input_o ;
wire \o_Pc[2]~reg0_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \i_Branch_Address[3]~input_o ;
wire \o_Pc[3]~reg0_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \i_Branch_Address[4]~input_o ;
wire \o_Pc[4]~reg0_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \i_Branch_Address[5]~input_o ;
wire \o_Pc[5]~reg0_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \i_Branch_Address[6]~input_o ;
wire \o_Pc[6]~reg0_q ;
wire \buffer_head~2_combout ;
wire \buffer_head[0]~feeder_combout ;
wire \~GND~combout ;
wire \buffer_head[1]~feeder_combout ;
wire \buffer_tail~0_combout ;
wire \Decoder1~2_combout ;
wire \buffer_valid~1_combout ;
wire \Decoder1~3_combout ;
wire \buffer_valid~0_combout ;
wire \Decoder1~1_combout ;
wire \buffer_valid~2_combout ;
wire \Mux0~0_combout ;
wire \buffer_tail[1]~1_combout ;
wire \Add3~0_combout ;
wire \Decoder1~0_combout ;
wire \buffer_valid~3_combout ;
wire \Mux1~0_combout ;
wire \buffer_head~3_combout ;
wire \comb~0_combout ;
wire \instr_buffer_rtl_0_bypass[0]~feeder_combout ;
wire \o_Instruction[22]~0_combout ;
wire \instr_buffer~0feeder_combout ;
wire \instr_buffer~0_q ;
wire \o_Instruction[22]~1_combout ;
wire \Instruction_Mem|o_Instruction[0]~feeder_combout ;
wire \instr_buffer_rtl_0_bypass[3]~DUPLICATE_q ;
wire \o_Instruction[22]~2_combout ;
wire \instr_buffer_rtl_0_bypass[5]~feeder_combout ;
wire \instr_buffer~28_combout ;
wire \instr_buffer~1_q ;
wire \i_Freeze~_wirecell_combout ;
wire \buffer_head~0_combout ;
wire \buffer_head~1_combout ;
wire \Instruction_Mem|o_Instruction[16]~feeder_combout ;
wire \Instruction_Mem|o_Instruction[17]~feeder_combout ;
wire \Instruction_Mem|o_Instruction[18]~feeder_combout ;
wire \Instruction_Mem|o_Instruction[19]~feeder_combout ;
wire \Instruction_Mem|o_Instruction[21]~feeder_combout ;
wire \Instruction_Mem|o_Instruction[24]~DUPLICATE_q ;
wire \Instruction_Mem|o_Instruction[25]~feeder_combout ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \o_Instruction~3_combout ;
wire \o_Instruction[0]~reg0_q ;
wire \instr_buffer~2_q ;
wire \instr_buffer_rtl_0_bypass[6]~feeder_combout ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a1 ;
wire \o_Instruction~4_combout ;
wire \o_Instruction[1]~reg0_q ;
wire \instr_buffer~3_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a2 ;
wire \o_Instruction~5_combout ;
wire \o_Instruction[2]~reg0_q ;
wire \instr_buffer~4_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a3 ;
wire \o_Instruction~6_combout ;
wire \o_Instruction[3]~reg0_q ;
wire \instr_buffer~5feeder_combout ;
wire \instr_buffer~5_q ;
wire \instr_buffer_rtl_0_bypass[9]~feeder_combout ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a4 ;
wire \o_Instruction~7_combout ;
wire \o_Instruction[4]~reg0_q ;
wire \instr_buffer~6_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a5 ;
wire \o_Instruction~8_combout ;
wire \o_Instruction[5]~reg0_q ;
wire \instr_buffer~7_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a6 ;
wire \o_Instruction~9_combout ;
wire \o_Instruction[6]~reg0_q ;
wire \instr_buffer_rtl_0_bypass[12]~feeder_combout ;
wire \instr_buffer~8feeder_combout ;
wire \instr_buffer~8_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a7 ;
wire \o_Instruction~10_combout ;
wire \o_Instruction[7]~reg0_q ;
wire \instr_buffer~9_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a8 ;
wire \o_Instruction~11_combout ;
wire \o_Instruction[8]~reg0_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a9 ;
wire \instr_buffer_rtl_0_bypass[14]~feeder_combout ;
wire \instr_buffer~10feeder_combout ;
wire \instr_buffer~10_q ;
wire \o_Instruction~12_combout ;
wire \o_Instruction[9]~reg0_q ;
wire \instr_buffer~11_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a10 ;
wire \o_Instruction~13_combout ;
wire \o_Instruction[10]~reg0_q ;
wire \instr_buffer~12feeder_combout ;
wire \instr_buffer~12_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a11 ;
wire \o_Instruction~14_combout ;
wire \o_Instruction[11]~reg0_q ;
wire \instr_buffer~13_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a12 ;
wire \o_Instruction~15_combout ;
wire \o_Instruction[12]~reg0_q ;
wire \instr_buffer~14feeder_combout ;
wire \instr_buffer~14_q ;
wire \instr_buffer_rtl_0_bypass[18]~feeder_combout ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a13 ;
wire \o_Instruction~16_combout ;
wire \o_Instruction[13]~reg0_q ;
wire \instr_buffer~15_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a14 ;
wire \o_Instruction~17_combout ;
wire \o_Instruction[14]~reg0_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a15 ;
wire \instr_buffer~16_q ;
wire \o_Instruction~18_combout ;
wire \o_Instruction[15]~reg0_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a16 ;
wire \instr_buffer~17feeder_combout ;
wire \instr_buffer~17_q ;
wire \o_Instruction~19_combout ;
wire \o_Instruction[16]~reg0_q ;
wire \instr_buffer~18feeder_combout ;
wire \instr_buffer~18_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a17 ;
wire \o_Instruction~20_combout ;
wire \o_Instruction[17]~reg0_q ;
wire \instr_buffer~19_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a18 ;
wire \o_Instruction~21_combout ;
wire \o_Instruction[18]~reg0_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a19 ;
wire \instr_buffer~20_q ;
wire \o_Instruction~22_combout ;
wire \o_Instruction[19]~reg0_q ;
wire \instr_buffer~21feeder_combout ;
wire \instr_buffer~21_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a20 ;
wire \o_Instruction~23_combout ;
wire \o_Instruction[20]~reg0_q ;
wire \instr_buffer~22_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a21 ;
wire \o_Instruction~24_combout ;
wire \o_Instruction[21]~reg0_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a22 ;
wire \instr_buffer_rtl_0_bypass[27]~feeder_combout ;
wire \instr_buffer~23feeder_combout ;
wire \instr_buffer~23_q ;
wire \o_Instruction~25_combout ;
wire \o_Instruction[22]~reg0_q ;
wire \instr_buffer~24_q ;
wire \instr_buffer_rtl_0_bypass[28]~feeder_combout ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a23 ;
wire \o_Instruction~26_combout ;
wire \o_Instruction[23]~reg0_q ;
wire \instr_buffer~25_q ;
wire \instr_buffer_rtl_0_bypass[29]~feeder_combout ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a24 ;
wire \o_Instruction~27_combout ;
wire \o_Instruction[24]~reg0_q ;
wire \instr_buffer~26_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a25 ;
wire \o_Instruction~28_combout ;
wire \o_Instruction[25]~reg0_q ;
wire \instr_buffer_rtl_0_bypass[31]~feeder_combout ;
wire \instr_buffer~27feeder_combout ;
wire \instr_buffer~27_q ;
wire \instr_buffer_rtl_0|auto_generated|ram_block1a26 ;
wire \o_Instruction~29_combout ;
wire \o_Instruction[26]~reg0_q ;
wire \i_Branch_Result~input_o ;
wire \branch_history~1_combout ;
wire \branch_history~0_combout ;
wire \o_Prediction~reg0_q ;
wire [1:0] branch_history;
wire [26:0] \Instruction_Mem|o_Instruction ;
wire [1:0] buffer_tail;
wire [0:31] instr_buffer_rtl_0_bypass;
wire [1:0] buffer_head;
wire [3:0] buffer_valid;
wire [26:0] \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a ;
wire [6:0] current_pc;

wire [39:0] \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \instr_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a1  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a2  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a3  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a4  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a5  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a6  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a7  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a8  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a9  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a10  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a11  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a12  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a13  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a14  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a15  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a16  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a17  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a18  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a19  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a20  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a21  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a22  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a23  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a24  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a25  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \instr_buffer_rtl_0|auto_generated|ram_block1a26  = \instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];

assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [0] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [1] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [2] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [3] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [4] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [5] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [6] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [7] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [8] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [9] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [10] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [11] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [12] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [13] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [14] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [15] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [16] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [17] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [18] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [19] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [20] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [21] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [22] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [23] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [24] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [25] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [26] = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \o_Pc[0]~output (
	.i(\o_Pc[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Pc[0]),
	.obar());
// synopsys translate_off
defparam \o_Pc[0]~output .bus_hold = "false";
defparam \o_Pc[0]~output .open_drain_output = "false";
defparam \o_Pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \o_Pc[1]~output (
	.i(\o_Pc[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Pc[1]),
	.obar());
// synopsys translate_off
defparam \o_Pc[1]~output .bus_hold = "false";
defparam \o_Pc[1]~output .open_drain_output = "false";
defparam \o_Pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \o_Pc[2]~output (
	.i(\o_Pc[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Pc[2]),
	.obar());
// synopsys translate_off
defparam \o_Pc[2]~output .bus_hold = "false";
defparam \o_Pc[2]~output .open_drain_output = "false";
defparam \o_Pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \o_Pc[3]~output (
	.i(\o_Pc[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Pc[3]),
	.obar());
// synopsys translate_off
defparam \o_Pc[3]~output .bus_hold = "false";
defparam \o_Pc[3]~output .open_drain_output = "false";
defparam \o_Pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \o_Pc[4]~output (
	.i(\o_Pc[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Pc[4]),
	.obar());
// synopsys translate_off
defparam \o_Pc[4]~output .bus_hold = "false";
defparam \o_Pc[4]~output .open_drain_output = "false";
defparam \o_Pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \o_Pc[5]~output (
	.i(\o_Pc[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Pc[5]),
	.obar());
// synopsys translate_off
defparam \o_Pc[5]~output .bus_hold = "false";
defparam \o_Pc[5]~output .open_drain_output = "false";
defparam \o_Pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \o_Pc[6]~output (
	.i(\o_Pc[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Pc[6]),
	.obar());
// synopsys translate_off
defparam \o_Pc[6]~output .bus_hold = "false";
defparam \o_Pc[6]~output .open_drain_output = "false";
defparam \o_Pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \o_Instruction[0]~output (
	.i(\o_Instruction[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[0]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[0]~output .bus_hold = "false";
defparam \o_Instruction[0]~output .open_drain_output = "false";
defparam \o_Instruction[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \o_Instruction[1]~output (
	.i(\o_Instruction[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[1]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[1]~output .bus_hold = "false";
defparam \o_Instruction[1]~output .open_drain_output = "false";
defparam \o_Instruction[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \o_Instruction[2]~output (
	.i(\o_Instruction[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[2]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[2]~output .bus_hold = "false";
defparam \o_Instruction[2]~output .open_drain_output = "false";
defparam \o_Instruction[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \o_Instruction[3]~output (
	.i(\o_Instruction[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[3]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[3]~output .bus_hold = "false";
defparam \o_Instruction[3]~output .open_drain_output = "false";
defparam \o_Instruction[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \o_Instruction[4]~output (
	.i(\o_Instruction[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[4]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[4]~output .bus_hold = "false";
defparam \o_Instruction[4]~output .open_drain_output = "false";
defparam \o_Instruction[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \o_Instruction[5]~output (
	.i(\o_Instruction[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[5]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[5]~output .bus_hold = "false";
defparam \o_Instruction[5]~output .open_drain_output = "false";
defparam \o_Instruction[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \o_Instruction[6]~output (
	.i(\o_Instruction[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[6]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[6]~output .bus_hold = "false";
defparam \o_Instruction[6]~output .open_drain_output = "false";
defparam \o_Instruction[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \o_Instruction[7]~output (
	.i(\o_Instruction[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[7]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[7]~output .bus_hold = "false";
defparam \o_Instruction[7]~output .open_drain_output = "false";
defparam \o_Instruction[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \o_Instruction[8]~output (
	.i(\o_Instruction[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[8]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[8]~output .bus_hold = "false";
defparam \o_Instruction[8]~output .open_drain_output = "false";
defparam \o_Instruction[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \o_Instruction[9]~output (
	.i(\o_Instruction[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[9]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[9]~output .bus_hold = "false";
defparam \o_Instruction[9]~output .open_drain_output = "false";
defparam \o_Instruction[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \o_Instruction[10]~output (
	.i(\o_Instruction[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[10]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[10]~output .bus_hold = "false";
defparam \o_Instruction[10]~output .open_drain_output = "false";
defparam \o_Instruction[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \o_Instruction[11]~output (
	.i(\o_Instruction[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[11]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[11]~output .bus_hold = "false";
defparam \o_Instruction[11]~output .open_drain_output = "false";
defparam \o_Instruction[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \o_Instruction[12]~output (
	.i(\o_Instruction[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[12]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[12]~output .bus_hold = "false";
defparam \o_Instruction[12]~output .open_drain_output = "false";
defparam \o_Instruction[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \o_Instruction[13]~output (
	.i(\o_Instruction[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[13]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[13]~output .bus_hold = "false";
defparam \o_Instruction[13]~output .open_drain_output = "false";
defparam \o_Instruction[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \o_Instruction[14]~output (
	.i(\o_Instruction[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[14]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[14]~output .bus_hold = "false";
defparam \o_Instruction[14]~output .open_drain_output = "false";
defparam \o_Instruction[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \o_Instruction[15]~output (
	.i(\o_Instruction[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[15]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[15]~output .bus_hold = "false";
defparam \o_Instruction[15]~output .open_drain_output = "false";
defparam \o_Instruction[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \o_Instruction[16]~output (
	.i(\o_Instruction[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[16]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[16]~output .bus_hold = "false";
defparam \o_Instruction[16]~output .open_drain_output = "false";
defparam \o_Instruction[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \o_Instruction[17]~output (
	.i(\o_Instruction[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[17]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[17]~output .bus_hold = "false";
defparam \o_Instruction[17]~output .open_drain_output = "false";
defparam \o_Instruction[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \o_Instruction[18]~output (
	.i(\o_Instruction[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[18]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[18]~output .bus_hold = "false";
defparam \o_Instruction[18]~output .open_drain_output = "false";
defparam \o_Instruction[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \o_Instruction[19]~output (
	.i(\o_Instruction[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[19]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[19]~output .bus_hold = "false";
defparam \o_Instruction[19]~output .open_drain_output = "false";
defparam \o_Instruction[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \o_Instruction[20]~output (
	.i(\o_Instruction[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[20]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[20]~output .bus_hold = "false";
defparam \o_Instruction[20]~output .open_drain_output = "false";
defparam \o_Instruction[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \o_Instruction[21]~output (
	.i(\o_Instruction[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[21]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[21]~output .bus_hold = "false";
defparam \o_Instruction[21]~output .open_drain_output = "false";
defparam \o_Instruction[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \o_Instruction[22]~output (
	.i(\o_Instruction[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[22]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[22]~output .bus_hold = "false";
defparam \o_Instruction[22]~output .open_drain_output = "false";
defparam \o_Instruction[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \o_Instruction[23]~output (
	.i(\o_Instruction[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[23]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[23]~output .bus_hold = "false";
defparam \o_Instruction[23]~output .open_drain_output = "false";
defparam \o_Instruction[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \o_Instruction[24]~output (
	.i(\o_Instruction[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[24]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[24]~output .bus_hold = "false";
defparam \o_Instruction[24]~output .open_drain_output = "false";
defparam \o_Instruction[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \o_Instruction[25]~output (
	.i(\o_Instruction[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[25]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[25]~output .bus_hold = "false";
defparam \o_Instruction[25]~output .open_drain_output = "false";
defparam \o_Instruction[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \o_Instruction[26]~output (
	.i(\o_Instruction[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Instruction[26]),
	.obar());
// synopsys translate_off
defparam \o_Instruction[26]~output .bus_hold = "false";
defparam \o_Instruction[26]~output .open_drain_output = "false";
defparam \o_Instruction[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \o_Prediction~output (
	.i(\o_Prediction~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Prediction),
	.obar());
// synopsys translate_off
defparam \o_Prediction~output .bus_hold = "false";
defparam \o_Prediction~output .open_drain_output = "false";
defparam \o_Prediction~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( current_pc[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( current_pc[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!current_pc[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \i_Branch_Address[0]~input (
	.i(i_Branch_Address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Address[0]~input_o ));
// synopsys translate_off
defparam \i_Branch_Address[0]~input .bus_hold = "false";
defparam \i_Branch_Address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \i_Branch_Taken~input (
	.i(i_Branch_Taken),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Taken~input_o ));
// synopsys translate_off
defparam \i_Branch_Taken~input .bus_hold = "false";
defparam \i_Branch_Taken~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \i_Freeze~input (
	.i(i_Freeze),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Freeze~input_o ));
// synopsys translate_off
defparam \i_Freeze~input .bus_hold = "false";
defparam \i_Freeze~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N2
dffeas \current_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(\i_Branch_Address[0]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_pc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \current_pc[0] .is_wysiwyg = "true";
defparam \current_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N25
dffeas \o_Pc[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(current_pc[0]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Pc[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Pc[0]~reg0 .is_wysiwyg = "true";
defparam \o_Pc[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( current_pc[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( current_pc[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!current_pc[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \i_Branch_Address[1]~input (
	.i(i_Branch_Address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Address[1]~input_o ));
// synopsys translate_off
defparam \i_Branch_Address[1]~input .bus_hold = "false";
defparam \i_Branch_Address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N5
dffeas \current_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(\i_Branch_Address[1]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \current_pc[1] .is_wysiwyg = "true";
defparam \current_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N49
dffeas \o_Pc[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(current_pc[1]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Pc[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Pc[1]~reg0 .is_wysiwyg = "true";
defparam \o_Pc[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( current_pc[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( current_pc[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!current_pc[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \i_Branch_Address[2]~input (
	.i(i_Branch_Address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Address[2]~input_o ));
// synopsys translate_off
defparam \i_Branch_Address[2]~input .bus_hold = "false";
defparam \i_Branch_Address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N8
dffeas \current_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(\i_Branch_Address[2]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \current_pc[2] .is_wysiwyg = "true";
defparam \current_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N34
dffeas \o_Pc[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(current_pc[2]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Pc[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Pc[2]~reg0 .is_wysiwyg = "true";
defparam \o_Pc[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( current_pc[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( current_pc[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!current_pc[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \i_Branch_Address[3]~input (
	.i(i_Branch_Address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Address[3]~input_o ));
// synopsys translate_off
defparam \i_Branch_Address[3]~input .bus_hold = "false";
defparam \i_Branch_Address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N11
dffeas \current_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(\i_Branch_Address[3]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \current_pc[3] .is_wysiwyg = "true";
defparam \current_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N37
dffeas \o_Pc[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(current_pc[3]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Pc[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Pc[3]~reg0 .is_wysiwyg = "true";
defparam \o_Pc[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( current_pc[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( current_pc[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!current_pc[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \i_Branch_Address[4]~input (
	.i(i_Branch_Address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Address[4]~input_o ));
// synopsys translate_off
defparam \i_Branch_Address[4]~input .bus_hold = "false";
defparam \i_Branch_Address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N14
dffeas \current_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(\i_Branch_Address[4]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \current_pc[4] .is_wysiwyg = "true";
defparam \current_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N31
dffeas \o_Pc[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(current_pc[4]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Pc[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Pc[4]~reg0 .is_wysiwyg = "true";
defparam \o_Pc[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( current_pc[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( current_pc[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!current_pc[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \i_Branch_Address[5]~input (
	.i(i_Branch_Address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Address[5]~input_o ));
// synopsys translate_off
defparam \i_Branch_Address[5]~input .bus_hold = "false";
defparam \i_Branch_Address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N17
dffeas \current_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(\i_Branch_Address[5]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \current_pc[5] .is_wysiwyg = "true";
defparam \current_pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N47
dffeas \o_Pc[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(current_pc[5]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Pc[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Pc[5]~reg0 .is_wysiwyg = "true";
defparam \o_Pc[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( current_pc[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!current_pc[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \i_Branch_Address[6]~input (
	.i(i_Branch_Address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Address[6]~input_o ));
// synopsys translate_off
defparam \i_Branch_Address[6]~input .bus_hold = "false";
defparam \i_Branch_Address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N20
dffeas \current_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(\i_Branch_Address[6]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \current_pc[6] .is_wysiwyg = "true";
defparam \current_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N40
dffeas \o_Pc[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(current_pc[6]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Pc[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Pc[6]~reg0 .is_wysiwyg = "true";
defparam \o_Pc[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N27
cyclonev_lcell_comb \buffer_head~2 (
// Equation(s):
// \buffer_head~2_combout  = ( buffer_head[0] & ( !\Mux1~0_combout  ) ) # ( !buffer_head[0] & ( \Mux1~0_combout  ) )

	.dataa(!\Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!buffer_head[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_head~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_head~2 .extended_lut = "off";
defparam \buffer_head~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \buffer_head~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N48
cyclonev_lcell_comb \buffer_head[0]~feeder (
// Equation(s):
// \buffer_head[0]~feeder_combout  = ( \buffer_head~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer_head~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_head[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_head[0]~feeder .extended_lut = "off";
defparam \buffer_head[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \buffer_head[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N50
dffeas \buffer_head[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_head[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer_head[0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_head[0] .is_wysiwyg = "true";
defparam \buffer_head[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N42
cyclonev_lcell_comb \buffer_head[1]~feeder (
// Equation(s):
// \buffer_head[1]~feeder_combout  = ( \buffer_head~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\buffer_head~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_head[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_head[1]~feeder .extended_lut = "off";
defparam \buffer_head[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \buffer_head[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N44
dffeas \buffer_head[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_head[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer_head[1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_head[1] .is_wysiwyg = "true";
defparam \buffer_head[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N27
cyclonev_lcell_comb \buffer_tail~0 (
// Equation(s):
// \buffer_tail~0_combout  = ( !buffer_tail[0] & ( !\i_Branch_Taken~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!buffer_tail[0]),
	.dataf(!\i_Branch_Taken~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_tail~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_tail~0 .extended_lut = "off";
defparam \buffer_tail~0 .lut_mask = 64'hFFFF000000000000;
defparam \buffer_tail~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N21
cyclonev_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = ( buffer_head[1] & ( (\Mux1~0_combout  & !buffer_head[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(!buffer_head[0]),
	.datae(gnd),
	.dataf(!buffer_head[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~2 .extended_lut = "off";
defparam \Decoder1~2 .lut_mask = 64'h000000000F000F00;
defparam \Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N18
cyclonev_lcell_comb \buffer_valid~1 (
// Equation(s):
// \buffer_valid~1_combout  = ( buffer_tail[1] & ( (!\Decoder1~2_combout  & ((!buffer_tail[0]) # (buffer_valid[2]))) ) ) # ( !buffer_tail[1] & ( (!\Decoder1~2_combout  & buffer_valid[2]) ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(gnd),
	.datac(!buffer_tail[0]),
	.datad(!buffer_valid[2]),
	.datae(gnd),
	.dataf(!buffer_tail[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_valid~1 .extended_lut = "off";
defparam \buffer_valid~1 .lut_mask = 64'h00AA00AAA0AAA0AA;
defparam \buffer_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N20
dffeas \buffer_valid[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_valid~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\i_Branch_Taken~input_o ),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer_valid[2]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_valid[2] .is_wysiwyg = "true";
defparam \buffer_valid[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N51
cyclonev_lcell_comb \Decoder1~3 (
// Equation(s):
// \Decoder1~3_combout  = ( buffer_head[1] & ( (\Mux1~0_combout  & buffer_head[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(!buffer_head[0]),
	.datae(gnd),
	.dataf(!buffer_head[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~3 .extended_lut = "off";
defparam \Decoder1~3 .lut_mask = 64'h00000000000F000F;
defparam \Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N48
cyclonev_lcell_comb \buffer_valid~0 (
// Equation(s):
// \buffer_valid~0_combout  = ( !\Decoder1~3_combout  & ( ((buffer_tail[1] & buffer_tail[0])) # (buffer_valid[3]) ) )

	.dataa(!buffer_tail[1]),
	.datab(gnd),
	.datac(!buffer_tail[0]),
	.datad(!buffer_valid[3]),
	.datae(gnd),
	.dataf(!\Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_valid~0 .extended_lut = "off";
defparam \buffer_valid~0 .lut_mask = 64'h05FF05FF00000000;
defparam \buffer_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N50
dffeas \buffer_valid[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\i_Branch_Taken~input_o ),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer_valid[3]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_valid[3] .is_wysiwyg = "true";
defparam \buffer_valid[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N33
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( !buffer_head[1] & ( (\Mux1~0_combout  & buffer_head[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(!buffer_head[0]),
	.datae(gnd),
	.dataf(!buffer_head[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'h000F000F00000000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N30
cyclonev_lcell_comb \buffer_valid~2 (
// Equation(s):
// \buffer_valid~2_combout  = ( !\Decoder1~1_combout  & ( ((!buffer_tail[1] & buffer_tail[0])) # (buffer_valid[1]) ) )

	.dataa(!buffer_tail[1]),
	.datab(gnd),
	.datac(!buffer_tail[0]),
	.datad(!buffer_valid[1]),
	.datae(gnd),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_valid~2 .extended_lut = "off";
defparam \buffer_valid~2 .lut_mask = 64'h0AFF0AFF00000000;
defparam \buffer_valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N32
dffeas \buffer_valid[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_valid~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\i_Branch_Taken~input_o ),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer_valid[1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_valid[1] .is_wysiwyg = "true";
defparam \buffer_valid[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N42
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( buffer_tail[0] & ( buffer_valid[1] & ( (!buffer_tail[1]) # (buffer_valid[3]) ) ) ) # ( !buffer_tail[0] & ( buffer_valid[1] & ( (!buffer_tail[1] & ((buffer_valid[0]))) # (buffer_tail[1] & (buffer_valid[2])) ) ) ) # ( buffer_tail[0] & ( 
// !buffer_valid[1] & ( (buffer_tail[1] & buffer_valid[3]) ) ) ) # ( !buffer_tail[0] & ( !buffer_valid[1] & ( (!buffer_tail[1] & ((buffer_valid[0]))) # (buffer_tail[1] & (buffer_valid[2])) ) ) )

	.dataa(!buffer_valid[2]),
	.datab(!buffer_tail[1]),
	.datac(!buffer_valid[3]),
	.datad(!buffer_valid[0]),
	.datae(!buffer_tail[0]),
	.dataf(!buffer_valid[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N3
cyclonev_lcell_comb \buffer_tail[1]~1 (
// Equation(s):
// \buffer_tail[1]~1_combout  = ( \Mux0~0_combout  & ( (!\i_Freeze~input_o  & \i_Branch_Taken~input_o ) ) ) # ( !\Mux0~0_combout  & ( !\i_Freeze~input_o  ) )

	.dataa(gnd),
	.datab(!\i_Freeze~input_o ),
	.datac(!\i_Branch_Taken~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_tail[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_tail[1]~1 .extended_lut = "off";
defparam \buffer_tail[1]~1 .lut_mask = 64'hCCCCCCCC0C0C0C0C;
defparam \buffer_tail[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N29
dffeas \buffer_tail[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_tail~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\buffer_tail[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer_tail[0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_tail[0] .is_wysiwyg = "true";
defparam \buffer_tail[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = ( !buffer_tail[1] & ( buffer_tail[0] ) ) # ( buffer_tail[1] & ( !buffer_tail[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!buffer_tail[1]),
	.dataf(!buffer_tail[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~0 .extended_lut = "off";
defparam \Add3~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N50
dffeas \buffer_tail[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\i_Branch_Taken~input_o ),
	.sload(gnd),
	.ena(\buffer_tail[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer_tail[1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_tail[1] .is_wysiwyg = "true";
defparam \buffer_tail[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N9
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !buffer_head[1] & ( (\Mux1~0_combout  & !buffer_head[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(!buffer_head[0]),
	.datae(gnd),
	.dataf(!buffer_head[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h0F000F0000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N6
cyclonev_lcell_comb \buffer_valid~3 (
// Equation(s):
// \buffer_valid~3_combout  = ( !\Decoder1~0_combout  & ( ((!buffer_tail[1] & !buffer_tail[0])) # (buffer_valid[0]) ) )

	.dataa(!buffer_tail[1]),
	.datab(gnd),
	.datac(!buffer_tail[0]),
	.datad(!buffer_valid[0]),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_valid~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_valid~3 .extended_lut = "off";
defparam \buffer_valid~3 .lut_mask = 64'hA0FFA0FF00000000;
defparam \buffer_valid~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N8
dffeas \buffer_valid[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_valid~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\i_Branch_Taken~input_o ),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(buffer_valid[0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer_valid[0] .is_wysiwyg = "true";
defparam \buffer_valid[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N18
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( buffer_valid[2] & ( buffer_valid[1] & ( (!buffer_head[0] & (((buffer_valid[0])) # (buffer_head[1]))) # (buffer_head[0] & ((!buffer_head[1]) # ((buffer_valid[3])))) ) ) ) # ( !buffer_valid[2] & ( buffer_valid[1] & ( (!buffer_head[0] & 
// (!buffer_head[1] & (buffer_valid[0]))) # (buffer_head[0] & ((!buffer_head[1]) # ((buffer_valid[3])))) ) ) ) # ( buffer_valid[2] & ( !buffer_valid[1] & ( (!buffer_head[0] & (((buffer_valid[0])) # (buffer_head[1]))) # (buffer_head[0] & (buffer_head[1] & 
// ((buffer_valid[3])))) ) ) ) # ( !buffer_valid[2] & ( !buffer_valid[1] & ( (!buffer_head[0] & (!buffer_head[1] & (buffer_valid[0]))) # (buffer_head[0] & (buffer_head[1] & ((buffer_valid[3])))) ) ) )

	.dataa(!buffer_head[0]),
	.datab(!buffer_head[1]),
	.datac(!buffer_valid[0]),
	.datad(!buffer_valid[3]),
	.datae(!buffer_valid[2]),
	.dataf(!buffer_valid[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N24
cyclonev_lcell_comb \buffer_head~3 (
// Equation(s):
// \buffer_head~3_combout  = ( buffer_head[0] & ( !\Mux1~0_combout  $ (!buffer_head[1]) ) ) # ( !buffer_head[0] & ( buffer_head[1] ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!buffer_head[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!buffer_head[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_head~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_head~3 .extended_lut = "off";
defparam \buffer_head~3 .lut_mask = 64'h3333333366666666;
defparam \buffer_head~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N26
dffeas \instr_buffer_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_head~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N29
dffeas \instr_buffer_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\buffer_head~2_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_Branch_Taken~input_o ),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N38
dffeas \instr_buffer_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(buffer_tail[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N39
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( !\i_Freeze~input_o  & ( !\Mux0~0_combout  & ( (!\i_Branch_Taken~input_o  & !\reset~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\i_Branch_Taken~input_o ),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\i_Freeze~input_o ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'hC0C0000000000000;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N54
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[0]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[0]~feeder_combout  = ( \comb~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[0]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer_rtl_0_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N56
dffeas \instr_buffer_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N6
cyclonev_lcell_comb \o_Instruction[22]~0 (
// Equation(s):
// \o_Instruction[22]~0_combout  = ( instr_buffer_rtl_0_bypass[1] & ( instr_buffer_rtl_0_bypass[0] & ( instr_buffer_rtl_0_bypass[2] ) ) ) # ( !instr_buffer_rtl_0_bypass[1] & ( instr_buffer_rtl_0_bypass[0] & ( !instr_buffer_rtl_0_bypass[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!instr_buffer_rtl_0_bypass[2]),
	.datad(gnd),
	.datae(!instr_buffer_rtl_0_bypass[1]),
	.dataf(!instr_buffer_rtl_0_bypass[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction[22]~0 .extended_lut = "off";
defparam \o_Instruction[22]~0 .lut_mask = 64'h00000000F0F00F0F;
defparam \o_Instruction[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N0
cyclonev_lcell_comb \instr_buffer~0feeder (
// Equation(s):
// \instr_buffer~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~0feeder .extended_lut = "off";
defparam \instr_buffer~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \instr_buffer~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N2
dffeas \instr_buffer~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~0 .is_wysiwyg = "true";
defparam \instr_buffer~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N58
dffeas \instr_buffer_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(buffer_tail[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N12
cyclonev_lcell_comb \o_Instruction[22]~1 (
// Equation(s):
// \o_Instruction[22]~1_combout  = ( instr_buffer_rtl_0_bypass[3] & ( (\Mux1~0_combout  & (((instr_buffer_rtl_0_bypass[4] & \o_Instruction[22]~0_combout )) # (\instr_buffer~0_q ))) ) ) # ( !instr_buffer_rtl_0_bypass[3] & ( (\Mux1~0_combout  & 
// (((!instr_buffer_rtl_0_bypass[4] & \o_Instruction[22]~0_combout )) # (\instr_buffer~0_q ))) ) )

	.dataa(!instr_buffer_rtl_0_bypass[4]),
	.datab(!\o_Instruction[22]~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(!\instr_buffer~0_q ),
	.datae(gnd),
	.dataf(!instr_buffer_rtl_0_bypass[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction[22]~1 .extended_lut = "off";
defparam \o_Instruction[22]~1 .lut_mask = 64'h020F020F010F010F;
defparam \o_Instruction[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({current_pc[6],current_pc[5],current_pc[4],current_pc[3],current_pc[2],current_pc[1],current_pc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instrMEM.mif";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Instruction_Memory:Instruction_Mem|instrROM:rom_instance|altsyncram:altsyncram_component|altsyncram_6nf1:auto_generated|ALTSYNCRAM";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 112;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 27;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010BB0000000BB021800008AA001000133BCA7000135BCA6000055500900000550020000353000000134BCA5000054";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "400900000440030000342000000132BCA4000134BB1B000054400900000440010000343000000137BB1A000057700900000770050000372000000136BB19000056600900000660020000365000000135BB18000055500900000550000000352000000134B98F000054400900000440030000341000000137B98E000057700900000770050000371000000136B98D000056600900000660010000365000000115B801000134B98C000054400900000440020000340000000131B803000135B802000055500900000550000000351000000134B801000054400900000440010000340000000130B00000000BB008000008700600017660050000B5001000003680";
defparam \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000D770020000A78003000018800C0000B800630000B90003000113A991000112A990000111A801000110A0000000BC006300012C90000000B9022400012B90000000B9022000012A90000000B9021C0000BC006300010BB0000000BB021800012A90000000B90214000180005800040AA00200020AA0030000C550000000A5400300008440010007800078000044100000003A00000000B40000000083325400008332540000833254000083325400008332540000833FF00000833FF00000833FF00000833FF00000833FF00000833FF00000833FF00000833FF00000833FF00000B300000000B2006400010110000000B1021000010000000000B00214";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N15
cyclonev_lcell_comb \Instruction_Mem|o_Instruction[0]~feeder (
// Equation(s):
// \Instruction_Mem|o_Instruction[0]~feeder_combout  = ( \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instruction_Mem|o_Instruction[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[0]~feeder .extended_lut = "off";
defparam \Instruction_Mem|o_Instruction[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instruction_Mem|o_Instruction[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N16
dffeas \Instruction_Mem|o_Instruction[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instruction_Mem|o_Instruction[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[0] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N59
dffeas \instr_buffer_rtl_0_bypass[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(buffer_tail[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer_rtl_0_bypass[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[3]~DUPLICATE .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N39
cyclonev_lcell_comb \o_Instruction[22]~2 (
// Equation(s):
// \o_Instruction[22]~2_combout  = ( instr_buffer_rtl_0_bypass[2] & ( \Mux1~0_combout  & ( (!instr_buffer_rtl_0_bypass[1]) # ((!instr_buffer_rtl_0_bypass[0]) # (!\instr_buffer_rtl_0_bypass[3]~DUPLICATE_q  $ (!instr_buffer_rtl_0_bypass[4]))) ) ) ) # ( 
// !instr_buffer_rtl_0_bypass[2] & ( \Mux1~0_combout  & ( ((!instr_buffer_rtl_0_bypass[0]) # (!\instr_buffer_rtl_0_bypass[3]~DUPLICATE_q  $ (!instr_buffer_rtl_0_bypass[4]))) # (instr_buffer_rtl_0_bypass[1]) ) ) )

	.dataa(!instr_buffer_rtl_0_bypass[1]),
	.datab(!\instr_buffer_rtl_0_bypass[3]~DUPLICATE_q ),
	.datac(!instr_buffer_rtl_0_bypass[4]),
	.datad(!instr_buffer_rtl_0_bypass[0]),
	.datae(!instr_buffer_rtl_0_bypass[2]),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction[22]~2 .extended_lut = "off";
defparam \o_Instruction[22]~2 .lut_mask = 64'h00000000FF7DFFBE;
defparam \o_Instruction[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N54
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[5]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[5]~feeder_combout  = ( \Instruction_Mem|o_Instruction [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N55
dffeas \instr_buffer_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N15
cyclonev_lcell_comb \instr_buffer~28 (
// Equation(s):
// \instr_buffer~28_combout  = ( !\i_Branch_Taken~input_o  & ( !\Mux0~0_combout  & ( (!buffer_tail[1] & (!\reset~input_o  & (!\i_Freeze~input_o  & !buffer_tail[0]))) ) ) )

	.dataa(!buffer_tail[1]),
	.datab(!\reset~input_o ),
	.datac(!\i_Freeze~input_o ),
	.datad(!buffer_tail[0]),
	.datae(!\i_Branch_Taken~input_o ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~28 .extended_lut = "off";
defparam \instr_buffer~28 .lut_mask = 64'h8000000000000000;
defparam \instr_buffer~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N49
dffeas \instr_buffer~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~1 .is_wysiwyg = "true";
defparam \instr_buffer~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N42
cyclonev_lcell_comb \i_Freeze~_wirecell (
// Equation(s):
// \i_Freeze~_wirecell_combout  = ( !\i_Freeze~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_Freeze~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_Freeze~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_Freeze~_wirecell .extended_lut = "off";
defparam \i_Freeze~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \i_Freeze~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N15
cyclonev_lcell_comb \buffer_head~0 (
// Equation(s):
// \buffer_head~0_combout  = ( !buffer_head[0] & ( \Mux1~0_combout  & ( !\i_Branch_Taken~input_o  ) ) ) # ( buffer_head[0] & ( !\Mux1~0_combout  & ( !\i_Branch_Taken~input_o  ) ) )

	.dataa(!\i_Branch_Taken~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!buffer_head[0]),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_head~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_head~0 .extended_lut = "off";
defparam \buffer_head~0 .lut_mask = 64'h0000AAAAAAAA0000;
defparam \buffer_head~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N42
cyclonev_lcell_comb \buffer_head~1 (
// Equation(s):
// \buffer_head~1_combout  = ( buffer_head[0] & ( \Mux1~0_combout  & ( (!buffer_head[1] & !\i_Branch_Taken~input_o ) ) ) ) # ( !buffer_head[0] & ( \Mux1~0_combout  & ( (buffer_head[1] & !\i_Branch_Taken~input_o ) ) ) ) # ( buffer_head[0] & ( !\Mux1~0_combout 
//  & ( (buffer_head[1] & !\i_Branch_Taken~input_o ) ) ) ) # ( !buffer_head[0] & ( !\Mux1~0_combout  & ( (buffer_head[1] & !\i_Branch_Taken~input_o ) ) ) )

	.dataa(gnd),
	.datab(!buffer_head[1]),
	.datac(!\i_Branch_Taken~input_o ),
	.datad(gnd),
	.datae(!buffer_head[0]),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer_head~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer_head~1 .extended_lut = "off";
defparam \buffer_head~1 .lut_mask = 64'h303030303030C0C0;
defparam \buffer_head~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N55
dffeas \Instruction_Mem|o_Instruction[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [1]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[1] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N2
dffeas \Instruction_Mem|o_Instruction[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [2]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[2] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N19
dffeas \Instruction_Mem|o_Instruction[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [3]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[3] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N22
dffeas \Instruction_Mem|o_Instruction[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [4]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[4] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N26
dffeas \Instruction_Mem|o_Instruction[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [5]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[5] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N28
dffeas \Instruction_Mem|o_Instruction[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [6]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[6] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N17
dffeas \Instruction_Mem|o_Instruction[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [7]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[7] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N4
dffeas \Instruction_Mem|o_Instruction[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [8]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[8] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N44
dffeas \Instruction_Mem|o_Instruction[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [9]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[9] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N46
dffeas \Instruction_Mem|o_Instruction[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [10]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[10] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N46
dffeas \Instruction_Mem|o_Instruction[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [11]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[11] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N58
dffeas \Instruction_Mem|o_Instruction[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [12]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[12] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N19
dffeas \Instruction_Mem|o_Instruction[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [13]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[13] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N19
dffeas \Instruction_Mem|o_Instruction[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [14]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[14] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N22
dffeas \Instruction_Mem|o_Instruction[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [15]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[15] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N21
cyclonev_lcell_comb \Instruction_Mem|o_Instruction[16]~feeder (
// Equation(s):
// \Instruction_Mem|o_Instruction[16]~feeder_combout  = ( \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instruction_Mem|o_Instruction[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[16]~feeder .extended_lut = "off";
defparam \Instruction_Mem|o_Instruction[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instruction_Mem|o_Instruction[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N22
dffeas \Instruction_Mem|o_Instruction[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instruction_Mem|o_Instruction[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[16] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N15
cyclonev_lcell_comb \Instruction_Mem|o_Instruction[17]~feeder (
// Equation(s):
// \Instruction_Mem|o_Instruction[17]~feeder_combout  = \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instruction_Mem|o_Instruction[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[17]~feeder .extended_lut = "off";
defparam \Instruction_Mem|o_Instruction[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Instruction_Mem|o_Instruction[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N16
dffeas \Instruction_Mem|o_Instruction[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instruction_Mem|o_Instruction[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[17] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N30
cyclonev_lcell_comb \Instruction_Mem|o_Instruction[18]~feeder (
// Equation(s):
// \Instruction_Mem|o_Instruction[18]~feeder_combout  = ( \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instruction_Mem|o_Instruction[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[18]~feeder .extended_lut = "off";
defparam \Instruction_Mem|o_Instruction[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instruction_Mem|o_Instruction[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N31
dffeas \Instruction_Mem|o_Instruction[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instruction_Mem|o_Instruction[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[18] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \Instruction_Mem|o_Instruction[19]~feeder (
// Equation(s):
// \Instruction_Mem|o_Instruction[19]~feeder_combout  = ( \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instruction_Mem|o_Instruction[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[19]~feeder .extended_lut = "off";
defparam \Instruction_Mem|o_Instruction[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instruction_Mem|o_Instruction[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N37
dffeas \Instruction_Mem|o_Instruction[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instruction_Mem|o_Instruction[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[19] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N34
dffeas \Instruction_Mem|o_Instruction[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [20]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[20] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N39
cyclonev_lcell_comb \Instruction_Mem|o_Instruction[21]~feeder (
// Equation(s):
// \Instruction_Mem|o_Instruction[21]~feeder_combout  = ( \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instruction_Mem|o_Instruction[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[21]~feeder .extended_lut = "off";
defparam \Instruction_Mem|o_Instruction[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instruction_Mem|o_Instruction[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N40
dffeas \Instruction_Mem|o_Instruction[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instruction_Mem|o_Instruction[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[21] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N32
dffeas \Instruction_Mem|o_Instruction[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [22]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[22] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N13
dffeas \Instruction_Mem|o_Instruction[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [23]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[23] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N31
dffeas \Instruction_Mem|o_Instruction[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [24]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[24]~DUPLICATE .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N33
cyclonev_lcell_comb \Instruction_Mem|o_Instruction[25]~feeder (
// Equation(s):
// \Instruction_Mem|o_Instruction[25]~feeder_combout  = ( \Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instruction_Mem|o_Instruction[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[25]~feeder .extended_lut = "off";
defparam \Instruction_Mem|o_Instruction[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instruction_Mem|o_Instruction[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N34
dffeas \Instruction_Mem|o_Instruction[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Instruction_Mem|o_Instruction[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[25] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N14
dffeas \Instruction_Mem|o_Instruction[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [26]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[26] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \instr_buffer_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\i_Freeze~_wirecell_combout ),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Instruction_Mem|o_Instruction [26],\Instruction_Mem|o_Instruction [25],\Instruction_Mem|o_Instruction[24]~DUPLICATE_q ,\Instruction_Mem|o_Instruction [23],\Instruction_Mem|o_Instruction [22],\Instruction_Mem|o_Instruction [21],
\Instruction_Mem|o_Instruction [20],\Instruction_Mem|o_Instruction [19],\Instruction_Mem|o_Instruction [18],\Instruction_Mem|o_Instruction [17],\Instruction_Mem|o_Instruction [16],\Instruction_Mem|o_Instruction [15],\Instruction_Mem|o_Instruction [14],\Instruction_Mem|o_Instruction [13],
\Instruction_Mem|o_Instruction [12],\Instruction_Mem|o_Instruction [11],\Instruction_Mem|o_Instruction [10],\Instruction_Mem|o_Instruction [9],\Instruction_Mem|o_Instruction [8],\Instruction_Mem|o_Instruction [7],\Instruction_Mem|o_Instruction [6],\Instruction_Mem|o_Instruction [5],
\Instruction_Mem|o_Instruction [4],\Instruction_Mem|o_Instruction [3],\Instruction_Mem|o_Instruction [2],\Instruction_Mem|o_Instruction [1],\Instruction_Mem|o_Instruction [0]}),
	.portaaddr({buffer_tail[1],buffer_tail[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\buffer_head~1_combout ,\buffer_head~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\instr_buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:instr_buffer_rtl_0|altsyncram_5fo1:auto_generated|ALTSYNCRAM";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 27;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 27;
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \instr_buffer_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N24
cyclonev_lcell_comb \o_Instruction~3 (
// Equation(s):
// \o_Instruction~3_combout  = ( \instr_buffer~1_q  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [0])) # (\o_Instruction[22]~1_combout  & 
// ((instr_buffer_rtl_0_bypass[5])))) # (\o_Instruction[22]~2_combout ) ) ) ) # ( !\instr_buffer~1_q  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [0] & 
// (!\o_Instruction[22]~2_combout ))) # (\o_Instruction[22]~1_combout  & (((instr_buffer_rtl_0_bypass[5]) # (\o_Instruction[22]~2_combout )))) ) ) ) # ( \instr_buffer~1_q  & ( !\instr_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\o_Instruction[22]~1_combout  & (((\o_Instruction[22]~2_combout )) # (\Instruction_Mem|o_Instruction [0]))) # (\o_Instruction[22]~1_combout  & (((!\o_Instruction[22]~2_combout  & instr_buffer_rtl_0_bypass[5])))) ) ) ) # ( !\instr_buffer~1_q  & ( 
// !\instr_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\o_Instruction[22]~2_combout  & ((!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [0])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[5]))))) ) ) )

	.dataa(!\o_Instruction[22]~1_combout ),
	.datab(!\Instruction_Mem|o_Instruction [0]),
	.datac(!\o_Instruction[22]~2_combout ),
	.datad(!instr_buffer_rtl_0_bypass[5]),
	.datae(!\instr_buffer~1_q ),
	.dataf(!\instr_buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~3 .extended_lut = "off";
defparam \o_Instruction~3 .lut_mask = 64'h20702A7A25752F7F;
defparam \o_Instruction~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N25
dffeas \o_Instruction[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[0]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N17
dffeas \instr_buffer~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~2 .is_wysiwyg = "true";
defparam \instr_buffer~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N36
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[6]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[6]~feeder_combout  = \Instruction_Mem|o_Instruction [1]

	.dataa(gnd),
	.datab(!\Instruction_Mem|o_Instruction [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[6]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \instr_buffer_rtl_0_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N37
dffeas \instr_buffer_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N12
cyclonev_lcell_comb \o_Instruction~4 (
// Equation(s):
// \o_Instruction~4_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a1  & ( \o_Instruction[22]~1_combout  & ( (instr_buffer_rtl_0_bypass[6]) # (\o_Instruction[22]~2_combout ) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a1  & ( 
// \o_Instruction[22]~1_combout  & ( (!\o_Instruction[22]~2_combout  & instr_buffer_rtl_0_bypass[6]) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a1  & ( !\o_Instruction[22]~1_combout  & ( (!\o_Instruction[22]~2_combout  & 
// ((\Instruction_Mem|o_Instruction [1]))) # (\o_Instruction[22]~2_combout  & (\instr_buffer~2_q )) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a1  & ( !\o_Instruction[22]~1_combout  & ( (!\o_Instruction[22]~2_combout  & 
// ((\Instruction_Mem|o_Instruction [1]))) # (\o_Instruction[22]~2_combout  & (\instr_buffer~2_q )) ) ) )

	.dataa(!\instr_buffer~2_q ),
	.datab(!\o_Instruction[22]~2_combout ),
	.datac(!\Instruction_Mem|o_Instruction [1]),
	.datad(!instr_buffer_rtl_0_bypass[6]),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\o_Instruction[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~4 .extended_lut = "off";
defparam \o_Instruction~4 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \o_Instruction~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N14
dffeas \o_Instruction[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[1]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N58
dffeas \instr_buffer_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N13
dffeas \instr_buffer~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~3 .is_wysiwyg = "true";
defparam \instr_buffer~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N12
cyclonev_lcell_comb \o_Instruction~5 (
// Equation(s):
// \o_Instruction~5_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a2  & ( \o_Instruction[22]~2_combout  & ( (\instr_buffer~3_q ) # (\o_Instruction[22]~1_combout ) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a2  & ( 
// \o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & \instr_buffer~3_q ) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a2  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & ((\Instruction_Mem|o_Instruction 
// [2]))) # (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[7])) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a2  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & ((\Instruction_Mem|o_Instruction [2]))) # 
// (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[7])) ) ) )

	.dataa(!instr_buffer_rtl_0_bypass[7]),
	.datab(!\o_Instruction[22]~1_combout ),
	.datac(!\Instruction_Mem|o_Instruction [2]),
	.datad(!\instr_buffer~3_q ),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~5 .extended_lut = "off";
defparam \o_Instruction~5 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \o_Instruction~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N13
dffeas \o_Instruction[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[2]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N34
dffeas \instr_buffer~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~4 .is_wysiwyg = "true";
defparam \instr_buffer~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N4
dffeas \instr_buffer_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N36
cyclonev_lcell_comb \o_Instruction~6 (
// Equation(s):
// \o_Instruction~6_combout  = ( \o_Instruction[22]~2_combout  & ( \o_Instruction[22]~1_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a3  ) ) ) # ( !\o_Instruction[22]~2_combout  & ( \o_Instruction[22]~1_combout  & ( instr_buffer_rtl_0_bypass[8] 
// ) ) ) # ( \o_Instruction[22]~2_combout  & ( !\o_Instruction[22]~1_combout  & ( \instr_buffer~4_q  ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\o_Instruction[22]~1_combout  & ( \Instruction_Mem|o_Instruction [3] ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [3]),
	.datab(!\instr_buffer~4_q ),
	.datac(!instr_buffer_rtl_0_bypass[8]),
	.datad(!\instr_buffer_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\o_Instruction[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~6 .extended_lut = "off";
defparam \o_Instruction~6 .lut_mask = 64'h555533330F0F00FF;
defparam \o_Instruction~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N37
dffeas \o_Instruction[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[3]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N6
cyclonev_lcell_comb \instr_buffer~5feeder (
// Equation(s):
// \instr_buffer~5feeder_combout  = ( \Instruction_Mem|o_Instruction [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~5feeder .extended_lut = "off";
defparam \instr_buffer~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N7
dffeas \instr_buffer~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~5 .is_wysiwyg = "true";
defparam \instr_buffer~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N39
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[9]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[9]~feeder_combout  = ( \Instruction_Mem|o_Instruction [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[9]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer_rtl_0_bypass[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N40
dffeas \instr_buffer_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N33
cyclonev_lcell_comb \o_Instruction~7 (
// Equation(s):
// \o_Instruction~7_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a4  & ( \o_Instruction[22]~2_combout  & ( (\instr_buffer~5_q ) # (\o_Instruction[22]~1_combout ) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a4  & ( 
// \o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & \instr_buffer~5_q ) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a4  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction 
// [4])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[9]))) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a4  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [4])) # 
// (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[9]))) ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [4]),
	.datab(!\o_Instruction[22]~1_combout ),
	.datac(!\instr_buffer~5_q ),
	.datad(!instr_buffer_rtl_0_bypass[9]),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~7 .extended_lut = "off";
defparam \o_Instruction~7 .lut_mask = 64'h447744770C0C3F3F;
defparam \o_Instruction~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N35
dffeas \o_Instruction[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[4]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N31
dffeas \instr_buffer~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~6 .is_wysiwyg = "true";
defparam \instr_buffer~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N1
dffeas \instr_buffer_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N0
cyclonev_lcell_comb \o_Instruction~8 (
// Equation(s):
// \o_Instruction~8_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a5  & ( \o_Instruction[22]~2_combout  & ( (\o_Instruction[22]~1_combout ) # (\instr_buffer~6_q ) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a5  & ( 
// \o_Instruction[22]~2_combout  & ( (\instr_buffer~6_q  & !\o_Instruction[22]~1_combout ) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a5  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction 
// [5])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[10]))) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a5  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [5])) # 
// (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[10]))) ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [5]),
	.datab(!\instr_buffer~6_q ),
	.datac(!instr_buffer_rtl_0_bypass[10]),
	.datad(!\o_Instruction[22]~1_combout ),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~8 .extended_lut = "off";
defparam \o_Instruction~8 .lut_mask = 64'h550F550F330033FF;
defparam \o_Instruction~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N1
dffeas \o_Instruction[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[5]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N29
dffeas \instr_buffer~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~7 .is_wysiwyg = "true";
defparam \instr_buffer~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N2
dffeas \instr_buffer_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N6
cyclonev_lcell_comb \o_Instruction~9 (
// Equation(s):
// \o_Instruction~9_combout  = ( instr_buffer_rtl_0_bypass[11] & ( \o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & (\instr_buffer~7_q )) # (\o_Instruction[22]~1_combout  & ((\instr_buffer_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( 
// !instr_buffer_rtl_0_bypass[11] & ( \o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & (\instr_buffer~7_q )) # (\o_Instruction[22]~1_combout  & ((\instr_buffer_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( instr_buffer_rtl_0_bypass[11] & 
// ( !\o_Instruction[22]~2_combout  & ( (\o_Instruction[22]~1_combout ) # (\Instruction_Mem|o_Instruction [6]) ) ) ) # ( !instr_buffer_rtl_0_bypass[11] & ( !\o_Instruction[22]~2_combout  & ( (\Instruction_Mem|o_Instruction [6] & !\o_Instruction[22]~1_combout 
// ) ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [6]),
	.datab(!\instr_buffer~7_q ),
	.datac(!\instr_buffer_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\o_Instruction[22]~1_combout ),
	.datae(!instr_buffer_rtl_0_bypass[11]),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~9 .extended_lut = "off";
defparam \o_Instruction~9 .lut_mask = 64'h550055FF330F330F;
defparam \o_Instruction~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N7
dffeas \o_Instruction[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[6]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N54
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[12]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[12]~feeder_combout  = \Instruction_Mem|o_Instruction [7]

	.dataa(gnd),
	.datab(!\Instruction_Mem|o_Instruction [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \instr_buffer_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N55
dffeas \instr_buffer_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N24
cyclonev_lcell_comb \instr_buffer~8feeder (
// Equation(s):
// \instr_buffer~8feeder_combout  = ( \Instruction_Mem|o_Instruction [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~8feeder .extended_lut = "off";
defparam \instr_buffer~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N25
dffeas \instr_buffer~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~8 .is_wysiwyg = "true";
defparam \instr_buffer~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N48
cyclonev_lcell_comb \o_Instruction~10 (
// Equation(s):
// \o_Instruction~10_combout  = ( \o_Instruction[22]~2_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a7  & ( (\instr_buffer~8_q ) # (\o_Instruction[22]~1_combout ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( 
// \instr_buffer_rtl_0|auto_generated|ram_block1a7  & ( (!\o_Instruction[22]~1_combout  & ((\Instruction_Mem|o_Instruction [7]))) # (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[12])) ) ) ) # ( \o_Instruction[22]~2_combout  & ( 
// !\instr_buffer_rtl_0|auto_generated|ram_block1a7  & ( (!\o_Instruction[22]~1_combout  & \instr_buffer~8_q ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\instr_buffer_rtl_0|auto_generated|ram_block1a7  & ( (!\o_Instruction[22]~1_combout  & 
// ((\Instruction_Mem|o_Instruction [7]))) # (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[12])) ) ) )

	.dataa(!instr_buffer_rtl_0_bypass[12]),
	.datab(!\Instruction_Mem|o_Instruction [7]),
	.datac(!\o_Instruction[22]~1_combout ),
	.datad(!\instr_buffer~8_q ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\instr_buffer_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~10 .extended_lut = "off";
defparam \o_Instruction~10 .lut_mask = 64'h353500F035350FFF;
defparam \o_Instruction~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N49
dffeas \o_Instruction[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[7]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N10
dffeas \instr_buffer_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N13
dffeas \instr_buffer~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~9 .is_wysiwyg = "true";
defparam \instr_buffer~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N57
cyclonev_lcell_comb \o_Instruction~11 (
// Equation(s):
// \o_Instruction~11_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a8  & ( \o_Instruction[22]~1_combout  & ( (\o_Instruction[22]~2_combout ) # (instr_buffer_rtl_0_bypass[13]) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a8  & ( 
// \o_Instruction[22]~1_combout  & ( (instr_buffer_rtl_0_bypass[13] & !\o_Instruction[22]~2_combout ) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a8  & ( !\o_Instruction[22]~1_combout  & ( (!\o_Instruction[22]~2_combout  & 
// (\Instruction_Mem|o_Instruction [8])) # (\o_Instruction[22]~2_combout  & ((\instr_buffer~9_q ))) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a8  & ( !\o_Instruction[22]~1_combout  & ( (!\o_Instruction[22]~2_combout  & 
// (\Instruction_Mem|o_Instruction [8])) # (\o_Instruction[22]~2_combout  & ((\instr_buffer~9_q ))) ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [8]),
	.datab(!instr_buffer_rtl_0_bypass[13]),
	.datac(!\o_Instruction[22]~2_combout ),
	.datad(!\instr_buffer~9_q ),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\o_Instruction[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~11 .extended_lut = "off";
defparam \o_Instruction~11 .lut_mask = 64'h505F505F30303F3F;
defparam \o_Instruction~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N58
dffeas \o_Instruction[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[8]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N45
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[14]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[14]~feeder_combout  = \Instruction_Mem|o_Instruction [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction_Mem|o_Instruction [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \instr_buffer_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N46
dffeas \instr_buffer_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N3
cyclonev_lcell_comb \instr_buffer~10feeder (
// Equation(s):
// \instr_buffer~10feeder_combout  = \Instruction_Mem|o_Instruction [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction_Mem|o_Instruction [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~10feeder .extended_lut = "off";
defparam \instr_buffer~10feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \instr_buffer~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N4
dffeas \instr_buffer~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~10 .is_wysiwyg = "true";
defparam \instr_buffer~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N18
cyclonev_lcell_comb \o_Instruction~12 (
// Equation(s):
// \o_Instruction~12_combout  = ( \o_Instruction[22]~2_combout  & ( \instr_buffer~10_q  & ( (!\o_Instruction[22]~1_combout ) # (\instr_buffer_rtl_0|auto_generated|ram_block1a9 ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( \instr_buffer~10_q  & ( 
// (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [9])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[14]))) ) ) ) # ( \o_Instruction[22]~2_combout  & ( !\instr_buffer~10_q  & ( 
// (\instr_buffer_rtl_0|auto_generated|ram_block1a9  & \o_Instruction[22]~1_combout ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\instr_buffer~10_q  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [9])) # 
// (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[14]))) ) ) )

	.dataa(!\instr_buffer_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\Instruction_Mem|o_Instruction [9]),
	.datac(!instr_buffer_rtl_0_bypass[14]),
	.datad(!\o_Instruction[22]~1_combout ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\instr_buffer~10_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~12 .extended_lut = "off";
defparam \o_Instruction~12 .lut_mask = 64'h330F0055330FFF55;
defparam \o_Instruction~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N19
dffeas \o_Instruction[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[9]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N10
dffeas \instr_buffer~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~11 .is_wysiwyg = "true";
defparam \instr_buffer~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N56
dffeas \instr_buffer_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N42
cyclonev_lcell_comb \o_Instruction~13 (
// Equation(s):
// \o_Instruction~13_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a10  & ( \o_Instruction[22]~2_combout  & ( (\o_Instruction[22]~1_combout ) # (\instr_buffer~11_q ) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a10  & ( 
// \o_Instruction[22]~2_combout  & ( (\instr_buffer~11_q  & !\o_Instruction[22]~1_combout ) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a10  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & ((\Instruction_Mem|o_Instruction 
// [10]))) # (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[15])) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a10  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & ((\Instruction_Mem|o_Instruction [10]))) # 
// (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[15])) ) ) )

	.dataa(!\instr_buffer~11_q ),
	.datab(!\o_Instruction[22]~1_combout ),
	.datac(!instr_buffer_rtl_0_bypass[15]),
	.datad(!\Instruction_Mem|o_Instruction [10]),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a10 ),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~13 .extended_lut = "off";
defparam \o_Instruction~13 .lut_mask = 64'h03CF03CF44447777;
defparam \o_Instruction~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N43
dffeas \o_Instruction[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[10]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N27
cyclonev_lcell_comb \instr_buffer~12feeder (
// Equation(s):
// \instr_buffer~12feeder_combout  = ( \Instruction_Mem|o_Instruction [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~12feeder .extended_lut = "off";
defparam \instr_buffer~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N28
dffeas \instr_buffer~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~12 .is_wysiwyg = "true";
defparam \instr_buffer~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N26
dffeas \instr_buffer_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N15
cyclonev_lcell_comb \o_Instruction~14 (
// Equation(s):
// \o_Instruction~14_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a11  & ( \o_Instruction[22]~2_combout  & ( (\o_Instruction[22]~1_combout ) # (\instr_buffer~12_q ) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a11  & ( 
// \o_Instruction[22]~2_combout  & ( (\instr_buffer~12_q  & !\o_Instruction[22]~1_combout ) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a11  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction 
// [11])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[16]))) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a11  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [11])) # 
// (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[16]))) ) ) )

	.dataa(!\instr_buffer~12_q ),
	.datab(!\Instruction_Mem|o_Instruction [11]),
	.datac(!\o_Instruction[22]~1_combout ),
	.datad(!instr_buffer_rtl_0_bypass[16]),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~14 .extended_lut = "off";
defparam \o_Instruction~14 .lut_mask = 64'h303F303F50505F5F;
defparam \o_Instruction~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N17
dffeas \o_Instruction[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[11]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N31
dffeas \instr_buffer_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N1
dffeas \instr_buffer~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~13 .is_wysiwyg = "true";
defparam \instr_buffer~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N48
cyclonev_lcell_comb \o_Instruction~15 (
// Equation(s):
// \o_Instruction~15_combout  = ( \o_Instruction[22]~2_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a12  & ( (\o_Instruction[22]~1_combout ) # (\instr_buffer~13_q ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( 
// \instr_buffer_rtl_0|auto_generated|ram_block1a12  & ( (!\o_Instruction[22]~1_combout  & ((\Instruction_Mem|o_Instruction [12]))) # (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[17])) ) ) ) # ( \o_Instruction[22]~2_combout  & ( 
// !\instr_buffer_rtl_0|auto_generated|ram_block1a12  & ( (\instr_buffer~13_q  & !\o_Instruction[22]~1_combout ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\instr_buffer_rtl_0|auto_generated|ram_block1a12  & ( (!\o_Instruction[22]~1_combout  & 
// ((\Instruction_Mem|o_Instruction [12]))) # (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[17])) ) ) )

	.dataa(!instr_buffer_rtl_0_bypass[17]),
	.datab(!\Instruction_Mem|o_Instruction [12]),
	.datac(!\instr_buffer~13_q ),
	.datad(!\o_Instruction[22]~1_combout ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\instr_buffer_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~15 .extended_lut = "off";
defparam \o_Instruction~15 .lut_mask = 64'h33550F0033550FFF;
defparam \o_Instruction~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N49
dffeas \o_Instruction[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[12]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N24
cyclonev_lcell_comb \instr_buffer~14feeder (
// Equation(s):
// \instr_buffer~14feeder_combout  = ( \Instruction_Mem|o_Instruction [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~14feeder .extended_lut = "off";
defparam \instr_buffer~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N26
dffeas \instr_buffer~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~14 .is_wysiwyg = "true";
defparam \instr_buffer~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N33
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[18]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[18]~feeder_combout  = \Instruction_Mem|o_Instruction [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction_Mem|o_Instruction [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \instr_buffer_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N35
dffeas \instr_buffer_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N48
cyclonev_lcell_comb \o_Instruction~16 (
// Equation(s):
// \o_Instruction~16_combout  = ( \o_Instruction[22]~1_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a13  & ( (\o_Instruction[22]~2_combout ) # (instr_buffer_rtl_0_bypass[18]) ) ) ) # ( !\o_Instruction[22]~1_combout  & ( 
// \instr_buffer_rtl_0|auto_generated|ram_block1a13  & ( (!\o_Instruction[22]~2_combout  & ((\Instruction_Mem|o_Instruction [13]))) # (\o_Instruction[22]~2_combout  & (\instr_buffer~14_q )) ) ) ) # ( \o_Instruction[22]~1_combout  & ( 
// !\instr_buffer_rtl_0|auto_generated|ram_block1a13  & ( (instr_buffer_rtl_0_bypass[18] & !\o_Instruction[22]~2_combout ) ) ) ) # ( !\o_Instruction[22]~1_combout  & ( !\instr_buffer_rtl_0|auto_generated|ram_block1a13  & ( (!\o_Instruction[22]~2_combout  & 
// ((\Instruction_Mem|o_Instruction [13]))) # (\o_Instruction[22]~2_combout  & (\instr_buffer~14_q )) ) ) )

	.dataa(!\instr_buffer~14_q ),
	.datab(!\Instruction_Mem|o_Instruction [13]),
	.datac(!instr_buffer_rtl_0_bypass[18]),
	.datad(!\o_Instruction[22]~2_combout ),
	.datae(!\o_Instruction[22]~1_combout ),
	.dataf(!\instr_buffer_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~16 .extended_lut = "off";
defparam \o_Instruction~16 .lut_mask = 64'h33550F0033550FFF;
defparam \o_Instruction~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N50
dffeas \o_Instruction[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[13]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N55
dffeas \instr_buffer~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~15 .is_wysiwyg = "true";
defparam \instr_buffer~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N59
dffeas \instr_buffer_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N18
cyclonev_lcell_comb \o_Instruction~17 (
// Equation(s):
// \o_Instruction~17_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a14  & ( \o_Instruction[22]~2_combout  & ( (\o_Instruction[22]~1_combout ) # (\instr_buffer~15_q ) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a14  & ( 
// \o_Instruction[22]~2_combout  & ( (\instr_buffer~15_q  & !\o_Instruction[22]~1_combout ) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a14  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & ((\Instruction_Mem|o_Instruction 
// [14]))) # (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[19])) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a14  & ( !\o_Instruction[22]~2_combout  & ( (!\o_Instruction[22]~1_combout  & ((\Instruction_Mem|o_Instruction [14]))) # 
// (\o_Instruction[22]~1_combout  & (instr_buffer_rtl_0_bypass[19])) ) ) )

	.dataa(!\instr_buffer~15_q ),
	.datab(!instr_buffer_rtl_0_bypass[19]),
	.datac(!\Instruction_Mem|o_Instruction [14]),
	.datad(!\o_Instruction[22]~1_combout ),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~17 .extended_lut = "off";
defparam \o_Instruction~17 .lut_mask = 64'h0F330F33550055FF;
defparam \o_Instruction~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N19
dffeas \o_Instruction[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[14]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N41
dffeas \instr_buffer_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N58
dffeas \instr_buffer~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~16 .is_wysiwyg = "true";
defparam \instr_buffer~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N24
cyclonev_lcell_comb \o_Instruction~18 (
// Equation(s):
// \o_Instruction~18_combout  = ( \o_Instruction[22]~2_combout  & ( \instr_buffer~16_q  & ( (!\o_Instruction[22]~1_combout ) # (\instr_buffer_rtl_0|auto_generated|ram_block1a15 ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( \instr_buffer~16_q  & ( 
// (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [15])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[20]))) ) ) ) # ( \o_Instruction[22]~2_combout  & ( !\instr_buffer~16_q  & ( (\o_Instruction[22]~1_combout  & 
// \instr_buffer_rtl_0|auto_generated|ram_block1a15 ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\instr_buffer~16_q  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [15])) # (\o_Instruction[22]~1_combout  & 
// ((instr_buffer_rtl_0_bypass[20]))) ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [15]),
	.datab(!instr_buffer_rtl_0_bypass[20]),
	.datac(!\o_Instruction[22]~1_combout ),
	.datad(!\instr_buffer_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\instr_buffer~16_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~18 .extended_lut = "off";
defparam \o_Instruction~18 .lut_mask = 64'h5353000F5353F0FF;
defparam \o_Instruction~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N26
dffeas \o_Instruction[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[15]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N27
cyclonev_lcell_comb \instr_buffer~17feeder (
// Equation(s):
// \instr_buffer~17feeder_combout  = \Instruction_Mem|o_Instruction [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction_Mem|o_Instruction [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~17feeder .extended_lut = "off";
defparam \instr_buffer~17feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \instr_buffer~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N28
dffeas \instr_buffer~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~17 .is_wysiwyg = "true";
defparam \instr_buffer~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N38
dffeas \instr_buffer_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N45
cyclonev_lcell_comb \o_Instruction~19 (
// Equation(s):
// \o_Instruction~19_combout  = ( \instr_buffer~17_q  & ( instr_buffer_rtl_0_bypass[21] & ( (!\o_Instruction[22]~2_combout  & (((\Instruction_Mem|o_Instruction [16]) # (\o_Instruction[22]~1_combout )))) # (\o_Instruction[22]~2_combout  & 
// (((!\o_Instruction[22]~1_combout )) # (\instr_buffer_rtl_0|auto_generated|ram_block1a16 ))) ) ) ) # ( !\instr_buffer~17_q  & ( instr_buffer_rtl_0_bypass[21] & ( (!\o_Instruction[22]~2_combout  & (((\Instruction_Mem|o_Instruction [16]) # 
// (\o_Instruction[22]~1_combout )))) # (\o_Instruction[22]~2_combout  & (\instr_buffer_rtl_0|auto_generated|ram_block1a16  & (\o_Instruction[22]~1_combout ))) ) ) ) # ( \instr_buffer~17_q  & ( !instr_buffer_rtl_0_bypass[21] & ( 
// (!\o_Instruction[22]~2_combout  & (((!\o_Instruction[22]~1_combout  & \Instruction_Mem|o_Instruction [16])))) # (\o_Instruction[22]~2_combout  & (((!\o_Instruction[22]~1_combout )) # (\instr_buffer_rtl_0|auto_generated|ram_block1a16 ))) ) ) ) # ( 
// !\instr_buffer~17_q  & ( !instr_buffer_rtl_0_bypass[21] & ( (!\o_Instruction[22]~2_combout  & (((!\o_Instruction[22]~1_combout  & \Instruction_Mem|o_Instruction [16])))) # (\o_Instruction[22]~2_combout  & (\instr_buffer_rtl_0|auto_generated|ram_block1a16  
// & (\o_Instruction[22]~1_combout ))) ) ) )

	.dataa(!\instr_buffer_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\o_Instruction[22]~2_combout ),
	.datac(!\o_Instruction[22]~1_combout ),
	.datad(!\Instruction_Mem|o_Instruction [16]),
	.datae(!\instr_buffer~17_q ),
	.dataf(!instr_buffer_rtl_0_bypass[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~19 .extended_lut = "off";
defparam \o_Instruction~19 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \o_Instruction~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N46
dffeas \o_Instruction[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[16]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N40
dffeas \instr_buffer_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N57
cyclonev_lcell_comb \instr_buffer~18feeder (
// Equation(s):
// \instr_buffer~18feeder_combout  = \Instruction_Mem|o_Instruction [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction_Mem|o_Instruction [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~18feeder .extended_lut = "off";
defparam \instr_buffer~18feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \instr_buffer~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N59
dffeas \instr_buffer~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~18 .is_wysiwyg = "true";
defparam \instr_buffer~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N48
cyclonev_lcell_comb \o_Instruction~20 (
// Equation(s):
// \o_Instruction~20_combout  = ( \o_Instruction[22]~2_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a17  & ( (\instr_buffer~18_q ) # (\o_Instruction[22]~1_combout ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( 
// \instr_buffer_rtl_0|auto_generated|ram_block1a17  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [17])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[22]))) ) ) ) # ( \o_Instruction[22]~2_combout  & ( 
// !\instr_buffer_rtl_0|auto_generated|ram_block1a17  & ( (!\o_Instruction[22]~1_combout  & \instr_buffer~18_q ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\instr_buffer_rtl_0|auto_generated|ram_block1a17  & ( (!\o_Instruction[22]~1_combout  & 
// (\Instruction_Mem|o_Instruction [17])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[22]))) ) ) )

	.dataa(!\o_Instruction[22]~1_combout ),
	.datab(!\Instruction_Mem|o_Instruction [17]),
	.datac(!instr_buffer_rtl_0_bypass[22]),
	.datad(!\instr_buffer~18_q ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\instr_buffer_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~20 .extended_lut = "off";
defparam \o_Instruction~20 .lut_mask = 64'h272700AA272755FF;
defparam \o_Instruction~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N50
dffeas \o_Instruction[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[17]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N25
dffeas \instr_buffer~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~19 .is_wysiwyg = "true";
defparam \instr_buffer~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N34
dffeas \instr_buffer_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N30
cyclonev_lcell_comb \o_Instruction~21 (
// Equation(s):
// \o_Instruction~21_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a18  & ( instr_buffer_rtl_0_bypass[23] & ( ((!\o_Instruction[22]~2_combout  & (\Instruction_Mem|o_Instruction [18])) # (\o_Instruction[22]~2_combout  & ((\instr_buffer~19_q )))) # 
// (\o_Instruction[22]~1_combout ) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a18  & ( instr_buffer_rtl_0_bypass[23] & ( (!\o_Instruction[22]~2_combout  & (((\o_Instruction[22]~1_combout )) # (\Instruction_Mem|o_Instruction [18]))) # 
// (\o_Instruction[22]~2_combout  & (((!\o_Instruction[22]~1_combout  & \instr_buffer~19_q )))) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a18  & ( !instr_buffer_rtl_0_bypass[23] & ( (!\o_Instruction[22]~2_combout  & 
// (\Instruction_Mem|o_Instruction [18] & (!\o_Instruction[22]~1_combout ))) # (\o_Instruction[22]~2_combout  & (((\instr_buffer~19_q ) # (\o_Instruction[22]~1_combout )))) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a18  & ( 
// !instr_buffer_rtl_0_bypass[23] & ( (!\o_Instruction[22]~1_combout  & ((!\o_Instruction[22]~2_combout  & (\Instruction_Mem|o_Instruction [18])) # (\o_Instruction[22]~2_combout  & ((\instr_buffer~19_q ))))) ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [18]),
	.datab(!\o_Instruction[22]~2_combout ),
	.datac(!\o_Instruction[22]~1_combout ),
	.datad(!\instr_buffer~19_q ),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!instr_buffer_rtl_0_bypass[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~21 .extended_lut = "off";
defparam \o_Instruction~21 .lut_mask = 64'h407043734C7C4F7F;
defparam \o_Instruction~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N32
dffeas \o_Instruction[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[18]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N5
dffeas \instr_buffer_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N22
dffeas \instr_buffer~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~20 .is_wysiwyg = "true";
defparam \instr_buffer~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N12
cyclonev_lcell_comb \o_Instruction~22 (
// Equation(s):
// \o_Instruction~22_combout  = ( \o_Instruction[22]~2_combout  & ( \o_Instruction[22]~1_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a19  ) ) ) # ( !\o_Instruction[22]~2_combout  & ( \o_Instruction[22]~1_combout  & ( 
// instr_buffer_rtl_0_bypass[24] ) ) ) # ( \o_Instruction[22]~2_combout  & ( !\o_Instruction[22]~1_combout  & ( \instr_buffer~20_q  ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\o_Instruction[22]~1_combout  & ( \Instruction_Mem|o_Instruction [19] ) ) )

	.dataa(!\instr_buffer_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\Instruction_Mem|o_Instruction [19]),
	.datac(!instr_buffer_rtl_0_bypass[24]),
	.datad(!\instr_buffer~20_q ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\o_Instruction[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~22 .extended_lut = "off";
defparam \o_Instruction~22 .lut_mask = 64'h333300FF0F0F5555;
defparam \o_Instruction~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N13
dffeas \o_Instruction[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[19]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N18
cyclonev_lcell_comb \instr_buffer~21feeder (
// Equation(s):
// \instr_buffer~21feeder_combout  = ( \Instruction_Mem|o_Instruction [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~21feeder .extended_lut = "off";
defparam \instr_buffer~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N19
dffeas \instr_buffer~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~21 .is_wysiwyg = "true";
defparam \instr_buffer~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N10
dffeas \instr_buffer_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N36
cyclonev_lcell_comb \o_Instruction~23 (
// Equation(s):
// \o_Instruction~23_combout  = ( \o_Instruction[22]~1_combout  & ( \o_Instruction[22]~2_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a20  ) ) ) # ( !\o_Instruction[22]~1_combout  & ( \o_Instruction[22]~2_combout  & ( \instr_buffer~21_q  ) ) ) # 
// ( \o_Instruction[22]~1_combout  & ( !\o_Instruction[22]~2_combout  & ( instr_buffer_rtl_0_bypass[25] ) ) ) # ( !\o_Instruction[22]~1_combout  & ( !\o_Instruction[22]~2_combout  & ( \Instruction_Mem|o_Instruction [20] ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [20]),
	.datab(!\instr_buffer~21_q ),
	.datac(!instr_buffer_rtl_0_bypass[25]),
	.datad(!\instr_buffer_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\o_Instruction[22]~1_combout ),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~23 .extended_lut = "off";
defparam \o_Instruction~23 .lut_mask = 64'h55550F0F333300FF;
defparam \o_Instruction~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N37
dffeas \o_Instruction[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[20]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N22
dffeas \instr_buffer~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~22 .is_wysiwyg = "true";
defparam \instr_buffer~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N23
dffeas \instr_buffer_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N30
cyclonev_lcell_comb \o_Instruction~24 (
// Equation(s):
// \o_Instruction~24_combout  = ( \o_Instruction[22]~2_combout  & ( \o_Instruction[22]~1_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a21  ) ) ) # ( !\o_Instruction[22]~2_combout  & ( \o_Instruction[22]~1_combout  & ( 
// instr_buffer_rtl_0_bypass[26] ) ) ) # ( \o_Instruction[22]~2_combout  & ( !\o_Instruction[22]~1_combout  & ( \instr_buffer~22_q  ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\o_Instruction[22]~1_combout  & ( \Instruction_Mem|o_Instruction [21] ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [21]),
	.datab(!\instr_buffer~22_q ),
	.datac(!instr_buffer_rtl_0_bypass[26]),
	.datad(!\instr_buffer_rtl_0|auto_generated|ram_block1a21 ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\o_Instruction[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~24 .extended_lut = "off";
defparam \o_Instruction~24 .lut_mask = 64'h555533330F0F00FF;
defparam \o_Instruction~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N31
dffeas \o_Instruction[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[21]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N0
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[27]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[27]~feeder_combout  = ( \Instruction_Mem|o_Instruction [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[27]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer_rtl_0_bypass[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N1
dffeas \instr_buffer_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N54
cyclonev_lcell_comb \instr_buffer~23feeder (
// Equation(s):
// \instr_buffer~23feeder_combout  = \Instruction_Mem|o_Instruction [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instruction_Mem|o_Instruction [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~23feeder .extended_lut = "off";
defparam \instr_buffer~23feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \instr_buffer~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N56
dffeas \instr_buffer~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~23 .is_wysiwyg = "true";
defparam \instr_buffer~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N36
cyclonev_lcell_comb \o_Instruction~25 (
// Equation(s):
// \o_Instruction~25_combout  = ( \o_Instruction[22]~2_combout  & ( \o_Instruction[22]~1_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a22  ) ) ) # ( !\o_Instruction[22]~2_combout  & ( \o_Instruction[22]~1_combout  & ( 
// instr_buffer_rtl_0_bypass[27] ) ) ) # ( \o_Instruction[22]~2_combout  & ( !\o_Instruction[22]~1_combout  & ( \instr_buffer~23_q  ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\o_Instruction[22]~1_combout  & ( \Instruction_Mem|o_Instruction [22] ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [22]),
	.datab(!\instr_buffer_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!instr_buffer_rtl_0_bypass[27]),
	.datad(!\instr_buffer~23_q ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\o_Instruction[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~25 .extended_lut = "off";
defparam \o_Instruction~25 .lut_mask = 64'h555500FF0F0F3333;
defparam \o_Instruction~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N37
dffeas \o_Instruction[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[22]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N55
dffeas \instr_buffer~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~24 .is_wysiwyg = "true";
defparam \instr_buffer~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N57
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[28]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[28]~feeder_combout  = ( \Instruction_Mem|o_Instruction [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N58
dffeas \instr_buffer_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N6
cyclonev_lcell_comb \o_Instruction~26 (
// Equation(s):
// \o_Instruction~26_combout  = ( \o_Instruction[22]~1_combout  & ( \o_Instruction[22]~2_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a23  ) ) ) # ( !\o_Instruction[22]~1_combout  & ( \o_Instruction[22]~2_combout  & ( \instr_buffer~24_q  ) ) ) # 
// ( \o_Instruction[22]~1_combout  & ( !\o_Instruction[22]~2_combout  & ( instr_buffer_rtl_0_bypass[28] ) ) ) # ( !\o_Instruction[22]~1_combout  & ( !\o_Instruction[22]~2_combout  & ( \Instruction_Mem|o_Instruction [23] ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [23]),
	.datab(!\instr_buffer~24_q ),
	.datac(!instr_buffer_rtl_0_bypass[28]),
	.datad(!\instr_buffer_rtl_0|auto_generated|ram_block1a23 ),
	.datae(!\o_Instruction[22]~1_combout ),
	.dataf(!\o_Instruction[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~26 .extended_lut = "off";
defparam \o_Instruction~26 .lut_mask = 64'h55550F0F333300FF;
defparam \o_Instruction~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N8
dffeas \o_Instruction[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[23]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N32
dffeas \Instruction_Mem|o_Instruction[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|rom_instance|altsyncram_component|auto_generated|q_a [24]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instruction_Mem|o_Instruction [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Instruction_Mem|o_Instruction[24] .is_wysiwyg = "true";
defparam \Instruction_Mem|o_Instruction[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N52
dffeas \instr_buffer~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~25 .is_wysiwyg = "true";
defparam \instr_buffer~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N0
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[29]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[29]~feeder_combout  = ( \Instruction_Mem|o_Instruction[24]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[29]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer_rtl_0_bypass[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N1
dffeas \instr_buffer_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N6
cyclonev_lcell_comb \o_Instruction~27 (
// Equation(s):
// \o_Instruction~27_combout  = ( \o_Instruction[22]~2_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a24  & ( (\o_Instruction[22]~1_combout ) # (\instr_buffer~25_q ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( 
// \instr_buffer_rtl_0|auto_generated|ram_block1a24  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction[24]~DUPLICATE_q )) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[29]))) ) ) ) # ( \o_Instruction[22]~2_combout  & ( 
// !\instr_buffer_rtl_0|auto_generated|ram_block1a24  & ( (\instr_buffer~25_q  & !\o_Instruction[22]~1_combout ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\instr_buffer_rtl_0|auto_generated|ram_block1a24  & ( (!\o_Instruction[22]~1_combout  & 
// (\Instruction_Mem|o_Instruction[24]~DUPLICATE_q )) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[29]))) ) ) )

	.dataa(!\instr_buffer~25_q ),
	.datab(!\Instruction_Mem|o_Instruction[24]~DUPLICATE_q ),
	.datac(!instr_buffer_rtl_0_bypass[29]),
	.datad(!\o_Instruction[22]~1_combout ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\instr_buffer_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~27 .extended_lut = "off";
defparam \o_Instruction~27 .lut_mask = 64'h330F5500330F55FF;
defparam \o_Instruction~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y1_N7
dffeas \o_Instruction[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[24]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N46
dffeas \instr_buffer_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N16
dffeas \instr_buffer~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Instruction_Mem|o_Instruction [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~26 .is_wysiwyg = "true";
defparam \instr_buffer~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N54
cyclonev_lcell_comb \o_Instruction~28 (
// Equation(s):
// \o_Instruction~28_combout  = ( \o_Instruction[22]~2_combout  & ( \instr_buffer_rtl_0|auto_generated|ram_block1a25  & ( (\o_Instruction[22]~1_combout ) # (\instr_buffer~26_q ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( 
// \instr_buffer_rtl_0|auto_generated|ram_block1a25  & ( (!\o_Instruction[22]~1_combout  & (\Instruction_Mem|o_Instruction [25])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[30]))) ) ) ) # ( \o_Instruction[22]~2_combout  & ( 
// !\instr_buffer_rtl_0|auto_generated|ram_block1a25  & ( (\instr_buffer~26_q  & !\o_Instruction[22]~1_combout ) ) ) ) # ( !\o_Instruction[22]~2_combout  & ( !\instr_buffer_rtl_0|auto_generated|ram_block1a25  & ( (!\o_Instruction[22]~1_combout  & 
// (\Instruction_Mem|o_Instruction [25])) # (\o_Instruction[22]~1_combout  & ((instr_buffer_rtl_0_bypass[30]))) ) ) )

	.dataa(!\Instruction_Mem|o_Instruction [25]),
	.datab(!instr_buffer_rtl_0_bypass[30]),
	.datac(!\instr_buffer~26_q ),
	.datad(!\o_Instruction[22]~1_combout ),
	.datae(!\o_Instruction[22]~2_combout ),
	.dataf(!\instr_buffer_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~28 .extended_lut = "off";
defparam \o_Instruction~28 .lut_mask = 64'h55330F0055330FFF;
defparam \o_Instruction~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N55
dffeas \o_Instruction[25]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[25]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N42
cyclonev_lcell_comb \instr_buffer_rtl_0_bypass[31]~feeder (
// Equation(s):
// \instr_buffer_rtl_0_bypass[31]~feeder_combout  = ( \Instruction_Mem|o_Instruction [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer_rtl_0_bypass[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[31]~feeder .extended_lut = "off";
defparam \instr_buffer_rtl_0_bypass[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer_rtl_0_bypass[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N43
dffeas \instr_buffer_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_buffer_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \instr_buffer_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N0
cyclonev_lcell_comb \instr_buffer~27feeder (
// Equation(s):
// \instr_buffer~27feeder_combout  = ( \Instruction_Mem|o_Instruction [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instruction_Mem|o_Instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_buffer~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_buffer~27feeder .extended_lut = "off";
defparam \instr_buffer~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_buffer~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N2
dffeas \instr_buffer~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_buffer~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_buffer~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_buffer~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_buffer~27 .is_wysiwyg = "true";
defparam \instr_buffer~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N45
cyclonev_lcell_comb \o_Instruction~29 (
// Equation(s):
// \o_Instruction~29_combout  = ( \instr_buffer_rtl_0|auto_generated|ram_block1a26  & ( \o_Instruction[22]~1_combout  & ( (\o_Instruction[22]~2_combout ) # (instr_buffer_rtl_0_bypass[31]) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a26  & ( 
// \o_Instruction[22]~1_combout  & ( (instr_buffer_rtl_0_bypass[31] & !\o_Instruction[22]~2_combout ) ) ) ) # ( \instr_buffer_rtl_0|auto_generated|ram_block1a26  & ( !\o_Instruction[22]~1_combout  & ( (!\o_Instruction[22]~2_combout  & 
// (\Instruction_Mem|o_Instruction [26])) # (\o_Instruction[22]~2_combout  & ((\instr_buffer~27_q ))) ) ) ) # ( !\instr_buffer_rtl_0|auto_generated|ram_block1a26  & ( !\o_Instruction[22]~1_combout  & ( (!\o_Instruction[22]~2_combout  & 
// (\Instruction_Mem|o_Instruction [26])) # (\o_Instruction[22]~2_combout  & ((\instr_buffer~27_q ))) ) ) )

	.dataa(!instr_buffer_rtl_0_bypass[31]),
	.datab(!\Instruction_Mem|o_Instruction [26]),
	.datac(!\instr_buffer~27_q ),
	.datad(!\o_Instruction[22]~2_combout ),
	.datae(!\instr_buffer_rtl_0|auto_generated|ram_block1a26 ),
	.dataf(!\o_Instruction[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_Instruction~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_Instruction~29 .extended_lut = "off";
defparam \o_Instruction~29 .lut_mask = 64'h330F330F550055FF;
defparam \o_Instruction~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N46
dffeas \o_Instruction[26]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\o_Instruction~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Instruction[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Instruction[26]~reg0 .is_wysiwyg = "true";
defparam \o_Instruction[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \i_Branch_Result~input (
	.i(i_Branch_Result),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Branch_Result~input_o ));
// synopsys translate_off
defparam \i_Branch_Result~input .bus_hold = "false";
defparam \i_Branch_Result~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N24
cyclonev_lcell_comb \branch_history~1 (
// Equation(s):
// \branch_history~1_combout  = ( !branch_history[0] & ( branch_history[1] & ( !\i_Branch_Result~input_o  ) ) ) # ( branch_history[0] & ( !branch_history[1] & ( !\i_Branch_Result~input_o  ) ) ) # ( !branch_history[0] & ( !branch_history[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i_Branch_Result~input_o ),
	.datad(gnd),
	.datae(!branch_history[0]),
	.dataf(!branch_history[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branch_history~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branch_history~1 .extended_lut = "off";
defparam \branch_history~1 .lut_mask = 64'hFFFFF0F0F0F00000;
defparam \branch_history~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N25
dffeas \branch_history[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\branch_history~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(branch_history[0]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_history[0] .is_wysiwyg = "true";
defparam \branch_history[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N57
cyclonev_lcell_comb \branch_history~0 (
// Equation(s):
// \branch_history~0_combout  = ( branch_history[1] & ( branch_history[0] & ( \i_Branch_Result~input_o  ) ) ) # ( branch_history[1] & ( !branch_history[0] ) ) # ( !branch_history[1] & ( !branch_history[0] & ( \i_Branch_Result~input_o  ) ) )

	.dataa(!\i_Branch_Result~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!branch_history[1]),
	.dataf(!branch_history[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branch_history~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branch_history~0 .extended_lut = "off";
defparam \branch_history~0 .lut_mask = 64'h5555FFFF00005555;
defparam \branch_history~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N59
dffeas \branch_history[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\branch_history~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(branch_history[1]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_history[1] .is_wysiwyg = "true";
defparam \branch_history[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N37
dffeas \o_Prediction~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(branch_history[1]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\i_Freeze~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_Prediction~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_Prediction~reg0 .is_wysiwyg = "true";
defparam \o_Prediction~reg0 .power_up = "low";
// synopsys translate_on

endmodule
