<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mfd › tps65910.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tps65910.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * tps65910.h  --  TI TPS6591x</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2010-2011 Texas Instruments Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Graeme Gregory &lt;gg@slimlogic.co.uk&gt;</span>
<span class="cm"> * Author: Jorge Eduardo Candelaria &lt;jedu@slimlogic.co.uk&gt;</span>
<span class="cm"> * Author: Arnaud Deconinck &lt;a-deconinck@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under  the terms of the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __LINUX_MFD_TPS65910_H</span>
<span class="cp">#define __LINUX_MFD_TPS65910_H</span>

<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/regmap.h&gt;</span>

<span class="cm">/* TPS chip id list */</span>
<span class="cp">#define TPS65910			0</span>
<span class="cp">#define TPS65911			1</span>

<span class="cm">/* TPS regulator type list */</span>
<span class="cp">#define REGULATOR_LDO			0</span>
<span class="cp">#define REGULATOR_DCDC			1</span>

<span class="cm">/*</span>
<span class="cm"> * List of registers for component TPS65910</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define TPS65910_SECONDS				0x0</span>
<span class="cp">#define TPS65910_MINUTES				0x1</span>
<span class="cp">#define TPS65910_HOURS					0x2</span>
<span class="cp">#define TPS65910_DAYS					0x3</span>
<span class="cp">#define TPS65910_MONTHS					0x4</span>
<span class="cp">#define TPS65910_YEARS					0x5</span>
<span class="cp">#define TPS65910_WEEKS					0x6</span>
<span class="cp">#define TPS65910_ALARM_SECONDS				0x8</span>
<span class="cp">#define TPS65910_ALARM_MINUTES				0x9</span>
<span class="cp">#define TPS65910_ALARM_HOURS				0xA</span>
<span class="cp">#define TPS65910_ALARM_DAYS				0xB</span>
<span class="cp">#define TPS65910_ALARM_MONTHS				0xC</span>
<span class="cp">#define TPS65910_ALARM_YEARS				0xD</span>
<span class="cp">#define TPS65910_RTC_CTRL				0x10</span>
<span class="cp">#define TPS65910_RTC_STATUS				0x11</span>
<span class="cp">#define TPS65910_RTC_INTERRUPTS				0x12</span>
<span class="cp">#define TPS65910_RTC_COMP_LSB				0x13</span>
<span class="cp">#define TPS65910_RTC_COMP_MSB				0x14</span>
<span class="cp">#define TPS65910_RTC_RES_PROG				0x15</span>
<span class="cp">#define TPS65910_RTC_RESET_STATUS			0x16</span>
<span class="cp">#define TPS65910_BCK1					0x17</span>
<span class="cp">#define TPS65910_BCK2					0x18</span>
<span class="cp">#define TPS65910_BCK3					0x19</span>
<span class="cp">#define TPS65910_BCK4					0x1A</span>
<span class="cp">#define TPS65910_BCK5					0x1B</span>
<span class="cp">#define TPS65910_PUADEN					0x1C</span>
<span class="cp">#define TPS65910_REF					0x1D</span>
<span class="cp">#define TPS65910_VRTC					0x1E</span>
<span class="cp">#define TPS65910_VIO					0x20</span>
<span class="cp">#define TPS65910_VDD1					0x21</span>
<span class="cp">#define TPS65910_VDD1_OP				0x22</span>
<span class="cp">#define TPS65910_VDD1_SR				0x23</span>
<span class="cp">#define TPS65910_VDD2					0x24</span>
<span class="cp">#define TPS65910_VDD2_OP				0x25</span>
<span class="cp">#define TPS65910_VDD2_SR				0x26</span>
<span class="cp">#define TPS65910_VDD3					0x27</span>
<span class="cp">#define TPS65910_VDIG1					0x30</span>
<span class="cp">#define TPS65910_VDIG2					0x31</span>
<span class="cp">#define TPS65910_VAUX1					0x32</span>
<span class="cp">#define TPS65910_VAUX2					0x33</span>
<span class="cp">#define TPS65910_VAUX33					0x34</span>
<span class="cp">#define TPS65910_VMMC					0x35</span>
<span class="cp">#define TPS65910_VPLL					0x36</span>
<span class="cp">#define TPS65910_VDAC					0x37</span>
<span class="cp">#define TPS65910_THERM					0x38</span>
<span class="cp">#define TPS65910_BBCH					0x39</span>
<span class="cp">#define TPS65910_DCDCCTRL				0x3E</span>
<span class="cp">#define TPS65910_DEVCTRL				0x3F</span>
<span class="cp">#define TPS65910_DEVCTRL2				0x40</span>
<span class="cp">#define TPS65910_SLEEP_KEEP_LDO_ON			0x41</span>
<span class="cp">#define TPS65910_SLEEP_KEEP_RES_ON			0x42</span>
<span class="cp">#define TPS65910_SLEEP_SET_LDO_OFF			0x43</span>
<span class="cp">#define TPS65910_SLEEP_SET_RES_OFF			0x44</span>
<span class="cp">#define TPS65910_EN1_LDO_ASS				0x45</span>
<span class="cp">#define TPS65910_EN1_SMPS_ASS				0x46</span>
<span class="cp">#define TPS65910_EN2_LDO_ASS				0x47</span>
<span class="cp">#define TPS65910_EN2_SMPS_ASS				0x48</span>
<span class="cp">#define TPS65910_EN3_LDO_ASS				0x49</span>
<span class="cp">#define TPS65910_SPARE					0x4A</span>
<span class="cp">#define TPS65910_INT_STS				0x50</span>
<span class="cp">#define TPS65910_INT_MSK				0x51</span>
<span class="cp">#define TPS65910_INT_STS2				0x52</span>
<span class="cp">#define TPS65910_INT_MSK2				0x53</span>
<span class="cp">#define TPS65910_INT_STS3				0x54</span>
<span class="cp">#define TPS65910_INT_MSK3				0x55</span>
<span class="cp">#define TPS65910_GPIO0					0x60</span>
<span class="cp">#define TPS65910_GPIO1					0x61</span>
<span class="cp">#define TPS65910_GPIO2					0x62</span>
<span class="cp">#define TPS65910_GPIO3					0x63</span>
<span class="cp">#define TPS65910_GPIO4					0x64</span>
<span class="cp">#define TPS65910_GPIO5					0x65</span>
<span class="cp">#define TPS65910_GPIO6					0x66</span>
<span class="cp">#define TPS65910_GPIO7					0x67</span>
<span class="cp">#define TPS65910_GPIO8					0x68</span>
<span class="cp">#define TPS65910_JTAGVERNUM				0x80</span>
<span class="cp">#define TPS65910_MAX_REGISTER				0x80</span>

<span class="cm">/*</span>
<span class="cm"> * List of registers specific to TPS65911</span>
<span class="cm"> */</span>
<span class="cp">#define TPS65911_VDDCTRL				0x27</span>
<span class="cp">#define TPS65911_VDDCTRL_OP				0x28</span>
<span class="cp">#define TPS65911_VDDCTRL_SR				0x29</span>
<span class="cp">#define TPS65911_LDO1					0x30</span>
<span class="cp">#define TPS65911_LDO2					0x31</span>
<span class="cp">#define TPS65911_LDO5					0x32</span>
<span class="cp">#define TPS65911_LDO8					0x33</span>
<span class="cp">#define TPS65911_LDO7					0x34</span>
<span class="cp">#define TPS65911_LDO6					0x35</span>
<span class="cp">#define TPS65911_LDO4					0x36</span>
<span class="cp">#define TPS65911_LDO3					0x37</span>
<span class="cp">#define TPS65911_VMBCH					0x6A</span>
<span class="cp">#define TPS65911_VMBCH2					0x6B</span>

<span class="cm">/*</span>
<span class="cm"> * List of register bitfields for component TPS65910</span>
<span class="cm"> *</span>
<span class="cm"> */</span>


<span class="cm">/*Register BCK1  (0x80) register.RegisterDescription */</span>
<span class="cp">#define BCK1_BCKUP_MASK					0xFF</span>
<span class="cp">#define BCK1_BCKUP_SHIFT				0</span>


<span class="cm">/*Register BCK2  (0x80) register.RegisterDescription */</span>
<span class="cp">#define BCK2_BCKUP_MASK					0xFF</span>
<span class="cp">#define BCK2_BCKUP_SHIFT				0</span>


<span class="cm">/*Register BCK3  (0x80) register.RegisterDescription */</span>
<span class="cp">#define BCK3_BCKUP_MASK					0xFF</span>
<span class="cp">#define BCK3_BCKUP_SHIFT				0</span>


<span class="cm">/*Register BCK4  (0x80) register.RegisterDescription */</span>
<span class="cp">#define BCK4_BCKUP_MASK					0xFF</span>
<span class="cp">#define BCK4_BCKUP_SHIFT				0</span>


<span class="cm">/*Register BCK5  (0x80) register.RegisterDescription */</span>
<span class="cp">#define BCK5_BCKUP_MASK					0xFF</span>
<span class="cp">#define BCK5_BCKUP_SHIFT				0</span>


<span class="cm">/*Register PUADEN  (0x80) register.RegisterDescription */</span>
<span class="cp">#define PUADEN_EN3P_MASK				0x80</span>
<span class="cp">#define PUADEN_EN3P_SHIFT				7</span>
<span class="cp">#define PUADEN_I2CCTLP_MASK				0x40</span>
<span class="cp">#define PUADEN_I2CCTLP_SHIFT				6</span>
<span class="cp">#define PUADEN_I2CSRP_MASK				0x20</span>
<span class="cp">#define PUADEN_I2CSRP_SHIFT				5</span>
<span class="cp">#define PUADEN_PWRONP_MASK				0x10</span>
<span class="cp">#define PUADEN_PWRONP_SHIFT				4</span>
<span class="cp">#define PUADEN_SLEEPP_MASK				0x08</span>
<span class="cp">#define PUADEN_SLEEPP_SHIFT				3</span>
<span class="cp">#define PUADEN_PWRHOLDP_MASK				0x04</span>
<span class="cp">#define PUADEN_PWRHOLDP_SHIFT				2</span>
<span class="cp">#define PUADEN_BOOT1P_MASK				0x02</span>
<span class="cp">#define PUADEN_BOOT1P_SHIFT				1</span>
<span class="cp">#define PUADEN_BOOT0P_MASK				0x01</span>
<span class="cp">#define PUADEN_BOOT0P_SHIFT				0</span>


<span class="cm">/*Register REF	(0x80) register.RegisterDescription */</span>
<span class="cp">#define REF_VMBCH_SEL_MASK				0x0C</span>
<span class="cp">#define REF_VMBCH_SEL_SHIFT				2</span>
<span class="cp">#define REF_ST_MASK					0x03</span>
<span class="cp">#define REF_ST_SHIFT					0</span>


<span class="cm">/*Register VRTC  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VRTC_VRTC_OFFMASK_MASK				0x08</span>
<span class="cp">#define VRTC_VRTC_OFFMASK_SHIFT				3</span>
<span class="cp">#define VRTC_ST_MASK					0x03</span>
<span class="cp">#define VRTC_ST_SHIFT					0</span>


<span class="cm">/*Register VIO	(0x80) register.RegisterDescription */</span>
<span class="cp">#define VIO_ILMAX_MASK					0xC0</span>
<span class="cp">#define VIO_ILMAX_SHIFT					6</span>
<span class="cp">#define VIO_SEL_MASK					0x0C</span>
<span class="cp">#define VIO_SEL_SHIFT					2</span>
<span class="cp">#define VIO_ST_MASK					0x03</span>
<span class="cp">#define VIO_ST_SHIFT					0</span>


<span class="cm">/*Register VDD1  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDD1_VGAIN_SEL_MASK				0xC0</span>
<span class="cp">#define VDD1_VGAIN_SEL_SHIFT				6</span>
<span class="cp">#define VDD1_ILMAX_MASK					0x20</span>
<span class="cp">#define VDD1_ILMAX_SHIFT				5</span>
<span class="cp">#define VDD1_TSTEP_MASK					0x1C</span>
<span class="cp">#define VDD1_TSTEP_SHIFT				2</span>
<span class="cp">#define VDD1_ST_MASK					0x03</span>
<span class="cp">#define VDD1_ST_SHIFT					0</span>


<span class="cm">/*Register VDD1_OP  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDD1_OP_CMD_MASK				0x80</span>
<span class="cp">#define VDD1_OP_CMD_SHIFT				7</span>
<span class="cp">#define VDD1_OP_SEL_MASK				0x7F</span>
<span class="cp">#define VDD1_OP_SEL_SHIFT				0</span>


<span class="cm">/*Register VDD1_SR  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDD1_SR_SEL_MASK				0x7F</span>
<span class="cp">#define VDD1_SR_SEL_SHIFT				0</span>


<span class="cm">/*Register VDD2  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDD2_VGAIN_SEL_MASK				0xC0</span>
<span class="cp">#define VDD2_VGAIN_SEL_SHIFT				6</span>
<span class="cp">#define VDD2_ILMAX_MASK					0x20</span>
<span class="cp">#define VDD2_ILMAX_SHIFT				5</span>
<span class="cp">#define VDD2_TSTEP_MASK					0x1C</span>
<span class="cp">#define VDD2_TSTEP_SHIFT				2</span>
<span class="cp">#define VDD2_ST_MASK					0x03</span>
<span class="cp">#define VDD2_ST_SHIFT					0</span>


<span class="cm">/*Register VDD2_OP  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDD2_OP_CMD_MASK				0x80</span>
<span class="cp">#define VDD2_OP_CMD_SHIFT				7</span>
<span class="cp">#define VDD2_OP_SEL_MASK				0x7F</span>
<span class="cp">#define VDD2_OP_SEL_SHIFT				0</span>

<span class="cm">/*Register VDD2_SR  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDD2_SR_SEL_MASK				0x7F</span>
<span class="cp">#define VDD2_SR_SEL_SHIFT				0</span>


<span class="cm">/*Registers VDD1, VDD2 voltage values definitions */</span>
<span class="cp">#define VDD1_2_NUM_VOLT_FINE				73</span>
<span class="cp">#define VDD1_2_NUM_VOLT_COARSE				3</span>
<span class="cp">#define VDD1_2_MIN_VOLT					6000</span>
<span class="cp">#define VDD1_2_OFFSET					125</span>


<span class="cm">/*Register VDD3  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDD3_CKINEN_MASK				0x04</span>
<span class="cp">#define VDD3_CKINEN_SHIFT				2</span>
<span class="cp">#define VDD3_ST_MASK					0x03</span>
<span class="cp">#define VDD3_ST_SHIFT					0</span>
<span class="cp">#define VDDCTRL_MIN_VOLT				6000</span>
<span class="cp">#define VDDCTRL_OFFSET					125</span>

<span class="cm">/*Registers VDIG (0x80) to VDAC register.RegisterDescription */</span>
<span class="cp">#define LDO_SEL_MASK					0x0C</span>
<span class="cp">#define LDO_SEL_SHIFT					2</span>
<span class="cp">#define LDO_ST_MASK					0x03</span>
<span class="cp">#define LDO_ST_SHIFT					0</span>
<span class="cp">#define LDO_ST_ON_BIT					0x01</span>
<span class="cp">#define LDO_ST_MODE_BIT					0x02	</span>


<span class="cm">/* Registers LDO1 to LDO8 in tps65910 */</span>
<span class="cp">#define LDO1_SEL_MASK					0xFC</span>
<span class="cp">#define LDO3_SEL_MASK					0x7C</span>
<span class="cp">#define LDO_MIN_VOLT					1000</span>
<span class="cp">#define LDO_MAX_VOLT					3300</span>


<span class="cm">/*Register VDIG1  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDIG1_SEL_MASK					0x0C</span>
<span class="cp">#define VDIG1_SEL_SHIFT					2</span>
<span class="cp">#define VDIG1_ST_MASK					0x03</span>
<span class="cp">#define VDIG1_ST_SHIFT					0</span>


<span class="cm">/*Register VDIG2  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDIG2_SEL_MASK					0x0C</span>
<span class="cp">#define VDIG2_SEL_SHIFT					2</span>
<span class="cp">#define VDIG2_ST_MASK					0x03</span>
<span class="cp">#define VDIG2_ST_SHIFT					0</span>


<span class="cm">/*Register VAUX1  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VAUX1_SEL_MASK					0x0C</span>
<span class="cp">#define VAUX1_SEL_SHIFT					2</span>
<span class="cp">#define VAUX1_ST_MASK					0x03</span>
<span class="cp">#define VAUX1_ST_SHIFT					0</span>


<span class="cm">/*Register VAUX2  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VAUX2_SEL_MASK					0x0C</span>
<span class="cp">#define VAUX2_SEL_SHIFT					2</span>
<span class="cp">#define VAUX2_ST_MASK					0x03</span>
<span class="cp">#define VAUX2_ST_SHIFT					0</span>


<span class="cm">/*Register VAUX33  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VAUX33_SEL_MASK					0x0C</span>
<span class="cp">#define VAUX33_SEL_SHIFT				2</span>
<span class="cp">#define VAUX33_ST_MASK					0x03</span>
<span class="cp">#define VAUX33_ST_SHIFT					0</span>


<span class="cm">/*Register VMMC  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VMMC_SEL_MASK					0x0C</span>
<span class="cp">#define VMMC_SEL_SHIFT					2</span>
<span class="cp">#define VMMC_ST_MASK					0x03</span>
<span class="cp">#define VMMC_ST_SHIFT					0</span>


<span class="cm">/*Register VPLL  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VPLL_SEL_MASK					0x0C</span>
<span class="cp">#define VPLL_SEL_SHIFT					2</span>
<span class="cp">#define VPLL_ST_MASK					0x03</span>
<span class="cp">#define VPLL_ST_SHIFT					0</span>


<span class="cm">/*Register VDAC  (0x80) register.RegisterDescription */</span>
<span class="cp">#define VDAC_SEL_MASK					0x0C</span>
<span class="cp">#define VDAC_SEL_SHIFT					2</span>
<span class="cp">#define VDAC_ST_MASK					0x03</span>
<span class="cp">#define VDAC_ST_SHIFT					0</span>


<span class="cm">/*Register THERM  (0x80) register.RegisterDescription */</span>
<span class="cp">#define THERM_THERM_HD_MASK				0x20</span>
<span class="cp">#define THERM_THERM_HD_SHIFT				5</span>
<span class="cp">#define THERM_THERM_TS_MASK				0x10</span>
<span class="cp">#define THERM_THERM_TS_SHIFT				4</span>
<span class="cp">#define THERM_THERM_HDSEL_MASK				0x0C</span>
<span class="cp">#define THERM_THERM_HDSEL_SHIFT				2</span>
<span class="cp">#define THERM_RSVD1_MASK				0x02</span>
<span class="cp">#define THERM_RSVD1_SHIFT				1</span>
<span class="cp">#define THERM_THERM_STATE_MASK				0x01</span>
<span class="cp">#define THERM_THERM_STATE_SHIFT				0</span>


<span class="cm">/*Register BBCH  (0x80) register.RegisterDescription */</span>
<span class="cp">#define BBCH_BBSEL_MASK					0x06</span>
<span class="cp">#define BBCH_BBSEL_SHIFT				1</span>
<span class="cp">#define BBCH_BBCHEN_MASK				0x01</span>
<span class="cp">#define BBCH_BBCHEN_SHIFT				0</span>


<span class="cm">/*Register DCDCCTRL  (0x80) register.RegisterDescription */</span>
<span class="cp">#define DCDCCTRL_VDD2_PSKIP_MASK			0x20</span>
<span class="cp">#define DCDCCTRL_VDD2_PSKIP_SHIFT			5</span>
<span class="cp">#define DCDCCTRL_VDD1_PSKIP_MASK			0x10</span>
<span class="cp">#define DCDCCTRL_VDD1_PSKIP_SHIFT			4</span>
<span class="cp">#define DCDCCTRL_VIO_PSKIP_MASK				0x08</span>
<span class="cp">#define DCDCCTRL_VIO_PSKIP_SHIFT			3</span>
<span class="cp">#define DCDCCTRL_DCDCCKEXT_MASK				0x04</span>
<span class="cp">#define DCDCCTRL_DCDCCKEXT_SHIFT			2</span>
<span class="cp">#define DCDCCTRL_DCDCCKSYNC_MASK			0x03</span>
<span class="cp">#define DCDCCTRL_DCDCCKSYNC_SHIFT			0</span>


<span class="cm">/*Register DEVCTRL  (0x80) register.RegisterDescription */</span>
<span class="cp">#define DEVCTRL_RTC_PWDN_MASK				0x40</span>
<span class="cp">#define DEVCTRL_RTC_PWDN_SHIFT				6</span>
<span class="cp">#define DEVCTRL_CK32K_CTRL_MASK				0x20</span>
<span class="cp">#define DEVCTRL_CK32K_CTRL_SHIFT			5</span>
<span class="cp">#define DEVCTRL_SR_CTL_I2C_SEL_MASK			0x10</span>
<span class="cp">#define DEVCTRL_SR_CTL_I2C_SEL_SHIFT			4</span>
<span class="cp">#define DEVCTRL_DEV_OFF_RST_MASK			0x08</span>
<span class="cp">#define DEVCTRL_DEV_OFF_RST_SHIFT			3</span>
<span class="cp">#define DEVCTRL_DEV_ON_MASK				0x04</span>
<span class="cp">#define DEVCTRL_DEV_ON_SHIFT				2</span>
<span class="cp">#define DEVCTRL_DEV_SLP_MASK				0x02</span>
<span class="cp">#define DEVCTRL_DEV_SLP_SHIFT				1</span>
<span class="cp">#define DEVCTRL_DEV_OFF_MASK				0x01</span>
<span class="cp">#define DEVCTRL_DEV_OFF_SHIFT				0</span>


<span class="cm">/*Register DEVCTRL2  (0x80) register.RegisterDescription */</span>
<span class="cp">#define DEVCTRL2_TSLOT_LENGTH_MASK			0x30</span>
<span class="cp">#define DEVCTRL2_TSLOT_LENGTH_SHIFT			4</span>
<span class="cp">#define DEVCTRL2_SLEEPSIG_POL_MASK			0x08</span>
<span class="cp">#define DEVCTRL2_SLEEPSIG_POL_SHIFT			3</span>
<span class="cp">#define DEVCTRL2_PWON_LP_OFF_MASK			0x04</span>
<span class="cp">#define DEVCTRL2_PWON_LP_OFF_SHIFT			2</span>
<span class="cp">#define DEVCTRL2_PWON_LP_RST_MASK			0x02</span>
<span class="cp">#define DEVCTRL2_PWON_LP_RST_SHIFT			1</span>
<span class="cp">#define DEVCTRL2_IT_POL_MASK				0x01</span>
<span class="cp">#define DEVCTRL2_IT_POL_SHIFT				0</span>


<span class="cm">/*Register SLEEP_KEEP_LDO_ON  (0x80) register.RegisterDescription */</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VDAC_KEEPON_MASK		0x80</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VDAC_KEEPON_SHIFT		7</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VPLL_KEEPON_MASK		0x40</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VPLL_KEEPON_SHIFT		6</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VAUX33_KEEPON_MASK		0x20</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VAUX33_KEEPON_SHIFT		5</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VAUX2_KEEPON_MASK		0x10</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VAUX2_KEEPON_SHIFT		4</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VAUX1_KEEPON_MASK		0x08</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VAUX1_KEEPON_SHIFT		3</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VDIG2_KEEPON_MASK		0x04</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VDIG2_KEEPON_SHIFT		2</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VDIG1_KEEPON_MASK		0x02</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VDIG1_KEEPON_SHIFT		1</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VMMC_KEEPON_MASK		0x01</span>
<span class="cp">#define SLEEP_KEEP_LDO_ON_VMMC_KEEPON_SHIFT		0</span>


<span class="cm">/*Register SLEEP_KEEP_RES_ON  (0x80) register.RegisterDescription */</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_THERM_KEEPON_MASK		0x80</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_THERM_KEEPON_SHIFT		7</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_CLKOUT32K_KEEPON_MASK		0x40</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_CLKOUT32K_KEEPON_SHIFT	6</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VRTC_KEEPON_MASK		0x20</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VRTC_KEEPON_SHIFT		5</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_I2CHS_KEEPON_MASK		0x10</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_I2CHS_KEEPON_SHIFT		4</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VDD3_KEEPON_MASK		0x08</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VDD3_KEEPON_SHIFT		3</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VDD2_KEEPON_MASK		0x04</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VDD2_KEEPON_SHIFT		2</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VDD1_KEEPON_MASK		0x02</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VDD1_KEEPON_SHIFT		1</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VIO_KEEPON_MASK		0x01</span>
<span class="cp">#define SLEEP_KEEP_RES_ON_VIO_KEEPON_SHIFT		0</span>


<span class="cm">/*Register SLEEP_SET_LDO_OFF  (0x80) register.RegisterDescription */</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VDAC_SETOFF_MASK		0x80</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VDAC_SETOFF_SHIFT		7</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VPLL_SETOFF_MASK		0x40</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VPLL_SETOFF_SHIFT		6</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VAUX33_SETOFF_MASK		0x20</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VAUX33_SETOFF_SHIFT		5</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VAUX2_SETOFF_MASK		0x10</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VAUX2_SETOFF_SHIFT		4</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VAUX1_SETOFF_MASK		0x08</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VAUX1_SETOFF_SHIFT		3</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VDIG2_SETOFF_MASK		0x04</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VDIG2_SETOFF_SHIFT		2</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VDIG1_SETOFF_MASK		0x02</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VDIG1_SETOFF_SHIFT		1</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VMMC_SETOFF_MASK		0x01</span>
<span class="cp">#define SLEEP_SET_LDO_OFF_VMMC_SETOFF_SHIFT		0</span>


<span class="cm">/*Register SLEEP_SET_RES_OFF  (0x80) register.RegisterDescription */</span>
<span class="cp">#define SLEEP_SET_RES_OFF_DEFAULT_VOLT_MASK		0x80</span>
<span class="cp">#define SLEEP_SET_RES_OFF_DEFAULT_VOLT_SHIFT		7</span>
<span class="cp">#define SLEEP_SET_RES_OFF_RSVD_MASK			0x60</span>
<span class="cp">#define SLEEP_SET_RES_OFF_RSVD_SHIFT			5</span>
<span class="cp">#define SLEEP_SET_RES_OFF_SPARE_SETOFF_MASK		0x10</span>
<span class="cp">#define SLEEP_SET_RES_OFF_SPARE_SETOFF_SHIFT		4</span>
<span class="cp">#define SLEEP_SET_RES_OFF_VDD3_SETOFF_MASK		0x08</span>
<span class="cp">#define SLEEP_SET_RES_OFF_VDD3_SETOFF_SHIFT		3</span>
<span class="cp">#define SLEEP_SET_RES_OFF_VDD2_SETOFF_MASK		0x04</span>
<span class="cp">#define SLEEP_SET_RES_OFF_VDD2_SETOFF_SHIFT		2</span>
<span class="cp">#define SLEEP_SET_RES_OFF_VDD1_SETOFF_MASK		0x02</span>
<span class="cp">#define SLEEP_SET_RES_OFF_VDD1_SETOFF_SHIFT		1</span>
<span class="cp">#define SLEEP_SET_RES_OFF_VIO_SETOFF_MASK		0x01</span>
<span class="cp">#define SLEEP_SET_RES_OFF_VIO_SETOFF_SHIFT		0</span>


<span class="cm">/*Register EN1_LDO_ASS	(0x80) register.RegisterDescription */</span>
<span class="cp">#define EN1_LDO_ASS_VDAC_EN1_MASK			0x80</span>
<span class="cp">#define EN1_LDO_ASS_VDAC_EN1_SHIFT			7</span>
<span class="cp">#define EN1_LDO_ASS_VPLL_EN1_MASK			0x40</span>
<span class="cp">#define EN1_LDO_ASS_VPLL_EN1_SHIFT			6</span>
<span class="cp">#define EN1_LDO_ASS_VAUX33_EN1_MASK			0x20</span>
<span class="cp">#define EN1_LDO_ASS_VAUX33_EN1_SHIFT			5</span>
<span class="cp">#define EN1_LDO_ASS_VAUX2_EN1_MASK			0x10</span>
<span class="cp">#define EN1_LDO_ASS_VAUX2_EN1_SHIFT			4</span>
<span class="cp">#define EN1_LDO_ASS_VAUX1_EN1_MASK			0x08</span>
<span class="cp">#define EN1_LDO_ASS_VAUX1_EN1_SHIFT			3</span>
<span class="cp">#define EN1_LDO_ASS_VDIG2_EN1_MASK			0x04</span>
<span class="cp">#define EN1_LDO_ASS_VDIG2_EN1_SHIFT			2</span>
<span class="cp">#define EN1_LDO_ASS_VDIG1_EN1_MASK			0x02</span>
<span class="cp">#define EN1_LDO_ASS_VDIG1_EN1_SHIFT			1</span>
<span class="cp">#define EN1_LDO_ASS_VMMC_EN1_MASK			0x01</span>
<span class="cp">#define EN1_LDO_ASS_VMMC_EN1_SHIFT			0</span>


<span class="cm">/*Register EN1_SMPS_ASS  (0x80) register.RegisterDescription */</span>
<span class="cp">#define EN1_SMPS_ASS_RSVD_MASK				0xE0</span>
<span class="cp">#define EN1_SMPS_ASS_RSVD_SHIFT				5</span>
<span class="cp">#define EN1_SMPS_ASS_SPARE_EN1_MASK			0x10</span>
<span class="cp">#define EN1_SMPS_ASS_SPARE_EN1_SHIFT			4</span>
<span class="cp">#define EN1_SMPS_ASS_VDD3_EN1_MASK			0x08</span>
<span class="cp">#define EN1_SMPS_ASS_VDD3_EN1_SHIFT			3</span>
<span class="cp">#define EN1_SMPS_ASS_VDD2_EN1_MASK			0x04</span>
<span class="cp">#define EN1_SMPS_ASS_VDD2_EN1_SHIFT			2</span>
<span class="cp">#define EN1_SMPS_ASS_VDD1_EN1_MASK			0x02</span>
<span class="cp">#define EN1_SMPS_ASS_VDD1_EN1_SHIFT			1</span>
<span class="cp">#define EN1_SMPS_ASS_VIO_EN1_MASK			0x01</span>
<span class="cp">#define EN1_SMPS_ASS_VIO_EN1_SHIFT			0</span>


<span class="cm">/*Register EN2_LDO_ASS	(0x80) register.RegisterDescription */</span>
<span class="cp">#define EN2_LDO_ASS_VDAC_EN2_MASK			0x80</span>
<span class="cp">#define EN2_LDO_ASS_VDAC_EN2_SHIFT			7</span>
<span class="cp">#define EN2_LDO_ASS_VPLL_EN2_MASK			0x40</span>
<span class="cp">#define EN2_LDO_ASS_VPLL_EN2_SHIFT			6</span>
<span class="cp">#define EN2_LDO_ASS_VAUX33_EN2_MASK			0x20</span>
<span class="cp">#define EN2_LDO_ASS_VAUX33_EN2_SHIFT			5</span>
<span class="cp">#define EN2_LDO_ASS_VAUX2_EN2_MASK			0x10</span>
<span class="cp">#define EN2_LDO_ASS_VAUX2_EN2_SHIFT			4</span>
<span class="cp">#define EN2_LDO_ASS_VAUX1_EN2_MASK			0x08</span>
<span class="cp">#define EN2_LDO_ASS_VAUX1_EN2_SHIFT			3</span>
<span class="cp">#define EN2_LDO_ASS_VDIG2_EN2_MASK			0x04</span>
<span class="cp">#define EN2_LDO_ASS_VDIG2_EN2_SHIFT			2</span>
<span class="cp">#define EN2_LDO_ASS_VDIG1_EN2_MASK			0x02</span>
<span class="cp">#define EN2_LDO_ASS_VDIG1_EN2_SHIFT			1</span>
<span class="cp">#define EN2_LDO_ASS_VMMC_EN2_MASK			0x01</span>
<span class="cp">#define EN2_LDO_ASS_VMMC_EN2_SHIFT			0</span>


<span class="cm">/*Register EN2_SMPS_ASS  (0x80) register.RegisterDescription */</span>
<span class="cp">#define EN2_SMPS_ASS_RSVD_MASK				0xE0</span>
<span class="cp">#define EN2_SMPS_ASS_RSVD_SHIFT				5</span>
<span class="cp">#define EN2_SMPS_ASS_SPARE_EN2_MASK			0x10</span>
<span class="cp">#define EN2_SMPS_ASS_SPARE_EN2_SHIFT			4</span>
<span class="cp">#define EN2_SMPS_ASS_VDD3_EN2_MASK			0x08</span>
<span class="cp">#define EN2_SMPS_ASS_VDD3_EN2_SHIFT			3</span>
<span class="cp">#define EN2_SMPS_ASS_VDD2_EN2_MASK			0x04</span>
<span class="cp">#define EN2_SMPS_ASS_VDD2_EN2_SHIFT			2</span>
<span class="cp">#define EN2_SMPS_ASS_VDD1_EN2_MASK			0x02</span>
<span class="cp">#define EN2_SMPS_ASS_VDD1_EN2_SHIFT			1</span>
<span class="cp">#define EN2_SMPS_ASS_VIO_EN2_MASK			0x01</span>
<span class="cp">#define EN2_SMPS_ASS_VIO_EN2_SHIFT			0</span>


<span class="cm">/*Register EN3_LDO_ASS	(0x80) register.RegisterDescription */</span>
<span class="cp">#define EN3_LDO_ASS_VDAC_EN3_MASK			0x80</span>
<span class="cp">#define EN3_LDO_ASS_VDAC_EN3_SHIFT			7</span>
<span class="cp">#define EN3_LDO_ASS_VPLL_EN3_MASK			0x40</span>
<span class="cp">#define EN3_LDO_ASS_VPLL_EN3_SHIFT			6</span>
<span class="cp">#define EN3_LDO_ASS_VAUX33_EN3_MASK			0x20</span>
<span class="cp">#define EN3_LDO_ASS_VAUX33_EN3_SHIFT			5</span>
<span class="cp">#define EN3_LDO_ASS_VAUX2_EN3_MASK			0x10</span>
<span class="cp">#define EN3_LDO_ASS_VAUX2_EN3_SHIFT			4</span>
<span class="cp">#define EN3_LDO_ASS_VAUX1_EN3_MASK			0x08</span>
<span class="cp">#define EN3_LDO_ASS_VAUX1_EN3_SHIFT			3</span>
<span class="cp">#define EN3_LDO_ASS_VDIG2_EN3_MASK			0x04</span>
<span class="cp">#define EN3_LDO_ASS_VDIG2_EN3_SHIFT			2</span>
<span class="cp">#define EN3_LDO_ASS_VDIG1_EN3_MASK			0x02</span>
<span class="cp">#define EN3_LDO_ASS_VDIG1_EN3_SHIFT			1</span>
<span class="cp">#define EN3_LDO_ASS_VMMC_EN3_MASK			0x01</span>
<span class="cp">#define EN3_LDO_ASS_VMMC_EN3_SHIFT			0</span>


<span class="cm">/*Register SPARE  (0x80) register.RegisterDescription */</span>
<span class="cp">#define SPARE_SPARE_MASK				0xFF</span>
<span class="cp">#define SPARE_SPARE_SHIFT				0</span>


<span class="cm">/*Register INT_STS  (0x80) register.RegisterDescription */</span>
<span class="cp">#define INT_STS_RTC_PERIOD_IT_MASK			0x80</span>
<span class="cp">#define INT_STS_RTC_PERIOD_IT_SHIFT			7</span>
<span class="cp">#define INT_STS_RTC_ALARM_IT_MASK			0x40</span>
<span class="cp">#define INT_STS_RTC_ALARM_IT_SHIFT			6</span>
<span class="cp">#define INT_STS_HOTDIE_IT_MASK				0x20</span>
<span class="cp">#define INT_STS_HOTDIE_IT_SHIFT				5</span>
<span class="cp">#define INT_STS_PWRHOLD_IT_MASK				0x10</span>
<span class="cp">#define INT_STS_PWRHOLD_IT_SHIFT			4</span>
<span class="cp">#define INT_STS_PWRON_LP_IT_MASK			0x08</span>
<span class="cp">#define INT_STS_PWRON_LP_IT_SHIFT			3</span>
<span class="cp">#define INT_STS_PWRON_IT_MASK				0x04</span>
<span class="cp">#define INT_STS_PWRON_IT_SHIFT				2</span>
<span class="cp">#define INT_STS_VMBHI_IT_MASK				0x02</span>
<span class="cp">#define INT_STS_VMBHI_IT_SHIFT				1</span>
<span class="cp">#define INT_STS_VMBDCH_IT_MASK				0x01</span>
<span class="cp">#define INT_STS_VMBDCH_IT_SHIFT				0</span>


<span class="cm">/*Register INT_MSK  (0x80) register.RegisterDescription */</span>
<span class="cp">#define INT_MSK_RTC_PERIOD_IT_MSK_MASK			0x80</span>
<span class="cp">#define INT_MSK_RTC_PERIOD_IT_MSK_SHIFT			7</span>
<span class="cp">#define INT_MSK_RTC_ALARM_IT_MSK_MASK			0x40</span>
<span class="cp">#define INT_MSK_RTC_ALARM_IT_MSK_SHIFT			6</span>
<span class="cp">#define INT_MSK_HOTDIE_IT_MSK_MASK			0x20</span>
<span class="cp">#define INT_MSK_HOTDIE_IT_MSK_SHIFT			5</span>
<span class="cp">#define INT_MSK_PWRHOLD_IT_MSK_MASK			0x10</span>
<span class="cp">#define INT_MSK_PWRHOLD_IT_MSK_SHIFT			4</span>
<span class="cp">#define INT_MSK_PWRON_LP_IT_MSK_MASK			0x08</span>
<span class="cp">#define INT_MSK_PWRON_LP_IT_MSK_SHIFT			3</span>
<span class="cp">#define INT_MSK_PWRON_IT_MSK_MASK			0x04</span>
<span class="cp">#define INT_MSK_PWRON_IT_MSK_SHIFT			2</span>
<span class="cp">#define INT_MSK_VMBHI_IT_MSK_MASK			0x02</span>
<span class="cp">#define INT_MSK_VMBHI_IT_MSK_SHIFT			1</span>
<span class="cp">#define INT_MSK_VMBDCH_IT_MSK_MASK			0x01</span>
<span class="cp">#define INT_MSK_VMBDCH_IT_MSK_SHIFT			0</span>


<span class="cm">/*Register INT_STS2  (0x80) register.RegisterDescription */</span>
<span class="cp">#define INT_STS2_GPIO3_F_IT_MASK			0x80</span>
<span class="cp">#define INT_STS2_GPIO3_F_IT_SHIFT			7</span>
<span class="cp">#define INT_STS2_GPIO3_R_IT_MASK			0x40</span>
<span class="cp">#define INT_STS2_GPIO3_R_IT_SHIFT			6</span>
<span class="cp">#define INT_STS2_GPIO2_F_IT_MASK			0x20</span>
<span class="cp">#define INT_STS2_GPIO2_F_IT_SHIFT			5</span>
<span class="cp">#define INT_STS2_GPIO2_R_IT_MASK			0x10</span>
<span class="cp">#define INT_STS2_GPIO2_R_IT_SHIFT			4</span>
<span class="cp">#define INT_STS2_GPIO1_F_IT_MASK			0x08</span>
<span class="cp">#define INT_STS2_GPIO1_F_IT_SHIFT			3</span>
<span class="cp">#define INT_STS2_GPIO1_R_IT_MASK			0x04</span>
<span class="cp">#define INT_STS2_GPIO1_R_IT_SHIFT			2</span>
<span class="cp">#define INT_STS2_GPIO0_F_IT_MASK			0x02</span>
<span class="cp">#define INT_STS2_GPIO0_F_IT_SHIFT			1</span>
<span class="cp">#define INT_STS2_GPIO0_R_IT_MASK			0x01</span>
<span class="cp">#define INT_STS2_GPIO0_R_IT_SHIFT			0</span>


<span class="cm">/*Register INT_MSK2  (0x80) register.RegisterDescription */</span>
<span class="cp">#define INT_MSK2_GPIO3_F_IT_MSK_MASK			0x80</span>
<span class="cp">#define INT_MSK2_GPIO3_F_IT_MSK_SHIFT			7</span>
<span class="cp">#define INT_MSK2_GPIO3_R_IT_MSK_MASK			0x40</span>
<span class="cp">#define INT_MSK2_GPIO3_R_IT_MSK_SHIFT			6</span>
<span class="cp">#define INT_MSK2_GPIO2_F_IT_MSK_MASK			0x20</span>
<span class="cp">#define INT_MSK2_GPIO2_F_IT_MSK_SHIFT			5</span>
<span class="cp">#define INT_MSK2_GPIO2_R_IT_MSK_MASK			0x10</span>
<span class="cp">#define INT_MSK2_GPIO2_R_IT_MSK_SHIFT			4</span>
<span class="cp">#define INT_MSK2_GPIO1_F_IT_MSK_MASK			0x08</span>
<span class="cp">#define INT_MSK2_GPIO1_F_IT_MSK_SHIFT			3</span>
<span class="cp">#define INT_MSK2_GPIO1_R_IT_MSK_MASK			0x04</span>
<span class="cp">#define INT_MSK2_GPIO1_R_IT_MSK_SHIFT			2</span>
<span class="cp">#define INT_MSK2_GPIO0_F_IT_MSK_MASK			0x02</span>
<span class="cp">#define INT_MSK2_GPIO0_F_IT_MSK_SHIFT			1</span>
<span class="cp">#define INT_MSK2_GPIO0_R_IT_MSK_MASK			0x01</span>
<span class="cp">#define INT_MSK2_GPIO0_R_IT_MSK_SHIFT			0</span>


<span class="cm">/*Register INT_STS3  (0x80) register.RegisterDescription */</span>
<span class="cp">#define INT_STS3_GPIO5_F_IT_MASK			0x08</span>
<span class="cp">#define INT_STS3_GPIO5_F_IT_SHIFT			3</span>
<span class="cp">#define INT_STS3_GPIO5_R_IT_MASK			0x04</span>
<span class="cp">#define INT_STS3_GPIO5_R_IT_SHIFT			2</span>
<span class="cp">#define INT_STS3_GPIO4_F_IT_MASK			0x02</span>
<span class="cp">#define INT_STS3_GPIO4_F_IT_SHIFT			1</span>
<span class="cp">#define INT_STS3_GPIO4_R_IT_MASK			0x01</span>
<span class="cp">#define INT_STS3_GPIO4_R_IT_SHIFT			0</span>


<span class="cm">/*Register INT_MSK3  (0x80) register.RegisterDescription */</span>
<span class="cp">#define INT_MSK3_GPIO5_F_IT_MSK_MASK			0x08</span>
<span class="cp">#define INT_MSK3_GPIO5_F_IT_MSK_SHIFT			3</span>
<span class="cp">#define INT_MSK3_GPIO5_R_IT_MSK_MASK			0x04</span>
<span class="cp">#define INT_MSK3_GPIO5_R_IT_MSK_SHIFT			2</span>
<span class="cp">#define INT_MSK3_GPIO4_F_IT_MSK_MASK			0x02</span>
<span class="cp">#define INT_MSK3_GPIO4_F_IT_MSK_SHIFT			1</span>
<span class="cp">#define INT_MSK3_GPIO4_R_IT_MSK_MASK			0x01</span>
<span class="cp">#define INT_MSK3_GPIO4_R_IT_MSK_SHIFT			0</span>


<span class="cm">/*Register GPIO  (0x80) register.RegisterDescription */</span>
<span class="cp">#define GPIO_SLEEP_MASK                         0x80</span>
<span class="cp">#define GPIO_SLEEP_SHIFT                        7</span>
<span class="cp">#define GPIO_DEB_MASK                           0x10</span>
<span class="cp">#define GPIO_DEB_SHIFT                          4</span>
<span class="cp">#define GPIO_PUEN_MASK                          0x08</span>
<span class="cp">#define GPIO_PUEN_SHIFT                         3</span>
<span class="cp">#define GPIO_CFG_MASK                           0x04</span>
<span class="cp">#define GPIO_CFG_SHIFT                          2</span>
<span class="cp">#define GPIO_STS_MASK                           0x02</span>
<span class="cp">#define GPIO_STS_SHIFT                          1</span>
<span class="cp">#define GPIO_SET_MASK                           0x01</span>
<span class="cp">#define GPIO_SET_SHIFT                          0</span>


<span class="cm">/*Register JTAGVERNUM  (0x80) register.RegisterDescription */</span>
<span class="cp">#define JTAGVERNUM_VERNUM_MASK				0x0F</span>
<span class="cp">#define JTAGVERNUM_VERNUM_SHIFT				0</span>


<span class="cm">/* Register VDDCTRL (0x27) bit definitions */</span>
<span class="cp">#define VDDCTRL_ST_MASK                                  0x03</span>
<span class="cp">#define VDDCTRL_ST_SHIFT                                 0</span>


<span class="cm">/*Register VDDCTRL_OP  (0x28) bit definitios */</span>
<span class="cp">#define VDDCTRL_OP_CMD_MASK                              0x80</span>
<span class="cp">#define VDDCTRL_OP_CMD_SHIFT                             7</span>
<span class="cp">#define VDDCTRL_OP_SEL_MASK                              0x7F</span>
<span class="cp">#define VDDCTRL_OP_SEL_SHIFT                             0</span>


<span class="cm">/*Register VDDCTRL_SR  (0x29) bit definitions */</span>
<span class="cp">#define VDDCTRL_SR_SEL_MASK                              0x7F</span>
<span class="cp">#define VDDCTRL_SR_SEL_SHIFT                             0</span>


<span class="cm">/* IRQ Definitions */</span>
<span class="cp">#define TPS65910_IRQ_VBAT_VMBDCH			0</span>
<span class="cp">#define TPS65910_IRQ_VBAT_VMHI				1</span>
<span class="cp">#define TPS65910_IRQ_PWRON				2</span>
<span class="cp">#define TPS65910_IRQ_PWRON_LP				3</span>
<span class="cp">#define TPS65910_IRQ_PWRHOLD				4</span>
<span class="cp">#define TPS65910_IRQ_HOTDIE				5</span>
<span class="cp">#define TPS65910_IRQ_RTC_ALARM				6</span>
<span class="cp">#define TPS65910_IRQ_RTC_PERIOD				7</span>
<span class="cp">#define TPS65910_IRQ_GPIO_R				8</span>
<span class="cp">#define TPS65910_IRQ_GPIO_F				9</span>
<span class="cp">#define TPS65910_NUM_IRQ				10</span>

<span class="cp">#define TPS65911_IRQ_VBAT_VMBDCH			0</span>
<span class="cp">#define TPS65911_IRQ_VBAT_VMBDCH2L			1</span>
<span class="cp">#define TPS65911_IRQ_VBAT_VMBDCH2H			2</span>
<span class="cp">#define TPS65911_IRQ_VBAT_VMHI				3</span>
<span class="cp">#define TPS65911_IRQ_PWRON				4</span>
<span class="cp">#define TPS65911_IRQ_PWRON_LP				5</span>
<span class="cp">#define TPS65911_IRQ_PWRHOLD_F				6</span>
<span class="cp">#define TPS65911_IRQ_PWRHOLD_R				7</span>
<span class="cp">#define TPS65911_IRQ_HOTDIE				8</span>
<span class="cp">#define TPS65911_IRQ_RTC_ALARM				9</span>
<span class="cp">#define TPS65911_IRQ_RTC_PERIOD				10</span>
<span class="cp">#define TPS65911_IRQ_GPIO0_R				11</span>
<span class="cp">#define TPS65911_IRQ_GPIO0_F				12</span>
<span class="cp">#define TPS65911_IRQ_GPIO1_R				13</span>
<span class="cp">#define TPS65911_IRQ_GPIO1_F				14</span>
<span class="cp">#define TPS65911_IRQ_GPIO2_R				15</span>
<span class="cp">#define TPS65911_IRQ_GPIO2_F				16</span>
<span class="cp">#define TPS65911_IRQ_GPIO3_R				17</span>
<span class="cp">#define TPS65911_IRQ_GPIO3_F				18</span>
<span class="cp">#define TPS65911_IRQ_GPIO4_R				19</span>
<span class="cp">#define TPS65911_IRQ_GPIO4_F				20</span>
<span class="cp">#define TPS65911_IRQ_GPIO5_R				21</span>
<span class="cp">#define TPS65911_IRQ_GPIO5_F				22</span>
<span class="cp">#define TPS65911_IRQ_WTCHDG				23</span>
<span class="cp">#define TPS65911_IRQ_PWRDN				24</span>

<span class="cp">#define TPS65911_NUM_IRQ				25</span>


<span class="cm">/* GPIO Register Definitions */</span>
<span class="cp">#define TPS65910_GPIO_DEB				BIT(2)</span>
<span class="cp">#define TPS65910_GPIO_PUEN				BIT(3)</span>
<span class="cp">#define TPS65910_GPIO_CFG				BIT(2)</span>
<span class="cp">#define TPS65910_GPIO_STS				BIT(1)</span>
<span class="cp">#define TPS65910_GPIO_SET				BIT(0)</span>

<span class="cm">/* Max number of TPS65910/11 GPIOs */</span>
<span class="cp">#define TPS65910_NUM_GPIO				6</span>
<span class="cp">#define TPS65911_NUM_GPIO				9</span>
<span class="cp">#define TPS6591X_MAX_NUM_GPIO				9</span>

<span class="cm">/* Regulator Index Definitions */</span>
<span class="cp">#define TPS65910_REG_VRTC				0</span>
<span class="cp">#define TPS65910_REG_VIO				1</span>
<span class="cp">#define TPS65910_REG_VDD1				2</span>
<span class="cp">#define TPS65910_REG_VDD2				3</span>
<span class="cp">#define TPS65910_REG_VDD3				4</span>
<span class="cp">#define TPS65910_REG_VDIG1				5</span>
<span class="cp">#define TPS65910_REG_VDIG2				6</span>
<span class="cp">#define TPS65910_REG_VPLL				7</span>
<span class="cp">#define TPS65910_REG_VDAC				8</span>
<span class="cp">#define TPS65910_REG_VAUX1				9</span>
<span class="cp">#define TPS65910_REG_VAUX2				10</span>
<span class="cp">#define TPS65910_REG_VAUX33				11</span>
<span class="cp">#define TPS65910_REG_VMMC				12</span>

<span class="cp">#define TPS65911_REG_VDDCTRL				4</span>
<span class="cp">#define TPS65911_REG_LDO1				5</span>
<span class="cp">#define TPS65911_REG_LDO2				6</span>
<span class="cp">#define TPS65911_REG_LDO3				7</span>
<span class="cp">#define TPS65911_REG_LDO4				8</span>
<span class="cp">#define TPS65911_REG_LDO5				9</span>
<span class="cp">#define TPS65911_REG_LDO6				10</span>
<span class="cp">#define TPS65911_REG_LDO7				11</span>
<span class="cp">#define TPS65911_REG_LDO8				12</span>

<span class="cm">/* Max number of TPS65910/11 regulators */</span>
<span class="cp">#define TPS65910_NUM_REGS				13</span>

<span class="cm">/* External sleep controls through EN1/EN2/EN3/SLEEP inputs */</span>
<span class="cp">#define TPS65910_SLEEP_CONTROL_EXT_INPUT_EN1		0x1</span>
<span class="cp">#define TPS65910_SLEEP_CONTROL_EXT_INPUT_EN2		0x2</span>
<span class="cp">#define TPS65910_SLEEP_CONTROL_EXT_INPUT_EN3		0x4</span>
<span class="cp">#define TPS65911_SLEEP_CONTROL_EXT_INPUT_SLEEP		0x8</span>

<span class="cm">/*</span>
<span class="cm"> * Sleep keepon data: Maintains the state in sleep mode</span>
<span class="cm"> * @therm_keepon: Keep on the thermal monitoring in sleep state.</span>
<span class="cm"> * @clkout32k_keepon: Keep on the 32KHz clock output in sleep state.</span>
<span class="cm"> * @i2chs_keepon: Keep on high speed internal clock in sleep state.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tps65910_sleep_keepon_data</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">therm_keepon</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">clkout32k_keepon</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i2chs_keepon</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct tps65910_board</span>
<span class="cm"> * Board platform data may be used to initialize regulators.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">tps65910_board</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">gpio_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vmbch_threshold</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vmbch2_threshold</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">en_dev_slp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tps65910_sleep_keepon_data</span> <span class="o">*</span><span class="n">slp_keepon</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">en_gpio_sleep</span><span class="p">[</span><span class="n">TPS6591X_MAX_NUM_GPIO</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">regulator_ext_sleep_control</span><span class="p">[</span><span class="n">TPS65910_NUM_REGS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">regulator_init_data</span> <span class="o">*</span><span class="n">tps65910_pmic_init_data</span><span class="p">[</span><span class="n">TPS65910_NUM_REGS</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct tps65910 - tps65910 sub-driver chip access routines</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">tps65910</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">i2c_client</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">regmap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">io_mutex</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">;</span>

	<span class="cm">/* Client devices */</span>
	<span class="k">struct</span> <span class="n">tps65910_pmic</span> <span class="o">*</span><span class="n">pmic</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tps65910_rtc</span> <span class="o">*</span><span class="n">rtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tps65910_power</span> <span class="o">*</span><span class="n">power</span><span class="p">;</span>

	<span class="cm">/* Device node parsed board data */</span>
	<span class="k">struct</span> <span class="n">tps65910_board</span> <span class="o">*</span><span class="n">of_plat_data</span><span class="p">;</span>

	<span class="cm">/* IRQ Handling */</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">irq_lock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chip_irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">irq_mask</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tps65910_platform_data</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">tps65910_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65910</span> <span class="o">*</span><span class="n">tps65910</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">tps65910_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tps65910_irq_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65910</span> <span class="o">*</span><span class="n">tps65910</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">tps65910_chip_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65910</span> <span class="o">*</span><span class="n">tps65910</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">tps65910</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">tps65910_reg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65910</span> <span class="o">*</span><span class="n">tps65910</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">regmap_read</span><span class="p">(</span><span class="n">tps65910</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">tps65910_reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65910</span> <span class="o">*</span><span class="n">tps65910</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">regmap_write</span><span class="p">(</span><span class="n">tps65910</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">tps65910_reg_set_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65910</span> <span class="o">*</span><span class="n">tps65910</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">regmap_update_bits</span><span class="p">(</span><span class="n">tps65910</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">tps65910_reg_clear_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">tps65910</span> <span class="o">*</span><span class="n">tps65910</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">regmap_update_bits</span><span class="p">(</span><span class="n">tps65910</span><span class="o">-&gt;</span><span class="n">regmap</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/*  __LINUX_MFD_TPS65910_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
