
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 50.02

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
osc period_min = 49.98 fmax = 20.01

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by osc)
Endpoint: clockp[1] (output port clocked by osc)
Path Group: osc
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
     2    0.01    0.00    0.00   20.00 ^ enable (in)
                                         enable (net)
                  0.00    0.00   20.00 ^ ringosc/enable (ring_osc2x13)
     1    0.00    0.09    7.14   27.14 ^ ringosc/clockp[1] (ring_osc2x13)
                                         clockp[1] (net)
                  0.17    0.00   27.14 ^ clockp[1] (out)
                                 27.14   data arrival time

                  0.00    0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                        -20.00  -20.00   output external delay
                                -20.00   data required time
-----------------------------------------------------------------------------
                                -20.00   data required time
                                -27.14   data arrival time
-----------------------------------------------------------------------------
                                 47.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: resetb (input port clocked by osc)
Endpoint: clockp[0] (output port clocked by osc)
Path Group: osc
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
     2    0.01    0.00    0.00   20.00 ^ resetb (in)
                                         resetb (net)
                  0.00    0.00   20.00 ^ ringosc/reset (ring_osc2x13)
     2    0.02    0.24    9.98   29.98 v ringosc/clockp[0] (ring_osc2x13)
                                         clockp[0] (net)
                  0.49    0.00   29.98 v clockp[0] (out)
                                 29.98   data arrival time

                  0.00  100.00  100.00   clock osc (rise edge)
                          0.00  100.00   clock network delay (ideal)
                          0.00  100.00   clock reconvergence pessimism
                        -20.00   80.00   output external delay
                                 80.00   data required time
-----------------------------------------------------------------------------
                                 80.00   data required time
                                -29.98   data arrival time
-----------------------------------------------------------------------------
                                 50.02   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: resetb (input port clocked by osc)
Endpoint: clockp[0] (output port clocked by osc)
Path Group: osc
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         20.00   20.00 ^ input external delay
     2    0.01    0.00    0.00   20.00 ^ resetb (in)
                                         resetb (net)
                  0.00    0.00   20.00 ^ ringosc/reset (ring_osc2x13)
     2    0.02    0.24    9.98   29.98 v ringosc/clockp[0] (ring_osc2x13)
                                         clockp[0] (net)
                  0.49    0.00   29.98 v clockp[0] (out)
                                 29.98   data arrival time

                  0.00  100.00  100.00   clock osc (rise edge)
                          0.00  100.00   clock network delay (ideal)
                          0.00  100.00   clock reconvergence pessimism
                        -20.00   80.00   output external delay
                                 80.00   data required time
-----------------------------------------------------------------------------
                                 80.00   data required time
                                -29.98   data arrival time
-----------------------------------------------------------------------------
                                 50.02   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
                           0.0%       0.0%       0.0%
