/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [32:0] celloutsig_1_11z;
  wire [27:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_10z ? celloutsig_0_24z[0] : celloutsig_0_20z[2];
  assign celloutsig_1_1z = !(in_data[153] ? celloutsig_1_0z : in_data[162]);
  assign celloutsig_1_10z = !(celloutsig_1_5z ? celloutsig_1_3z[5] : celloutsig_1_6z[2]);
  assign celloutsig_0_16z = !(celloutsig_0_11z[7] ? celloutsig_0_7z : celloutsig_0_3z);
  assign celloutsig_0_18z = !(celloutsig_0_4z[13] ? celloutsig_0_3z : celloutsig_0_6z);
  assign celloutsig_1_16z = ~celloutsig_1_4z;
  assign celloutsig_1_17z = ~celloutsig_1_1z;
  assign celloutsig_0_1z = ~((in_data[32] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_7z = celloutsig_0_6z | ~(celloutsig_0_5z[1]);
  assign celloutsig_0_10z = celloutsig_0_1z ^ in_data[70];
  assign celloutsig_0_30z = ~(celloutsig_0_16z ^ celloutsig_0_24z[1]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 4'h0;
    else _00_ <= { in_data[9:7], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_11z[19], in_data[144:143], celloutsig_1_11z[16:9], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_8z } / { 1'h1, celloutsig_1_3z[7:2], in_data[111], 1'h0, celloutsig_1_3z[7:2], in_data[111], 1'h0, celloutsig_1_10z, celloutsig_1_3z[7:2], in_data[111], 1'h0, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_12z[22:10], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_16z } / { 1'h1, celloutsig_1_11z[19], in_data[144:143], celloutsig_1_11z[16:7], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_0_11z = celloutsig_0_4z[14:7] / { 1'h1, _00_[2:0], celloutsig_0_3z, celloutsig_0_5z[2:1], celloutsig_0_5z[1] };
  assign celloutsig_0_0z = in_data[92:86] > in_data[9:3];
  assign celloutsig_0_6z = { in_data[55:38], celloutsig_0_0z } <= { in_data[85:70], celloutsig_0_5z[2:1], celloutsig_0_5z[1] };
  assign celloutsig_0_9z = { _00_[3:1], celloutsig_0_0z, celloutsig_0_1z } <= { celloutsig_0_8z[2:1], celloutsig_0_5z[2:1], celloutsig_0_5z[1] };
  assign celloutsig_1_7z = in_data[189:169] && { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z[7:2], in_data[111], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[143:132] || in_data[186:175];
  assign celloutsig_1_5z = in_data[140:135] || celloutsig_1_3z[7:2];
  assign celloutsig_1_9z = { in_data[102:100], celloutsig_1_5z } || celloutsig_1_6z[6:3];
  assign celloutsig_0_14z = { in_data[3], celloutsig_0_13z } || _00_;
  assign celloutsig_1_4z = celloutsig_1_0z & ~(celloutsig_1_3z[6]);
  assign celloutsig_0_17z = celloutsig_0_4z[4] & ~(celloutsig_0_14z);
  assign celloutsig_1_6z = { celloutsig_1_3z[6:2], in_data[111], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[116:110], in_data[96] };
  assign celloutsig_0_4z = { in_data[43:32], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, in_data[28:15] };
  assign celloutsig_0_8z = { in_data[63:58], celloutsig_0_4z } % { 1'h1, in_data[45:26] };
  assign celloutsig_0_20z = _00_[3:1] % { 1'h1, celloutsig_0_5z[1], celloutsig_0_18z };
  assign celloutsig_0_19z = celloutsig_0_17z ? { celloutsig_0_8z[12:5], celloutsig_0_6z, celloutsig_0_12z } : { celloutsig_0_9z, _00_, celloutsig_0_16z, _00_ };
  assign celloutsig_0_13z = ~ _00_[3:1];
  assign celloutsig_0_12z = | { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_3z = | { _00_, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = ~^ { 1'h0, celloutsig_1_6z, 1'h0, celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ { in_data[161:148], celloutsig_1_6z };
  assign celloutsig_0_24z = { celloutsig_0_4z[2], celloutsig_0_20z } << celloutsig_0_19z[7:4];
  assign { celloutsig_0_5z[1], celloutsig_0_5z[2] } = ~ { celloutsig_0_3z, in_data[53] };
  assign { celloutsig_1_3z[2], celloutsig_1_3z[7:3] } = { celloutsig_1_0z, in_data[128:124] } | { in_data[112], in_data[117:113] };
  assign { celloutsig_1_11z[12], celloutsig_1_11z[10], celloutsig_1_11z[30], celloutsig_1_11z[16], celloutsig_1_11z[8], celloutsig_1_11z[15], celloutsig_1_11z[29:20], celloutsig_1_11z[14], celloutsig_1_11z[19], celloutsig_1_11z[2], celloutsig_1_11z[7:5], celloutsig_1_11z[32], celloutsig_1_11z[4], celloutsig_1_11z[31], celloutsig_1_11z[3], celloutsig_1_11z[13], celloutsig_1_11z[11], celloutsig_1_11z[9], celloutsig_1_11z[1] } = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z[2], celloutsig_1_3z[7:5], celloutsig_1_3z[5:4], celloutsig_1_3z[4:3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, in_data[111] } | { in_data[138], celloutsig_1_7z, in_data[156], in_data[142], celloutsig_1_6z[8], in_data[141], in_data[155:146], in_data[140], in_data[145], celloutsig_1_6z[2], celloutsig_1_6z[7:5], in_data[158], celloutsig_1_6z[4], in_data[157], celloutsig_1_6z[3], in_data[139], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z[1] };
  assign celloutsig_0_5z[0] = celloutsig_0_5z[1];
  assign { celloutsig_1_11z[18:17], celloutsig_1_11z[0] } = { in_data[144:143], celloutsig_1_6z[0] };
  assign celloutsig_1_3z[1:0] = { in_data[111], 1'h0 };
  assign { out_data[146:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
