import argparse
import pathlib
import shutil
import sys
import time

import numpy as np
import pyrtl

from pyrtlnet.inference_util import (
    display_image,
    display_outputs,
    quantized_model_prefix,
)
from pyrtlnet.numpy_inference import NumPyInference


def main() -> None:
    """Run pyrtlnet quantized inference on a Pynq Z2 FPGA board.

    This script should be copied to the board, along with all other required assets,
    with ``make deploy``. Then this script can be run on the board with::

        $ python fpga_inference.py
    """
    # Importing pynq currently takes ~8 seconds on a Pynq Z2, so let the user know.
    start = time.time()
    print("Importing pynq... ", end="", flush=True)
    import pynq  # noqa: PLC0415

    print(f"done ({time.time() - start:.1f} seconds)")

    parser = argparse.ArgumentParser(prog="fpga_inference.py")
    parser.add_argument("--start_image", type=int, default=0)
    parser.add_argument("--tensor_path", type=str, default=".")
    args = parser.parse_args()

    terminal_columns = shutil.get_terminal_size((80, 24)).columns
    np.set_printoptions(linewidth=terminal_columns)

    mnist_test_data_file = pathlib.Path(args.tensor_path) / "mnist_test_data.npz"
    if not mnist_test_data_file.exists():
        sys.exit(
            f"{mnist_test_data_file} not found. Copy mnist_test_data.npz to the "
            "board first."
        )

    # Load MNIST test data.
    mnist_test_data = np.load(str(mnist_test_data_file))
    test_images = mnist_test_data.get("test_images")
    test_labels = mnist_test_data.get("test_labels")

    tensor_file = pathlib.Path(args.tensor_path) / f"{quantized_model_prefix}.npz"
    if not tensor_file.exists():
        sys.exit(
            f"{tensor_file} not found. Copy {quantized_model_prefix}.npz to the board "
            "first."
        )

    # Load quantization metadata.
    numpy_inference = NumPyInference(quantized_model_name=tensor_file)

    test_index = args.start_image

    # Display the test image.
    test_image = test_images[test_index]
    test_batch = [test_image]
    print(f"PyRTL network input (#{test_index}):")
    display_image(test_image)
    print("test_image", test_image.shape, test_image.dtype, "\n")

    # Run PyRTL FPGA inference on the test image.

    # Load the pyrtlnet FPGA bitstream on the board.
    print("Loading bitstream... ", end="", flush=True)
    start = time.time()
    overlay = pynq.Overlay("pyrtlnet.bit")
    print(f"done ({time.time() - start:.1f} seconds)")

    # Prepare the test image.
    flat_batch = numpy_inference.preprocess_image(test_batch)
    # Convert the signed image data to raw byte values.
    for image_index in flat_batch.transpose():
        flat_image = flat_batch[image_index]
        flat_image = [
            pyrtl.infer_val_and_bitwidth(int(data), bitwidth=8, signed=True).value
            for data in flat_image
        ]

        # Find the smallest power of 2 that's larger than `len(flat_image)`.
        buffer_size = 2 ** (len(flat_image).bit_length())

        # Load the test image data in a Pynq buffer.
        buffer = pynq.allocate(shape=(buffer_size,), dtype=np.uint8)
        buffer[: len(flat_image)] = flat_image

        print("Sending image data via Pynq DMA")
        overlay.dma.sendchannel.transfer(buffer)

        # Retrieve layer1's argmax, which is stored in AXI-Lite register 0. The register
        # mapping is defined in `PyRTLInference._make_inference()`.
        print("Retrieving results\n")
        actual = overlay.pyrtlnet.read(0)
        print("pyrtlnet FPGA layer1 argmax:", actual, "\n")

        # Layer 0 outputs are in AXI-Lite registers 1-18. AXI registers are 32 bits,
        # and AXI addresses are byte addresses, so we multiply by 4.
        #
        # The values stored in each register are raw bit patterns, each representing an
        # 8-bit signed integer, so we call `val_to_signed_integer`
        # to reinterpret them as 8-bit signed integers.
        layer0_output = np.array(
            [
                [pyrtl.val_to_signed_integer(overlay.pyrtlnet.read(4 * i), bitwidth=8)]
                for i in range(1, 19)
            ],
            dtype=np.int8,
        )
        print(
            "pyrtlnet FPGA layer0 output (transposed)",
            layer0_output.shape,
            layer0_output.dtype,
        )
        print(layer0_output.transpose(), "\n")

        # Layer 1 outputs are in AXI-Lite registers 19-28.
        layer1_output = np.array(
            [
                [pyrtl.val_to_signed_integer(overlay.pyrtlnet.read(4 * i), bitwidth=8)]
                for i in range(19, 29)
            ],
            dtype=np.int8,
        )
        print(
            "pyrtlnet FPGA layer1 output (transposed)",
            layer1_output.shape,
            layer1_output.dtype,
        )
        print(layer1_output.transpose(), "\n")

        print(f"pyrtlnet FPGA network output (#{test_index}):")
        expected = test_labels[test_index]
        display_outputs(layer1_output, expected=expected, actual=actual)


if __name__ == "__main__":
    main()
