
*** Running vivado
    with args -log FIR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FIR.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 308.113 ; gain = 97.988
INFO: [Synth 8-638] synthesizing module 'FIR' [e:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/FIR/FIR/synth/FIR.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'FIR' (14#1) [e:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/FIR/FIR/synth/FIR.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 381.016 ; gain = 170.891
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 381.016 ; gain = 170.891
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 661.992 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 661.992 ; gain = 451.867
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 661.992 ; gain = 451.867
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 661.992 ; gain = 451.867
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 661.992 ; gain = 451.867
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 661.992 ; gain = 451.867
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 661.992 ; gain = 451.867
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 661.992 ; gain = 451.867
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 670.355 ; gain = 460.230
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 670.355 ; gain = 460.230
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 670.355 ; gain = 460.230
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 670.355 ; gain = 460.230
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 670.355 ; gain = 460.230
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 670.355 ; gain = 460.230
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 670.355 ; gain = 460.230

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |    13|
|2     |DSP48E1_1 |     1|
|3     |LUT1      |    12|
|4     |LUT2      |    39|
|5     |LUT3      |    79|
|6     |LUT4      |     4|
|7     |LUT5      |     3|
|8     |LUT6      |     5|
|9     |SRL16E    |   427|
|10    |SRLC32E   |     1|
|11    |FDRE      |   955|
|12    |FDSE      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 670.355 ; gain = 460.230
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 670.355 ; gain = 440.141
