#
# File created on Fri Mar 18 10:49:21 CET 2016
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[10],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[11],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[12],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[13],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[1],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[2],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[3],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[4],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[5],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[6],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[7],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[8],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[9],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[10],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[11],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[12],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[13],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[14],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[1],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[2],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[3],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[4],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[5],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[6],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[7],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[8],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_1/ADDRARDADDR[9],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[10],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[11],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[12],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[13],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[14],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[1],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[2],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[3],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[4],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[5],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[6],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[7],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[8],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_2/ADDRARDADDR[9],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_3/ADDRARDADDR[10],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_3/ADDRARDADDR[11],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_3/ADDRARDADDR[12],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_3/ADDRARDADDR[13],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_3/ADDRARDADDR[14],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_3/ADDRARDADDR[1],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_3/ADDRARDADDR[2],max,-14.034,49,31
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C,u_tcm0/U_RAM/RAM_reg_0_3/ADDRARDADDR[3],max,-14.034,49,31
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[10]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[10]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[11]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[11]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[12]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[12]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[13]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[13]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[14]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[14]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[15]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[15]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[16]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[16]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[17]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[17]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[18]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[18]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[19]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[19]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[1]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[1]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[20]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[20]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[21]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[21]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[22]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[22]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[23]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[23]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[24]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[24]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[25]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[25]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[26]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[26]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[27]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[27]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[28]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[28]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[29]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[29]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[2]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[2]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[30]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[30]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[31]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[31]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[3]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[3]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[4]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[4]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[5]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[5]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[6]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[6]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[7]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[7]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[8]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[8]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[9]/C,U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[9]/D,min,-4.767,1,1
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[0]/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[1]/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[1]/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[2]/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[2]/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[3]/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[3]/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/strobe_toggle_reg/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/strobe_sff/sync1_reg/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regA_reg[0]/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regB_reg[0]/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regA_reg[1]/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regB_reg[1]/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regA_reg[2]/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regB_reg[2]/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regA_reg[3]/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/regB_reg[3]/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/strobe_toggle_reg/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/strobe_sff/sync1_reg/D,min,-4.759,0,0
U_ADBG_TOP/i_dbg_wb/wb_biu_i/rdy_sync_reg/C,U_ADBG_TOP/i_dbg_wb/wb_biu_i/rdy_sync_tff1_reg/D,min,-4.759,0,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/D,min,0.076,1,0
