Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri May 16 19:38:56 2025

Timing Constraint:
-------------------------------------------------------
create_clock -name {clk} [get_ports {clk}] -period {20} -waveform {0.000 10.000}

Logical Constraint:
+----------------------------------------------------------------------------------------------+
| Object                                          | Attribute                     | Value     
+----------------------------------------------------------------------------------------------+
| p:clk                                           | PAP_MARK_DEBUG                | true      
| i:ND0                                           | PAP_MARK_DEBUG                | true      
| i:ND1                                           | PAP_MARK_DEBUG                | true      
| i:ND2[0]                                        | PAP_MARK_DEBUG                | true      
| i:ND2[1]                                        | PAP_MARK_DEBUG                | true      
| i:ND2[2]                                        | PAP_MARK_DEBUG                | true      
| i:ND2[3]                                        | PAP_MARK_DEBUG                | true      
| i:ND2[4]                                        | PAP_MARK_DEBUG                | true      
| i:ND2[5]                                        | PAP_MARK_DEBUG                | true      
| i:ND2[6]                                        | PAP_MARK_DEBUG                | true      
| i:ND2[7]                                        | PAP_MARK_DEBUG                | true      
| i:ND3                                           | PAP_MARK_DEBUG                | true      
| i:clk_ibuf                                      | PAP_MARK_DEBUG                | true      
| i:u_CORES/u_jtag_hub/N3                         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_23                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N237_1_inv                | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]             | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl           | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_8     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:baud_en                                       | PAP_MARK_DEBUG                | true      
| n:data_valid                                    | PAP_MARK_DEBUG                | true      
| n:nt_clk                                        | PAP_MARK_DEBUG                | true      
| n:u_CORES/drck_o                                | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+----------------------------------------------------------------------------------------------+

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tx           | output            | L24     | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| clk          | input             | R3      | 1.5       | LVCMOS15       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| rstn         | input             | G25     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| rx           | input             | L25     | 3.3       | LVCMOS33       |           | UNUSED         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| O                   | clk_ibuf                       | clkbufg_3         | ntclkbufg_0     | 252        
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | ntclkbufg_1     | 117        
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| baud_rate_gen_inst/N0                           | baud_rate_gen_inst/N0                           | 38         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 229        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 2          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 62         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart_rx_inst/N117                                                  | uart_rx_inst/N117                                                      | 3          
| uart_rx_inst/N150                                                  | uart_rx_inst/N150_3                                                    | 8          
| uart_rx_inst/N131                                                  | uart_rx_inst/N131                                                      | 8          
| uart_rx_inst/N90                                                   | uart_rx_inst/N117                                                      | 4          
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                              | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N851                           | u_CORES/u_debug_core_0/u0_trig_unit/N851                               | 31         
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 2          
| u_CORES/u_debug_core_0/u_Storage_Condition/N400                    | u_CORES/u_debug_core_0/u_Storage_Condition/N400                        | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N404                    | u_CORES/u_debug_core_0/u_Storage_Condition/N404                        | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N416                    | u_CORES/u_debug_core_0/u_Storage_Condition/N396                        | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N408                    | u_CORES/u_debug_core_0/u_Storage_Condition/N408                        | 9          
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                              | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 10         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N330            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N330_inv            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N274     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N274_inv     | 4          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                       | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                               | clkbufg_3                                                                    | 252        
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                    | 229        
| ntclkbufg_1                                                               | clkbufg_4                                                                    | 117        
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                  | 62         
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                     | 39         
| baud_rate_gen_inst/N0                                                     | baud_rate_gen_inst/N0                                                        | 38         
| u_CORES/u_debug_core_0/u0_trig_unit/N851                                  | u_CORES/u_debug_core_0/u0_trig_unit/N851                                     | 31         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                           | 29         
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                         | 25         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                  | 21         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                  | 20         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                  | 20         
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini             | 20         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                      | 20         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                      | 19         
| u_CORES/u_debug_core_0/u_Storage_Condition/N404                           | u_CORES/u_debug_core_0/u_Storage_Condition/N404                              | 14         
| u_CORES/capt_o                                                            | u_CORES/u_GTP_SCANCHAIN_PG                                                   | 11         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]                | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/N416                           | u_CORES/u_debug_core_0/u_Storage_Condition/N396                              | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                    | 10         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]                | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N400                           | u_CORES/u_debug_core_0/u_Storage_Condition/N400                              | 10         
| u_CORES/u_jtag_hub/N178                                                   | u_CORES/u_jtag_hub/N178_0                                                    | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N981                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_90                                  | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                    | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/N408                           | u_CORES/u_debug_core_0/u_Storage_Condition/N408                              | 9          
| u_CORES/u_debug_core_0/_N987                                              | u_CORES/u_debug_core_0/u0_trig_unit/N294[0]_8                                | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]                  | 9          
| uart_rx_inst/N131                                                         | uart_rx_inst/N131                                                            | 8          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                | 8          
| u_CORES/u_debug_core_0/conf_id_o [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]                | 8          
| u_CORES/u_debug_core_0/conf_id_o [1]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]                | 8          
| u_CORES/u_debug_core_0/conf_id_o [2]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]                | 8          
| uart_rx_inst/N150                                                         | uart_rx_inst/N150_3                                                          | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]                       | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]                      | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                      | 8          
| u_CORES/u_debug_core_0/conf_id_o [3]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]                | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]                  | 8          
| u_CORES/u_debug_core_0/u_hub_data_decode/N258                             | u_CORES/u_debug_core_0/u0_trig_unit/N294[0]_8                                | 8          
| u_CORES/u_debug_core_0/conf_id_o [4]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]                | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]                  | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]         | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]                  | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                | 7          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]                  | 7          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]                  | 7          
| u_CORES/u_debug_core_0/trigger                                            | u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]                     | 7          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                    | 7          
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                          | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/_N385                          | u_CORES/u_debug_core_0/u_Storage_Condition/N417_13                           | 7          
| u_CORES/u_debug_core_0/ram_radr [1]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]             | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]                    | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]                  | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]                    | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]                    | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                             | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]                  | 6          
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                                   | 6          
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                                | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p                | u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p      | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [4]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]                      | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]                  | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]                  | 6          
| u_CORES/u_jtag_hub/N180                                                   | u_CORES/u_jtag_hub/N180                                                      | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N982                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_90                                  | 6          
| u_CORES/u_debug_core_0/ram_radr [0]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]             | 6          
| nt_rx                                                                     | rx_ibuf                                                                      | 6          
| u_CORES/conf_sel [0]                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                            | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N255                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2                               | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]                  | 6          
| u_CORES/u_debug_core_0/ram_radr [4]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]             | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2]                | u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]     | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1]                | u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[1]     | 5          
| baud_en                                                                   | baud_rate_gen_inst/baud_en                                                   | 5          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                             | u_CORES/u_debug_core_0/u_hub_data_decode/N368                                | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [3]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]                      | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [2]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]                      | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [1]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]                      | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]                  | 5          
| u_CORES/u_debug_core_0/conf_rden [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]                        | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]     | 5          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N330                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N330_inv                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]                       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]                    | 5          
| u_CORES/u_debug_core_0/ram_radr [2]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]             | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]         | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]                       | 5          
| uart_rx_inst/state_reg [0]                                                | uart_rx_inst/state_reg[0]                                                    | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]                    | 4          
| u_CORES/u_debug_core_0/conf_reg_rbo [0]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]                      | 4          
| u_CORES/u_debug_core_0/conf_sel_int [22]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4                       | 4          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]         | 4          
| u_CORES/u_debug_core_0/ram_radr [3]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]             | 4          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 383      | 133200        | 1                  
| LUT                   | 261      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0.5      | 155           | 1                  
| IO                    | 12       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 1             | 100                
| USCM                  | 2        | 32            | 7                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.05 sec.


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                 
+-----------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/synthesize/uart_syn.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/synthesize/uart_syn.fic     
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart_map.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart_dmr.prt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.dmr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/dmr.db           
+-----------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 339 MB
Total CPU time to dev_map completion : 0h:0m:6s
Process Total CPU time to dev_map completion : 0h:0m:6s
Total real time to dev_map completion : 0h:0m:28s
