@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "000" on instance last_del[2:0].
@N: BN115 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/mlp_conv2d_top.sv":82:4:82:9|Removing instance nap_in (in view: work.mlp_conv2d_top(verilog)) of type view:work.t_AXI4_Z3186180(verilog) because it does not drive other instances.
@N: BN115 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/mlp_conv2d_top.sv":88:4:88:10|Removing instance nap_out (in view: work.mlp_conv2d_top(verilog)) of type view:work.t_AXI4_Z3186181(verilog) because it does not drive other instances.
@N: MO111 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/mlp_conv2d_top.sv":136:36:136:53|Tristate driver mlp_data_out_valid (in view: work.mlp_conv2d_top(verilog)) on net mlp_data_out_valid (in view: work.mlp_conv2d_top(verilog)) has its enable tied to GND.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":465:4:465:9|Removing sequential instance in_fifo_rd_en_d (in view: work.dataflow_control_Z3017380(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":406:4:406:9|Removing sequential instance in_fifo_rd_en (in view: work.dataflow_control_Z3017380(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: MO225 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":406:4:406:9|There are no possible illegal states for state machine un1_matrix_calc_state[1:0] (in view: work.dataflow_control_Z3017380(verilog)); safe FSM implementation is not required.
@N: MO225 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/dataflow_control.sv":406:4:406:9|There are no possible illegal states for state machine matrix_calc_state[1:0] (in view: work.dataflow_control_Z3017380(verilog)); safe FSM implementation is not required.
@N: MO225 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/out_fifo.sv":187:4:187:9|There are no possible illegal states for state machine addr_state[1:0] (in view: work.out_fifo_Z5190600(verilog)); safe FSM implementation is not required.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[4] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[3] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[2] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[1] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/rtl/reset_processor.sv":57:8:57:13|Removing sequential instance gb_per_clk\[0\]\.pipe_rstn[0] (in view: work.reset_processor_3s_1s_5s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: BN225 |Writing default property annotation file /mnt/d/Achronix/reference_design/noc_fpga_ref_design/Speedster7t_MLP_ref_designs_RD26/mlp_conv2d/src/syn/rev_1/mlp_conv2d_top.sap.
