
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.375 ; gain = 2.016 ; free physical = 19859 ; free virtual = 329721
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc" "*.svh"]] 
# }
# synth_design -top cavlc \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top cavlc -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17043
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 3247 ; free virtual = 299123
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cavlc' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc.v:41]
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_total_coeffs' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_read_total_coeffs.v:43]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_total_coeffs' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_read_total_coeffs.v:43]
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_levels' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_read_levels.v:44]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_levels' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_read_levels.v:44]
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_total_zeros' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_read_total_zeros.v:41]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_total_zeros' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_read_total_zeros.v:41]
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_run_befores' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_read_run_befores.v:41]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_run_befores' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_read_run_befores.v:41]
INFO: [Synth 8-6157] synthesizing module 'cavlc_len_gen' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_len_gen.v:41]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_len_gen' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_len_gen.v:41]
INFO: [Synth 8-6157] synthesizing module 'cavlc_fsm' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_fsm.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_fsm.v:95]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_fsm' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc_fsm.v:41]
INFO: [Synth 8-6155] done synthesizing module 'cavlc' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/cavlc.v:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 19420 ; free virtual = 315353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 17841 ; free virtual = 313790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 17817 ; free virtual = 313767
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cavlc_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE6 |                         00000001 |                         00000001
                 iSTATE1 |                         00000010 |                         00000010
                 iSTATE2 |                         00000100 |                         00000100
                 iSTATE4 |                         00001000 |                         00001000
                  iSTATE |                         00010000 |                         00010000
                 iSTATE0 |                         00100000 |                         00100000
                 iSTATE3 |                         01000000 |                         01000000
                 iSTATE5 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'cavlc_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 12497 ; free virtual = 308535
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 54    
	  16 Input    9 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 10    
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 9     
	   8 Input    4 Bit        Muxes := 12    
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 35    
	  10 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 28    
	   4 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 38    
	   3 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 8     
	   7 Input    2 Bit        Muxes := 6     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 42    
	  16 Input    1 Bit        Muxes := 46    
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 16035 ; free virtual = 312556
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 16029 ; free virtual = 312553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 18487 ; free virtual = 315019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24236 ; free virtual = 320821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24232 ; free virtual = 320817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24246 ; free virtual = 320831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24216 ; free virtual = 320802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24209 ; free virtual = 320795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24200 ; free virtual = 320786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    11|
|4     |LUT2   |   102|
|5     |LUT3   |    94|
|6     |LUT4   |   188|
|7     |LUT5   |   158|
|8     |LUT6   |   279|
|9     |MUXF7  |    32|
|10    |MUXF8  |     9|
|11    |FDCE   |   390|
|12    |FDPE   |     1|
|13    |IBUF   |    31|
|14    |OBUF   |   156|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+------------------------+------+
|      |Instance                  |Module                  |Cells |
+------+--------------------------+------------------------+------+
|1     |top                       |                        |  1463|
|2     |  cavlc_fsm               |cavlc_fsm               |   291|
|3     |  cavlc_len_gen           |cavlc_len_gen           |    17|
|4     |  cavlc_read_levels       |cavlc_read_levels       |   483|
|5     |  cavlc_read_run_befores  |cavlc_read_run_befores  |   202|
|6     |  cavlc_read_total_coeffs |cavlc_read_total_coeffs |   282|
+------+--------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24182 ; free virtual = 320768
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24255 ; free virtual = 320841
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 24252 ; free virtual = 320840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.484 ; gain = 0.000 ; free physical = 24337 ; free virtual = 320933
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.484 ; gain = 0.000 ; free physical = 22200 ; free virtual = 318828
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bead6709
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:03 . Memory (MB): peak = 2882.484 ; gain = 29.109 ; free physical = 21855 ; free virtual = 318488
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/util_temp_cavlc_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/timing_temp_cavlc_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2971.152 ; gain = 88.668 ; free physical = 21890 ; free virtual = 318757
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/power_temp_cavlc_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/cavlc/power_temp_cavlc_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:01:24 2022...
real 98.43
user 103.69
sys 16.61
