#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa8ef70 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0xb2bee0_0 .var "clock", 0 0;
v0xb27cd0_0 .net "decode_in_alu_out", 31 0, v0xb20530_0; 1 drivers
v0xb2c250_0 .net "decode_in_forwardAD", 0 0, v0xb1a510_0; 1 drivers
v0xb2c2d0_0 .net "decode_in_forwardBD", 0 0, v0xb1a650_0; 1 drivers
v0xb2c350_0 .net "decode_in_instrD", 31 0, v0xb29c80_0; 1 drivers
v0xb2c420_0 .net "decode_in_pc_plus_4", 31 0, v0xb29d00_0; 1 drivers
v0xb2c530_0 .net "decode_in_regWriteW", 0 0, v0xb1da20_0; 1 drivers
v0xb2c5b0_0 .net "decode_in_write_from_wb", 31 0, v0xb1c4b0_0; 1 drivers
v0xb2c710_0 .net "decode_in_write_register", 4 0, v0xb1d100_0; 1 drivers
v0xb2c790_0 .net "decode_reg_in_clr", 0 0, L_0xb31740; 1 drivers
v0xb2c810_0 .net "decode_reg_in_enable", 0 0, v0xb1b110_0; 1 drivers
v0xb2c890_0 .net "decode_reg_in_instr", 31 0, v0xb2a060_0; 1 drivers
v0xb2c910_0 .net "decode_reg_in_pc_plus_4", 31 0, v0xb2bf60_0; 1 drivers
v0xb2c9e0_0 .net "execute_in_ALUControlE", 2 0, v0xb23e40_0; 1 drivers
v0xb2cae0_0 .net "execute_in_ALUSrcE", 0 0, v0xb24090_0; 1 drivers
v0xb2cb60_0 .net "execute_in_ForwardAE", 1 0, v0xb1a5b0_0; 1 drivers
v0xb2ca60_0 .net "execute_in_ForwardBE", 1 0, v0xb1a700_0; 1 drivers
v0xb2cc70_0 .net "execute_in_ForwardExecVal", 31 0, v0xb1ebc0_0; 1 drivers
v0xb2cd90_0 .net "execute_in_ForwardMemVal", 31 0, v0xb1cec0_0; 1 drivers
v0xb2cea0_0 .net "execute_in_RdE", 4 0, v0xb238f0_0; 1 drivers
v0xb2ccf0_0 .net "execute_in_RegDstE", 0 0, v0xb23fb0_0; 1 drivers
v0xb2cfd0_0 .net "execute_in_RsE", 4 0, v0xb24420_0; 1 drivers
v0xb2cf20_0 .net "execute_in_RtE", 4 0, v0xb23980_0; 1 drivers
v0xb2d1a0_0 .net "execute_in_SignImmE", 31 0, v0xb23aa0_0; 1 drivers
v0xb2d050_0 .net "execute_in_reg1", 31 0, v0xb24250_0; 1 drivers
v0xb2d2f0_0 .net "execute_in_reg2", 31 0, v0xb24160_0; 1 drivers
v0xb2d220_0 .net "execute_reg_in_alu_ctrl", 2 0, v0xb26f30_0; 1 drivers
v0xb2d450_0 .net "execute_reg_in_alu_src", 0 0, v0xb26fd0_0; 1 drivers
v0xb2d370_0 .net "execute_reg_in_clr", 0 0, v0xb08680_0; 1 drivers
v0xb2d5c0_0 .net "execute_reg_in_instruction", 31 0, L_0xb307f0; 1 drivers
v0xb2d4d0_0 .net "execute_reg_in_mem_to_reg", 0 0, v0xb27420_0; 1 drivers
v0xb2d740_0 .net "execute_reg_in_mem_write", 0 0, v0xb274a0_0; 1 drivers
v0xb2d640_0 .net "execute_reg_in_rd1", 31 0, v0xb26290_0; 1 drivers
v0xb2d6c0_0 .net "execute_reg_in_rd2", 31 0, v0xb263a0_0; 1 drivers
v0xb2d850_0 .net "execute_reg_in_rdE", 4 0, L_0xb31080; 1 drivers
v0xb2da80_0 .net "execute_reg_in_reg_dst", 0 0, v0xb275d0_0; 1 drivers
v0xb2d960_0 .net "execute_reg_in_reg_write", 0 0, v0xb27680_0; 1 drivers
v0xb2d9e0_0 .net "execute_reg_in_rsD", 4 0, L_0xb30ea0; 1 drivers
v0xb2dc40_0 .net "execute_reg_in_rtD", 4 0, L_0xb30fe0; 1 drivers
v0xb2dcc0_0 .net "execute_reg_in_sign_immediate", 31 0, v0xb25c20_0; 1 drivers
v0xb2db00_0 .net "execute_reg_in_syscall", 0 0, v0xb27730_0; 1 drivers
v0xb2db80_0 .net "fetch_in_branch", 0 0, L_0xb30c90; 1 drivers
v0xb2df30_0 .net "fetch_in_branch_addr", 31 0, v0xb25810_0; 1 drivers
v0xb2e040_0 .net "fetch_in_enable", 0 0, v0xb1b230_0; 1 drivers
v0xb2dd40_0 .net "fetch_in_jump", 0 0, v0xb27250_0; 1 drivers
v0xb2e230_0 .net "fetch_in_jump_addr", 31 0, L_0xb31350; 1 drivers
v0xb2e0c0_0 .net "fetch_in_jump_reg", 0 0, v0xb272d0_0; 1 drivers
v0xb2e430_0 .net "fetch_in_jump_reg_adddr", 31 0, L_0xb31650; 1 drivers
v0xb2e2b0_0 .net "hazard_in_MemWriteM", 0 0, v0xb1fac0_0; 1 drivers
v0xb2e330_0 .net "hazard_in_MemtoRegE", 0 0, v0xb23b20_0; 1 drivers
v0xb2e3b0_0 .net "hazard_in_MemtoRegM", 0 0, v0xb20170_0; 1 drivers
v0xb2e650_0 .net "hazard_in_RegWriteE", 0 0, v0xb23d90_0; 1 drivers
v0xb2e4b0_0 .net "hazard_in_RegWriteM", 0 0, v0xb20220_0; 1 drivers
v0xb2e530_0 .net "hazard_in_RegWriteW", 0 0, v0xb1ddd0_0; 1 drivers
v0xb2e890_0 .net "hazard_in_RsD", 4 0, L_0xb30cf0; 1 drivers
v0xb2e910_0 .net "hazard_in_RsE", 4 0, v0xb22700_0; 1 drivers
v0xb2e6d0_0 .net "hazard_in_RtD", 4 0, L_0xb30f40; 1 drivers
v0xb2e7a0_0 .net "hazard_in_RtE", 4 0, v0xb22880_0; 1 drivers
v0xb2eb70_0 .net "hazard_in_RtM", 4 0, v0xb1f970_0; 1 drivers
v0xb2ebf0_0 .net "hazard_in_WriteRegE", 4 0, v0xb22500_0; 1 drivers
v0xb2e990_0 .net "hazard_in_WriteRegM", 4 0, L_0xb31800; 1 drivers
v0xb2ea60_0 .net "hazard_in_WriteRegW", 4 0, L_0xb31bf0; 1 drivers
v0xb2ee70_0 .net "hazard_in_branchD", 0 0, v0xb27050_0; 1 drivers
v0xb2ef80_0 .net "memory_in_ForwardMM", 0 0, v0xb1a7a0_0; 1 drivers
v0xb2ec70_0 .net "memory_in_MemToRegM", 0 0, v0xb20390_0; 1 drivers
v0xb2ecf0_0 .net "memory_in_MemWriteM", 0 0, v0xb204b0_0; 1 drivers
v0xb2ed70_0 .net "memory_in_RegWriteM", 0 0, v0xb200c0_0; 1 drivers
v0xb2f220_0 .net "memory_in_WriteRegM", 4 0, v0xb206b0_0; 1 drivers
v0xb2f000_0 .net "memory_in_WritedataM", 31 0, v0xb20410_0; 1 drivers
v0xb2f080_0 .net "memory_in_instruction", 31 0, v0xb20040_0; 1 drivers
v0xb2f150_0 .net "memory_in_resultW", 31 0, v0xb1cf40_0; 1 drivers
v0xb2f4e0_0 .net "memory_in_syscall", 0 0, v0xb1ffc0_0; 1 drivers
v0xb2f2a0_0 .net "memory_reg_in_ALUOutput", 31 0, v0xb20ad0_0; 1 drivers
v0xb2f320_0 .net "memory_reg_in_WriteDataE", 31 0, v0xb22bb0_0; 1 drivers
v0xb2f3f0_0 .net "memory_reg_in_WriteRegE", 4 0, v0xb22c30_0; 1 drivers
v0xb2f7c0_0 .net "memory_reg_in_instruction", 31 0, v0xb23c50_0; 1 drivers
v0xb2f560_0 .net "memory_reg_in_mem_to_reg", 0 0, v0xb23ee0_0; 1 drivers
v0xb2f630_0 .net "memory_reg_in_mem_write", 0 0, v0xb23bd0_0; 1 drivers
v0xb2f700_0 .net "memory_reg_in_reg_write", 0 0, v0xb23cd0_0; 1 drivers
v0xb2fac0_0 .net "memory_reg_in_syscall", 0 0, v0xb23770_0; 1 drivers
v0xb2f840_0 .net "wb_in_ALUOutW", 31 0, v0xb1dc10_0; 1 drivers
v0xb2f8c0_0 .net "wb_in_MemToRegW", 0 0, v0xb1dac0_0; 1 drivers
v0xb2f940_0 .net "wb_in_ReadDataW", 31 0, v0xb1db40_0; 1 drivers
v0xb2f9c0_0 .net "wb_in_WriteRegW", 4 0, v0xb1dd50_0; 1 drivers
v0xb2fdf0_0 .net "wb_in_a0", 31 0, v0xb25f30_0; 1 drivers
v0xb2ff00_0 .net "wb_in_instruction", 31 0, v0xb1d950_0; 1 drivers
v0xb2fb40_0 .net "wb_in_syscall", 0 0, v0xb1df50_0; 1 drivers
v0xb2fbc0_0 .net "wb_in_v0", 31 0, v0xb26bf0_0; 1 drivers
v0xb2fcd0_0 .net "wb_reg_in_ALUOut", 31 0, L_0xb2e1d0; 1 drivers
v0xb2fd50_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0xb318f0; 1 drivers
v0xb30260_0 .net "wb_reg_in_RD", 31 0, v0xb1e8f0_0; 1 drivers
v0xb302e0_0 .net "wb_reg_in_RegWriteW", 0 0, L_0xb319b0; 1 drivers
v0xb2ffd0_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0xb317a0; 1 drivers
v0xb300a0_0 .net "wb_reg_in_instruction", 31 0, L_0xb31a10; 1 drivers
RS_0x7f6760161b88 .resolv tri, L_0xb31950, L_0xb31a70, C4<z>, C4<z>;
v0xb30170_0 .net8 "wb_reg_in_syscall", 0 0, RS_0x7f6760161b88; 2 drivers
S_0xb29d80 .scope module, "fetch_module" "fetch" 2 131, 3 20, S_0xa8ef70;
 .timescale 0 0;
v0xb2b550_0 .alias "branch", 0 0, v0xb2db80_0;
v0xb2b5d0_0 .alias "branch_addr", 31 0, v0xb2df30_0;
v0xb2b650_0 .net "clk", 0 0, v0xb2bee0_0; 1 drivers
v0xb2b6d0_0 .net "constant_four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0xb2b7b0_0 .alias "enable", 0 0, v0xb2e040_0;
v0xb2b880_0 .net "if_jump", 31 0, v0xb2b180_0; 1 drivers
v0xb2b950_0 .alias "instr", 31 0, v0xb2c890_0;
v0xb2ba20_0 .alias "jump", 0 0, v0xb2dd40_0;
v0xb2baf0_0 .alias "jump_addr", 31 0, v0xb2e230_0;
v0xb2bbc0_0 .net "jump_or_not", 31 0, v0xb2acf0_0; 1 drivers
v0xb2bc40_0 .alias "jump_reg", 0 0, v0xb2e0c0_0;
v0xb2bcc0_0 .alias "jump_reg_addr", 31 0, v0xb2e430_0;
v0xb2bd90_0 .net "pc", 31 0, v0xb2a880_0; 1 drivers
v0xb2be60_0 .net "pc_f", 31 0, v0xb2a4d0_0; 1 drivers
v0xb2bf60_0 .var "pc_plus_4", 31 0;
v0xb2bfe0_0 .net "pc_plus_4_internal", 31 0, v0xb2b350_0; 1 drivers
E_0xb1b0a0 .event edge, v0xb2ac50_0;
S_0xb2b260 .scope module, "plus_4" "adder_four" 3 55, 4 11, S_0xb29d80;
 .timescale 0 0;
v0xb2b350_0 .var "adder_out", 31 0;
v0xb2b400_0 .alias "in1", 31 0, v0xb2be60_0;
v0xb2b4d0_0 .alias "in2", 31 0, v0xb2b6d0_0;
S_0xb2ada0 .scope module, "jump_reg_mux" "mux" 3 56, 5 12, S_0xb29d80;
 .timescale 0 0;
P_0xb2ae98 .param/l "SIZE" 5 19, +C4<011111>;
v0xb2af60_0 .alias "ctrl", 0 0, v0xb2e0c0_0;
v0xb2b050_0 .alias "input_one", 31 0, v0xb2e430_0;
v0xb2b0d0_0 .alias "input_zero", 31 0, v0xb2e230_0;
v0xb2b180_0 .var "out", 31 0;
E_0xb2af10 .event edge, v0xb272d0_0, v0xb28e20_0, v0xb28ad0_0;
S_0xb2a900 .scope module, "jump_mux" "mux" 3 57, 5 12, S_0xb29d80;
 .timescale 0 0;
P_0xb2a9f8 .param/l "SIZE" 5 19, +C4<011111>;
v0xb2aac0_0 .alias "ctrl", 0 0, v0xb2dd40_0;
v0xb2abb0_0 .alias "input_one", 31 0, v0xb2b880_0;
v0xb2ac50_0 .alias "input_zero", 31 0, v0xb2bfe0_0;
v0xb2acf0_0 .var "out", 31 0;
E_0xb2aa70 .event edge, v0xb27250_0, v0xb2ac50_0, v0xb2abb0_0;
S_0xb2a550 .scope module, "next_pc" "mux" 3 58, 5 12, S_0xb29d80;
 .timescale 0 0;
P_0xb293f8 .param/l "SIZE" 5 19, +C4<011111>;
v0xb2a640_0 .alias "ctrl", 0 0, v0xb2db80_0;
v0xb2a710_0 .alias "input_one", 31 0, v0xb2df30_0;
v0xb2a7e0_0 .alias "input_zero", 31 0, v0xb2bbc0_0;
v0xb2a880_0 .var "out", 31 0;
E_0xb28cf0 .event edge, v0xb247a0_0, v0xb2a7e0_0, v0xb25810_0;
S_0xb2a260 .scope module, "so_fetch" "reg_f" 3 59, 6 12, S_0xb29d80;
 .timescale 0 0;
v0xb2a350_0 .alias "clk", 0 0, v0xb2b650_0;
v0xb2a3d0_0 .alias "enable", 0 0, v0xb2e040_0;
v0xb2a450_0 .alias "in1", 31 0, v0xb2bd90_0;
v0xb2a4d0_0 .var "out1", 31 0;
S_0xb29e70 .scope module, "instr_mem" "instruction_memory" 3 61, 7 11, S_0xb29d80;
 .timescale 0 0;
v0xb29f60_0 .alias "addr", 31 0, v0xb2be60_0;
v0xb29fe0_0 .var/i "i", 31 0;
v0xb2a060_0 .var "instruction", 31 0;
v0xb2a0e0 .array "memory", 4198400 1048576, 31 0;
v0xb2a160_0 .var "real_addr", 31 0;
v0xb2a1e0_0 .var "set", 0 0;
E_0xb252e0 .event edge, v0xb29f60_0;
S_0xb29910 .scope module, "reg_d_module" "reg_d" 2 139, 8 15, S_0xa8ef70;
 .timescale 0 0;
v0xb29a00_0 .alias "clk", 0 0, v0xb2b650_0;
v0xb29a80_0 .alias "clr", 0 0, v0xb2c790_0;
v0xb29b00_0 .alias "enable", 0 0, v0xb2c810_0;
v0xb29b80_0 .alias "in1", 31 0, v0xb2c890_0;
v0xb29c00_0 .alias "in2", 31 0, v0xb2c910_0;
v0xb29c80_0 .var "out1", 31 0;
v0xb29d00_0 .var "out2", 31 0;
S_0xb242d0 .scope module, "decode_module" "decode" 2 143, 9 53, S_0xa8ef70;
 .timescale 0 0;
L_0xb30880 .functor NOT 1, v0xb2bee0_0, C4<0>, C4<0>, C4<0>;
L_0xb307f0 .functor BUFZ 32, v0xb29c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xb31650 .functor BUFZ 32, L_0xb31520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xb31740 .functor BUFZ 1, L_0xb30c90, C4<0>, C4<0>, C4<0>;
v0xb27860_0 .net *"_s14", 29 0, L_0xb30ac0; 1 drivers
v0xb278e0_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0xb27960_0 .net *"_s31", 3 0, L_0xb31190; 1 drivers
v0xb279e0_0 .net *"_s33", 25 0, L_0xb31230; 1 drivers
v0xb27a90_0 .net *"_s34", 1 0, C4<00>; 1 drivers
v0xb27b30_0 .net *"_s40", 31 0, L_0xb31520; 1 drivers
v0xb27bd0_0 .alias "alu_out", 31 0, v0xb27cd0_0;
v0xb27c50_0 .alias "clk", 0 0, v0xb2b650_0;
v0xb27d60_0 .net "equalD_rs_input", 31 0, v0xb25310_0; 1 drivers
v0xb27de0_0 .net "equalD_rt_input", 31 0, v0xb24e20_0; 1 drivers
v0xb27e60_0 .net "equals_output", 0 0, v0xb24950_0; 1 drivers
v0xb27f30_0 .alias "forwardAD", 0 0, v0xb2c250_0;
v0xb28000_0 .alias "forwardBD", 0 0, v0xb2c2d0_0;
v0xb280d0_0 .alias "instrD", 31 0, v0xb2c350_0;
v0xb281f0_0 .net "jal", 0 0, v0xb271a0_0; 1 drivers
v0xb282c0_0 .net "jal_address", 31 0, v0xb25510_0; 1 drivers
v0xb28150_0 .net "memRead", 0 0, v0xb27350_0; 1 drivers
v0xb28420_0 .alias "out1", 0 0, v0xb2db00_0;
v0xb28540_0 .alias "out10", 20 16, v0xb2dc40_0;
v0xb285c0_0 .alias "out11", 15 11, v0xb2d850_0;
v0xb284a0_0 .alias "out12", 31 0, v0xb2dcc0_0;
v0xb28740_0 .alias "out13", 0 0, v0xb2d740_0;
v0xb28880_0 .alias "out14", 31 0, v0xb2df30_0;
v0xb28900_0 .alias "out15", 0 0, v0xb2db80_0;
v0xb287c0_0 .alias "out15a", 0 0, v0xb2c790_0;
v0xb28a50_0 .alias "out16", 0 0, v0xb2dd40_0;
v0xb28980_0 .alias "out17", 0 0, v0xb2e0c0_0;
v0xb28bb0_0 .alias "out18", 0 0, v0xb2ee70_0;
v0xb28ad0_0 .alias "out19", 31 0, v0xb2e430_0;
v0xb28d20_0 .alias "out1a", 31 0, v0xb2d5c0_0;
v0xb28c30_0 .alias "out1b", 31 0, v0xb2fdf0_0;
v0xb28ea0_0 .alias "out1c", 31 0, v0xb2fbc0_0;
v0xb28da0_0 .alias "out2", 0 0, v0xb2d960_0;
v0xb28e20_0 .alias "out20", 31 0, v0xb2e230_0;
v0xb29040_0 .alias "out21", 25 21, v0xb2e890_0;
v0xb290c0_0 .alias "out22", 20 16, v0xb2e6d0_0;
v0xb28f20_0 .alias "out3", 0 0, v0xb2d4d0_0;
v0xb29270_0 .alias "out4", 2 0, v0xb2d220_0;
v0xb29140_0 .alias "out5", 0 0, v0xb2d450_0;
v0xb29430_0 .alias "out6", 0 0, v0xb2da80_0;
v0xb292f0_0 .alias "out7", 31 0, v0xb2d640_0;
v0xb29370_0 .alias "out8", 31 0, v0xb2d6c0_0;
v0xb29610_0 .alias "out9", 25 21, v0xb2d9e0_0;
v0xb29690_0 .alias "pc_plus_4_decoded", 31 0, v0xb2c420_0;
v0xb294b0_0 .alias "regWriteW", 0 0, v0xb2c530_0;
v0xb29580_0 .alias "write_from_wb", 31 0, v0xb2c5b0_0;
v0xb29890_0 .alias "write_register", 4 0, v0xb2c710_0;
L_0xb306b0 .part v0xb29c80_0, 26, 6;
L_0xb30750 .part v0xb29c80_0, 0, 6;
L_0xb308e0 .part v0xb29c80_0, 21, 5;
L_0xb30980 .part v0xb29c80_0, 16, 5;
L_0xb30a20 .part v0xb29c80_0, 0, 16;
L_0xb30ac0 .part v0xb25c20_0, 0, 30;
L_0xb30bf0 .concat [ 2 30 0 0], C4<00>, L_0xb30ac0;
L_0xb30cf0 .part v0xb29c80_0, 21, 5;
L_0xb30ea0 .part v0xb29c80_0, 21, 5;
L_0xb30f40 .part v0xb29c80_0, 16, 5;
L_0xb30fe0 .part v0xb29c80_0, 16, 5;
L_0xb31080 .part v0xb29c80_0, 11, 5;
L_0xb31190 .part v0xb29d00_0, 28, 4;
L_0xb31230 .part v0xb29c80_0, 0, 26;
L_0xb31350 .concat [ 2 26 4 0], C4<00>, L_0xb31230, L_0xb31190;
L_0xb31520 .array/port v0xb265e0, v0xb26290_0;
S_0xb26e40 .scope module, "controller" "control" 9 105, 10 23, S_0xb242d0;
 .timescale 0 0;
v0xb26f30_0 .var "aluOp", 2 0;
v0xb26fd0_0 .var "aluSrc", 0 0;
v0xb27050_0 .var "branch", 0 0;
v0xb27120_0 .net "funcCode", 5 0, L_0xb30750; 1 drivers
v0xb271a0_0 .var "jal", 0 0;
v0xb27250_0 .var "jump", 0 0;
v0xb272d0_0 .var "jumpRegister", 0 0;
v0xb27350_0 .var "memRead", 0 0;
v0xb27420_0 .var "memToReg", 0 0;
v0xb274a0_0 .var "memWrite", 0 0;
v0xb27550_0 .net "opcode", 31 26, L_0xb306b0; 1 drivers
v0xb275d0_0 .var "regDst", 0 0;
v0xb27680_0 .var "regWrite", 0 0;
v0xb27730_0 .var "syscall", 0 0;
E_0xb1d3e0 .event edge, v0xb27550_0, v0xb27120_0;
S_0xb25cd0 .scope module, "regs" "registers" 9 106, 11 23, S_0xb242d0;
 .timescale 0 0;
v0xb25f30_0 .var "a0", 31 0;
v0xb26020_0 .net "clk", 0 0, L_0xb30880; 1 drivers
v0xb260c0_0 .var/i "i", 31 0;
v0xb26160_0 .alias "jal", 0 0, v0xb281f0_0;
v0xb261e0_0 .alias "jal_address", 31 0, v0xb282c0_0;
v0xb26290_0 .var "read1", 31 0;
v0xb263a0_0 .var "read2", 31 0;
v0xb26470_0 .net "reg1", 25 21, L_0xb308e0; 1 drivers
v0xb26540_0 .net "reg2", 20 16, L_0xb30980; 1 drivers
v0xb265e0 .array "reg_mem", 0 31, 31 0;
v0xb26b70_0 .alias "reg_write", 0 0, v0xb2c530_0;
v0xb26bf0_0 .var "v0", 31 0;
v0xb26c70_0 .alias "write_data", 31 0, v0xb2c5b0_0;
v0xb26d40_0 .alias "write_reg", 4 0, v0xb2c710_0;
E_0xb25dc0/0 .event edge, v0xb26160_0, v0xb25510_0, v0xb1da20_0, v0xb1c4b0_0;
v0xb265e0_0 .array/port v0xb265e0, 0;
v0xb265e0_1 .array/port v0xb265e0, 1;
E_0xb25dc0/1 .event edge, v0xb1d100_0, v0xb26470_0, v0xb265e0_0, v0xb265e0_1;
v0xb265e0_2 .array/port v0xb265e0, 2;
v0xb265e0_3 .array/port v0xb265e0, 3;
v0xb265e0_4 .array/port v0xb265e0, 4;
v0xb265e0_5 .array/port v0xb265e0, 5;
E_0xb25dc0/2 .event edge, v0xb265e0_2, v0xb265e0_3, v0xb265e0_4, v0xb265e0_5;
v0xb265e0_6 .array/port v0xb265e0, 6;
v0xb265e0_7 .array/port v0xb265e0, 7;
v0xb265e0_8 .array/port v0xb265e0, 8;
v0xb265e0_9 .array/port v0xb265e0, 9;
E_0xb25dc0/3 .event edge, v0xb265e0_6, v0xb265e0_7, v0xb265e0_8, v0xb265e0_9;
v0xb265e0_10 .array/port v0xb265e0, 10;
v0xb265e0_11 .array/port v0xb265e0, 11;
v0xb265e0_12 .array/port v0xb265e0, 12;
v0xb265e0_13 .array/port v0xb265e0, 13;
E_0xb25dc0/4 .event edge, v0xb265e0_10, v0xb265e0_11, v0xb265e0_12, v0xb265e0_13;
v0xb265e0_14 .array/port v0xb265e0, 14;
v0xb265e0_15 .array/port v0xb265e0, 15;
v0xb265e0_16 .array/port v0xb265e0, 16;
v0xb265e0_17 .array/port v0xb265e0, 17;
E_0xb25dc0/5 .event edge, v0xb265e0_14, v0xb265e0_15, v0xb265e0_16, v0xb265e0_17;
v0xb265e0_18 .array/port v0xb265e0, 18;
v0xb265e0_19 .array/port v0xb265e0, 19;
v0xb265e0_20 .array/port v0xb265e0, 20;
v0xb265e0_21 .array/port v0xb265e0, 21;
E_0xb25dc0/6 .event edge, v0xb265e0_18, v0xb265e0_19, v0xb265e0_20, v0xb265e0_21;
v0xb265e0_22 .array/port v0xb265e0, 22;
v0xb265e0_23 .array/port v0xb265e0, 23;
v0xb265e0_24 .array/port v0xb265e0, 24;
v0xb265e0_25 .array/port v0xb265e0, 25;
E_0xb25dc0/7 .event edge, v0xb265e0_22, v0xb265e0_23, v0xb265e0_24, v0xb265e0_25;
v0xb265e0_26 .array/port v0xb265e0, 26;
v0xb265e0_27 .array/port v0xb265e0, 27;
v0xb265e0_28 .array/port v0xb265e0, 28;
v0xb265e0_29 .array/port v0xb265e0, 29;
E_0xb25dc0/8 .event edge, v0xb265e0_26, v0xb265e0_27, v0xb265e0_28, v0xb265e0_29;
v0xb265e0_30 .array/port v0xb265e0, 30;
v0xb265e0_31 .array/port v0xb265e0, 31;
E_0xb25dc0/9 .event edge, v0xb265e0_30, v0xb265e0_31, v0xb26540_0;
E_0xb25dc0 .event/or E_0xb25dc0/0, E_0xb25dc0/1, E_0xb25dc0/2, E_0xb25dc0/3, E_0xb25dc0/4, E_0xb25dc0/5, E_0xb25dc0/6, E_0xb25dc0/7, E_0xb25dc0/8, E_0xb25dc0/9;
S_0xb25a20 .scope module, "signs" "sign_extend" 9 107, 12 11, S_0xb242d0;
 .timescale 0 0;
v0xb25b60_0 .net "in", 15 0, L_0xb30a20; 1 drivers
v0xb25c20_0 .var "out", 31 0;
E_0xb25b10 .event edge, v0xb25b60_0;
S_0xb256b0 .scope module, "add_for_branch" "adder" 9 108, 13 11, S_0xb242d0;
 .timescale 0 0;
v0xb25810_0 .var "adder_out", 31 0;
v0xb258d0_0 .net "in1", 31 0, L_0xb30bf0; 1 drivers
v0xb25970_0 .alias "in2", 31 0, v0xb2c420_0;
E_0xb257a0 .event edge, v0xb258d0_0;
S_0xb253f0 .scope module, "add_for_jal" "adder" 9 109, 13 11, S_0xb242d0;
 .timescale 0 0;
v0xb25510_0 .var "adder_out", 31 0;
v0xb25590_0 .alias "in1", 31 0, v0xb2c420_0;
v0xb25610_0 .net "in2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0xb254e0 .event edge, v0xb25590_0;
S_0xb24f00 .scope module, "rd1_mux" "mux" 9 112, 5 12, S_0xb242d0;
 .timescale 0 0;
P_0xb24ff8 .param/l "SIZE" 5 19, +C4<011111>;
v0xb250a0_0 .alias "ctrl", 0 0, v0xb2c250_0;
v0xb25150_0 .alias "input_one", 31 0, v0xb27cd0_0;
v0xb25260_0 .alias "input_zero", 31 0, v0xb2d640_0;
v0xb25310_0 .var "out", 31 0;
E_0xb25070 .event edge, v0xb1a510_0, v0xb236f0_0, v0xb1e660_0;
S_0xb24ad0 .scope module, "rd2_mux" "mux" 9 113, 5 12, S_0xb242d0;
 .timescale 0 0;
P_0xb24bc8 .param/l "SIZE" 5 19, +C4<011111>;
v0xb24c40_0 .alias "ctrl", 0 0, v0xb2c2d0_0;
v0xb24cf0_0 .alias "input_one", 31 0, v0xb27cd0_0;
v0xb24d70_0 .alias "input_zero", 31 0, v0xb2d6c0_0;
v0xb24e20_0 .var "out", 31 0;
E_0xb21f50 .event edge, v0xb1a650_0, v0xb237f0_0, v0xb1e660_0;
S_0xb24820 .scope module, "branch_logic" "equals" 9 114, 14 10, S_0xb242d0;
 .timescale 0 0;
P_0xb22328 .param/l "SIZE" 14 20, +C4<011111>;
v0xb24950_0 .var "equal_inputs", 0 0;
v0xb249d0_0 .alias "input_0", 31 0, v0xb27d60_0;
v0xb24a50_0 .alias "input_1", 31 0, v0xb27de0_0;
E_0xb21260 .event edge, v0xb249d0_0, v0xb24a50_0;
S_0xb245b0 .scope module, "branch_and" "and_gate" 9 115, 15 11, S_0xb242d0;
 .timescale 0 0;
L_0xb30c90 .functor AND 1, v0xb24950_0, v0xb27050_0, C4<1>, C4<1>;
v0xb246a0_0 .alias "a", 0 0, v0xb27e60_0;
v0xb24720_0 .alias "b", 0 0, v0xb2ee70_0;
v0xb247a0_0 .alias "c", 0 0, v0xb2db80_0;
S_0xb22ed0 .scope module, "reg_e_module" "reg_e" 2 155, 16 43, S_0xa8ef70;
 .timescale 0 0;
v0xb22fc0_0 .alias "clk", 0 0, v0xb2b650_0;
v0xb23040_0 .alias "clr", 0 0, v0xb2d370_0;
v0xb230f0_0 .alias "in1", 0 0, v0xb2db00_0;
v0xb23170_0 .alias "in10", 20 16, v0xb2dc40_0;
v0xb23220_0 .alias "in11", 15 11, v0xb2d850_0;
v0xb232a0_0 .alias "in12", 31 0, v0xb2dcc0_0;
v0xb23320_0 .alias "in13", 0 0, v0xb2d740_0;
v0xb233a0_0 .alias "in16", 31 0, v0xb2d5c0_0;
v0xb23470_0 .alias "in2", 0 0, v0xb2d960_0;
v0xb234f0_0 .alias "in3", 0 0, v0xb2d4d0_0;
v0xb23570_0 .alias "in4", 2 0, v0xb2d220_0;
v0xb235f0_0 .alias "in5", 0 0, v0xb2d450_0;
v0xb23670_0 .alias "in6", 0 0, v0xb2da80_0;
v0xb236f0_0 .alias "in7", 31 0, v0xb2d640_0;
v0xb237f0_0 .alias "in8", 31 0, v0xb2d6c0_0;
v0xb23870_0 .alias "in9", 25 21, v0xb2d9e0_0;
v0xb23770_0 .var "out1", 0 0;
v0xb23980_0 .var "out10", 20 16;
v0xb238f0_0 .var "out11", 15 11;
v0xb23aa0_0 .var "out12", 31 0;
v0xb23bd0_0 .var "out13", 0 0;
v0xb23c50_0 .var "out16", 31 0;
v0xb23b20_0 .var "out17", 0 0;
v0xb23d90_0 .var "out18", 0 0;
v0xb23cd0_0 .var "out2", 0 0;
v0xb23ee0_0 .var "out3", 0 0;
v0xb23e40_0 .var "out4", 2 0;
v0xb24090_0 .var "out5", 0 0;
v0xb23fb0_0 .var "out6", 0 0;
v0xb24250_0 .var "out7", 31 0;
v0xb24160_0 .var "out8", 31 0;
v0xb24420_0 .var "out9", 25 21;
S_0xb207f0 .scope module, "execute_module" "execute" 2 164, 17 3, S_0xa8ef70;
 .timescale 0 0;
v0xb21ed0_0 .alias "ALUControlE", 2 0, v0xb2c9e0_0;
v0xb21f80_0 .alias "ALUOutput", 31 0, v0xb2f2a0_0;
v0xb22050_0 .alias "ALUSrcE", 0 0, v0xb2cae0_0;
v0xb220d0_0 .alias "ForwardAE", 1 0, v0xb2cb60_0;
v0xb221d0_0 .alias "ForwardBE", 1 0, v0xb2ca60_0;
v0xb222a0_0 .alias "ForwardExecVal", 31 0, v0xb2cc70_0;
v0xb22360_0 .net "ForwardHandlingReg2ALU", 31 0, v0xb214a0_0; 1 drivers
v0xb22430_0 .alias "ForwardMemVal", 31 0, v0xb2cd90_0;
v0xb22500_0 .var "Hazard_WriteRegE", 4 0;
v0xb22580_0 .alias "RdE", 4 0, v0xb2cea0_0;
v0xb22600_0 .alias "RegDstE", 0 0, v0xb2ccf0_0;
v0xb22680_0 .alias "RsE", 4 0, v0xb2cfd0_0;
v0xb22700_0 .var "RsEHazard", 4 0;
v0xb22780_0 .alias "RtE", 4 0, v0xb2cf20_0;
v0xb22880_0 .var "RtEHazard", 4 0;
v0xb22900_0 .alias "SignImmE", 31 0, v0xb2d1a0_0;
v0xb22800_0 .net "SrcAE", 31 0, v0xb219f0_0; 1 drivers
v0xb22a90_0 .net "SrcBE", 31 0, v0xb20f10_0; 1 drivers
v0xb22bb0_0 .var "WriteDataE", 31 0;
v0xb22c30_0 .var "WriteRegE", 4 0;
v0xb22b10_0 .net "WriteRegE_internal", 4 0, v0xb21e20_0; 1 drivers
v0xb22d60_0 .alias "reg1", 31 0, v0xb2d050_0;
v0xb22ce0_0 .alias "reg2", 31 0, v0xb2d2f0_0;
E_0xb1eae0 .event edge, v0xb20e70_0, v0xb21e20_0, v0xb22680_0, v0xb1f630_0;
S_0xb21a70 .scope module, "MuxWriteRegE" "mux" 17 47, 5 12, S_0xb207f0;
 .timescale 0 0;
P_0xb21b68 .param/l "SIZE" 5 19, +C4<0100>;
v0xb21c10_0 .alias "ctrl", 0 0, v0xb2ccf0_0;
v0xb21cd0_0 .alias "input_one", 4 0, v0xb2cea0_0;
v0xb21d70_0 .alias "input_zero", 4 0, v0xb2cf20_0;
v0xb21e20_0 .var "out", 4 0;
E_0xb21be0 .event edge, v0xb21c10_0, v0xb1f630_0, v0xb21cd0_0;
S_0xb21550 .scope module, "Mux3SrcAE" "mux3" 17 48, 18 13, S_0xb207f0;
 .timescale 0 0;
P_0xb21648 .param/l "SIZE" 18 21, +C4<011111>;
v0xb21720_0 .alias "ctrl", 1 0, v0xb2cb60_0;
v0xb217d0_0 .alias "input_00", 31 0, v0xb2d050_0;
v0xb21850_0 .alias "input_01", 31 0, v0xb2cd90_0;
v0xb21920_0 .alias "input_10", 31 0, v0xb2cc70_0;
v0xb219f0_0 .var "out", 31 0;
E_0xb216c0 .event edge, v0xb1a5b0_0, v0xb217d0_0, v0xb1cec0_0, v0xb1ebc0_0;
S_0xb20ff0 .scope module, "Mux3SrcBe" "mux3" 17 49, 18 13, S_0xb207f0;
 .timescale 0 0;
P_0xb210e8 .param/l "SIZE" 18 21, +C4<011111>;
v0xb211c0_0 .alias "ctrl", 1 0, v0xb2ca60_0;
v0xb21290_0 .alias "input_00", 31 0, v0xb2d2f0_0;
v0xb21310_0 .alias "input_01", 31 0, v0xb2cd90_0;
v0xb213c0_0 .alias "input_10", 31 0, v0xb2cc70_0;
v0xb214a0_0 .var "out", 31 0;
E_0xb21160 .event edge, v0xb1a700_0, v0xb21290_0, v0xb1cec0_0, v0xb1ebc0_0;
S_0xb20bb0 .scope module, "MuxSrcBE" "mux" 17 50, 5 12, S_0xb207f0;
 .timescale 0 0;
P_0xb1ee48 .param/l "SIZE" 5 19, +C4<011111>;
v0xb20d10_0 .alias "ctrl", 0 0, v0xb2cae0_0;
v0xb20dd0_0 .alias "input_one", 31 0, v0xb2d1a0_0;
v0xb20e70_0 .alias "input_zero", 31 0, v0xb22360_0;
v0xb20f10_0 .var "out", 31 0;
E_0xb20ce0 .event edge, v0xb20d10_0, v0xb20e70_0, v0xb20dd0_0;
S_0xb208e0 .scope module, "ALUE" "alu" 17 51, 19 13, S_0xb207f0;
 .timescale 0 0;
v0xb205e0_0 .alias "aluop", 2 0, v0xb2c9e0_0;
v0xb209d0_0 .alias "read_data1", 31 0, v0xb22800_0;
v0xb20a50_0 .alias "read_data2", 31 0, v0xb22a90_0;
v0xb20ad0_0 .var "result", 31 0;
E_0xb205b0 .event edge, v0xb205e0_0, v0xb209d0_0, v0xb20a50_0;
S_0xb1f880 .scope module, "reg_m_module" "reg_m" 2 171, 20 30, S_0xa8ef70;
 .timescale 0 0;
v0xb1f630_0 .alias "RtE", 4 0, v0xb2cf20_0;
v0xb1f970_0 .var "RtM", 4 0;
v0xb1f9f0_0 .alias "clk", 0 0, v0xb2b650_0;
v0xb1fac0_0 .var "hazard_in_MemWriteM", 0 0;
v0xb1fb70_0 .alias "in1", 0 0, v0xb2fac0_0;
v0xb1fbf0_0 .alias "in10", 31 0, v0xb2f7c0_0;
v0xb1fc70_0 .alias "in2", 0 0, v0xb2f700_0;
v0xb1fcf0_0 .alias "in3", 0 0, v0xb2f560_0;
v0xb1fdc0_0 .alias "in4", 0 0, v0xb2f630_0;
v0xb1fe40_0 .alias "in5", 31 0, v0xb2f2a0_0;
v0xb1fec0_0 .alias "in6", 31 0, v0xb2f320_0;
v0xb1ff40_0 .alias "in7", 4 0, v0xb2f3f0_0;
v0xb1ffc0_0 .var "out1", 0 0;
v0xb20040_0 .var "out10", 31 0;
v0xb20170_0 .var "out11", 0 0;
v0xb20220_0 .var "out12", 0 0;
v0xb200c0_0 .var "out2", 0 0;
v0xb20390_0 .var "out3", 0 0;
v0xb204b0_0 .var "out4", 0 0;
v0xb20530_0 .var "out5", 31 0;
v0xb20410_0 .var "out6", 31 0;
v0xb206b0_0 .var "out7", 4 0;
S_0xb1e0b0 .scope module, "memory_module" "memory" 2 179, 21 30, S_0xa8ef70;
 .timescale 0 0;
L_0xb317a0 .functor BUFZ 5, v0xb206b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0xb31800 .functor BUFZ 5, v0xb206b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0xb2e1d0 .functor BUFZ 32, v0xb20530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xb318f0 .functor BUFZ 1, v0xb20390_0, C4<0>, C4<0>, C4<0>;
L_0xb31950 .functor BUFZ 1, v0xb1ffc0_0, C4<0>, C4<0>, C4<0>;
L_0xb319b0 .functor BUFZ 1, v0xb200c0_0, C4<0>, C4<0>, C4<0>;
L_0xb31a10 .functor BUFZ 32, v0xb20040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xb31a70 .functor BUFZ 1, v0xb1ffc0_0, C4<0>, C4<0>, C4<0>;
v0xb1ea60_0 .alias "ALUOutM", 31 0, v0xb27cd0_0;
v0xb1eb10_0 .alias "ALUOutW", 31 0, v0xb2fcd0_0;
v0xb1ebc0_0 .var "ALUOut_forwarded", 31 0;
v0xb1ec40_0 .alias "ForwardMM", 0 0, v0xb2ef80_0;
v0xb1ed40_0 .alias "MemToRegM", 0 0, v0xb2ec70_0;
v0xb1edc0_0 .alias "MemWriteM", 0 0, v0xb2ecf0_0;
v0xb1ee80_0 .alias "MemtoRegM_out", 0 0, v0xb2fd50_0;
v0xb1ef00_0 .alias "RD", 31 0, v0xb30260_0;
v0xb1f020_0 .alias "RegWriteM", 0 0, v0xb2ed70_0;
v0xb1f0a0_0 .alias "RegWriteW", 0 0, v0xb302e0_0;
v0xb1f120_0 .alias "ResultW", 31 0, v0xb2f150_0;
v0xb1f1a0_0 .alias "WriteDataM", 31 0, v0xb2f000_0;
v0xb1f220_0 .net "WriteDataMuxOut", 31 0, v0xb1e470_0; 1 drivers
v0xb1f2f0_0 .alias "WriteRegM", 4 0, v0xb2f220_0;
v0xb1f3f0_0 .alias "WriteRegM_out", 4 0, v0xb2ffd0_0;
v0xb1f470_0 .alias "WriteRegM_out_hazard", 4 0, v0xb2e990_0;
v0xb1f370_0 .alias "instruction", 31 0, v0xb2f080_0;
v0xb1f5b0_0 .alias "instruction_out", 31 0, v0xb300a0_0;
v0xb1f6d0_0 .alias "syscall", 0 0, v0xb2f4e0_0;
v0xb1f750_0 .alias "syscall_out", 0 0, v0xb30170_0;
E_0xb1d330 .event edge, v0xb1e660_0;
S_0xb1e520 .scope module, "my_data_memory" "data_memory" 21 53, 22 13, S_0xb1e0b0;
 .timescale 0 0;
v0xb1e660_0 .alias "address", 31 0, v0xb27cd0_0;
v0xb1e720 .array "data_mem", 2147483644 2147418112, 31 0;
v0xb1e7a0_0 .var/i "i", 31 0;
v0xb1e840_0 .alias "mem_write", 0 0, v0xb2ecf0_0;
v0xb1e8f0_0 .var "read_data", 31 0;
v0xb1e9a0_0 .alias "write_data", 31 0, v0xb1f220_0;
E_0xb1e610 .event edge, v0xb1d6e0_0, v0xb1e660_0, v0xb1e840_0;
S_0xb1e1c0 .scope module, "forwardMM_mux" "mux" 21 54, 5 12, S_0xb1e0b0;
 .timescale 0 0;
P_0xb1cfc8 .param/l "SIZE" 5 19, +C4<011111>;
v0xb1de50_0 .alias "ctrl", 0 0, v0xb2ef80_0;
v0xb1e370_0 .alias "input_one", 31 0, v0xb2f150_0;
v0xb1e3f0_0 .alias "input_zero", 31 0, v0xb2f000_0;
v0xb1e470_0 .var "out", 31 0;
E_0xb1cd00 .event edge, v0xb1a7a0_0, v0xb1e3f0_0, v0xb1cf40_0;
S_0xb1d410 .scope module, "reg_w_module" "reg_w" 2 186, 23 23, S_0xa8ef70;
 .timescale 0 0;
v0xb1d530_0 .alias "clk", 0 0, v0xb2b650_0;
v0xb1d5e0_0 .alias "in2", 0 0, v0xb302e0_0;
v0xb1d660_0 .alias "in3", 0 0, v0xb2fd50_0;
v0xb1d6e0_0 .alias "in4", 31 0, v0xb30260_0;
v0xb1d790_0 .alias "in5", 31 0, v0xb2fcd0_0;
v0xb1d810_0 .alias "in6", 4 0, v0xb2ffd0_0;
v0xb1d8b0_0 .alias "instruction_in", 31 0, v0xb300a0_0;
v0xb1d950_0 .var "instruction_out", 31 0;
v0xb1da20_0 .var "out2", 0 0;
v0xb1dac0_0 .var "out3", 0 0;
v0xb1db40_0 .var "out4", 31 0;
v0xb1dc10_0 .var "out5", 31 0;
v0xb1dd50_0 .var "out6", 4 0;
v0xb1ddd0_0 .var "out7", 0 0;
v0xb1ded0_0 .alias "syscall_in", 0 0, v0xb30170_0;
v0xb1df50_0 .var "syscall_out", 0 0;
E_0xb1d500 .event posedge, v0xb1bd70_0;
S_0xb1c030 .scope module, "wb_module" "writeback" 2 193, 24 18, S_0xa8ef70;
 .timescale 0 0;
L_0xb31bf0 .functor BUFZ 5, v0xb1dd50_0, C4<00000>, C4<00000>, C4<00000>;
v0xb1cbe0_0 .alias "ALUOutW", 31 0, v0xb2f840_0;
v0xb1cc80_0 .alias "MemToRegW", 0 0, v0xb2f8c0_0;
v0xb1cd30_0 .alias "ReadDataW", 31 0, v0xb2f940_0;
v0xb1cde0_0 .alias "ResultW", 31 0, v0xb2c5b0_0;
v0xb1cec0_0 .var "ResultW_forwarded", 31 0;
v0xb1cf40_0 .var "ResultW_forwardedMM", 31 0;
v0xb1d000_0 .alias "WriteRegW", 4 0, v0xb2f9c0_0;
v0xb1d080_0 .alias "WriteRegW_out", 4 0, v0xb2ea60_0;
v0xb1d100_0 .var "WriteRegW_out_toRegisters", 4 0;
v0xb1d180_0 .alias "a0", 31 0, v0xb2fdf0_0;
v0xb1d200_0 .alias "instruction_in", 31 0, v0xb2ff00_0;
v0xb1d2b0_0 .alias "syscall_in", 0 0, v0xb2fb40_0;
v0xb1d360_0 .alias "v0", 31 0, v0xb2fbc0_0;
E_0xb1a6d0 .event edge, v0xb1d000_0, v0xb1c4b0_0;
S_0xb1c560 .scope module, "my_sys_call" "system_call" 24 34, 25 11, S_0xb1c030;
 .timescale 0 0;
v0xb1c710_0 .alias "a0", 31 0, v0xb2fdf0_0;
v0xb1c7d0_0 .var/i "clk_counter", 31 0;
v0xb1c870_0 .alias "instruction", 31 0, v0xb2ff00_0;
v0xb1c910_0 .var/i "num_instructions", 31 0;
v0xb1c9c0_0 .alias "syscall_control", 0 0, v0xb2fb40_0;
v0xb1ca60_0 .var/real "time_var", 0 0;
v0xb1cb40_0 .alias "v0", 31 0, v0xb2fbc0_0;
E_0xb1c650 .event edge, v0xb1c870_0;
E_0xb1c6c0 .event posedge, v0xb1c9c0_0;
S_0xb1c120 .scope module, "my_mux" "mux" 24 35, 5 12, S_0xb1c030;
 .timescale 0 0;
P_0xb1a828 .param/l "SIZE" 5 19, +C4<011111>;
v0xb1c2b0_0 .alias "ctrl", 0 0, v0xb2f8c0_0;
v0xb1c370_0 .alias "input_one", 31 0, v0xb2f940_0;
v0xb1c410_0 .alias "input_zero", 31 0, v0xb2f840_0;
v0xb1c4b0_0 .var "out", 31 0;
E_0xb1bc20 .event edge, v0xb1c2b0_0, v0xb1c410_0, v0xb1c370_0;
S_0xae7d10 .scope module, "hazard_module" "hazard" 2 199, 26 32, S_0xa8ef70;
 .timescale 0 0;
L_0xb31c50 .functor AND 1, v0xb27050_0, v0xb23d90_0, C4<1>, C4<1>;
L_0xb1ab30 .functor OR 1, L_0xb31cb0, L_0xb31de0, C4<0>, C4<0>;
L_0xb31fa0 .functor AND 1, L_0xb31c50, L_0xb1ab30, C4<1>, C4<1>;
L_0xb32050 .functor AND 1, v0xb27050_0, v0xb20170_0, C4<1>, C4<1>;
L_0xb32280 .functor OR 1, L_0xb320b0, L_0xb321e0, C4<0>, C4<0>;
L_0xb32330 .functor AND 1, L_0xb32050, L_0xb32280, C4<1>, C4<1>;
L_0xb32430 .functor OR 1, L_0xb31fa0, L_0xb32330, C4<0>, C4<0>;
L_0xb28b50 .functor OR 1, L_0xb32530, L_0xb325d0, C4<0>, C4<0>;
L_0xb327f0 .functor AND 1, L_0xb28b50, v0xb23b20_0, C4<1>, C4<1>;
v0xb08680_0 .var "FlushE", 0 0;
v0xb1a510_0 .var "ForwardAD", 0 0;
v0xb1a5b0_0 .var "ForwardAE", 1 0;
v0xb1a650_0 .var "ForwardBD", 0 0;
v0xb1a700_0 .var "ForwardBE", 1 0;
v0xb1a7a0_0 .var "ForwardMM", 0 0;
v0xb1a880_0 .alias "MemToRegE", 0 0, v0xb2e330_0;
v0xb1a920_0 .alias "MemToRegM", 0 0, v0xb2e3b0_0;
v0xb1aa10_0 .alias "MemWriteM", 0 0, v0xb2e2b0_0;
v0xb1aab0_0 .alias "RegWriteE", 0 0, v0xb2e650_0;
v0xb1abb0_0 .alias "RegWriteM", 0 0, v0xb2e4b0_0;
v0xb1ac50_0 .alias "RegWriteW", 0 0, v0xb2e530_0;
v0xb1ad60_0 .alias "RsD", 4 0, v0xb2e890_0;
v0xb1ae00_0 .alias "RsE", 4 0, v0xb2e910_0;
v0xb1af20_0 .alias "RtD", 4 0, v0xb2e6d0_0;
v0xb1afc0_0 .alias "RtE", 4 0, v0xb2e7a0_0;
v0xb1ae80_0 .alias "RtM", 4 0, v0xb2eb70_0;
v0xb1b110_0 .var "StallD", 0 0;
v0xb1b230_0 .var "StallF", 0 0;
v0xb1b2b0_0 .alias "WriteRegE", 4 0, v0xb2ebf0_0;
v0xb1b190_0 .alias "WriteRegM", 4 0, v0xb2e990_0;
v0xb1b3e0_0 .alias "WriteRegW", 4 0, v0xb2ea60_0;
v0xb1b330_0 .net *"_s0", 0 0, L_0xb31c50; 1 drivers
v0xb1b520_0 .net *"_s10", 0 0, L_0xb32050; 1 drivers
v0xb1b480_0 .net *"_s12", 0 0, L_0xb320b0; 1 drivers
v0xb1b670_0 .net *"_s14", 0 0, L_0xb321e0; 1 drivers
v0xb1b5c0_0 .net *"_s16", 0 0, L_0xb32280; 1 drivers
v0xb1b7d0_0 .net *"_s18", 0 0, L_0xb32330; 1 drivers
v0xb1b710_0 .net *"_s2", 0 0, L_0xb31cb0; 1 drivers
v0xb1b940_0 .net *"_s22", 0 0, L_0xb32530; 1 drivers
v0xb1b850_0 .net *"_s24", 0 0, L_0xb325d0; 1 drivers
v0xb1bac0_0 .net *"_s26", 0 0, L_0xb28b50; 1 drivers
v0xb1b9c0_0 .net *"_s4", 0 0, L_0xb31de0; 1 drivers
v0xb1bc50_0 .net *"_s6", 0 0, L_0xb1ab30; 1 drivers
v0xb1bb40_0 .net *"_s8", 0 0, L_0xb31fa0; 1 drivers
v0xb1bdf0_0 .alias "branchD", 0 0, v0xb2ee70_0;
v0xb1bcd0_0 .net "branchStall", 0 0, L_0xb32430; 1 drivers
v0xb1bd70_0 .alias "clk", 0 0, v0xb2b650_0;
v0xb1bfb0_0 .net "lwStall", 0 0, L_0xb327f0; 1 drivers
E_0xadc040/0 .event edge, v0xb1ae00_0, v0xb1b190_0, v0xb1abb0_0, v0xb1b3e0_0;
E_0xadc040/1 .event edge, v0xb1ac50_0, v0xb1afc0_0, v0xb1ad60_0, v0xb1af20_0;
E_0xadc040/2 .event edge, v0xb1bcd0_0, v0xb1bfb0_0, v0xb1ae80_0, v0xb1aa10_0;
E_0xadc040 .event/or E_0xadc040/0, E_0xadc040/1, E_0xadc040/2;
L_0xb31cb0 .cmp/eq 5, v0xb22500_0, L_0xb30cf0;
L_0xb31de0 .cmp/eq 5, v0xb22500_0, L_0xb30f40;
L_0xb320b0 .cmp/eq 5, L_0xb31800, L_0xb30cf0;
L_0xb321e0 .cmp/eq 5, L_0xb31800, L_0xb30f40;
L_0xb32530 .cmp/eq 5, L_0xb30cf0, v0xb22880_0;
L_0xb325d0 .cmp/eq 5, L_0xb30f40, v0xb22880_0;
    .scope S_0xb2b260;
T_0 ;
    %movi 8, 4194336, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2b350_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0xb2b260;
T_1 ;
    %wait E_0xb252e0;
    %load/v 8, v0xb2b400_0, 32;
    %load/v 40, v0xb2b4d0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2b350_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xb2ada0;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2b180_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0xb2ada0;
T_3 ;
    %wait E_0xb2af10;
    %load/v 8, v0xb2af60_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0xb2b0d0_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0xb2b050_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2b180_0, 0, 9;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xb2a900;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2acf0_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0xb2a900;
T_5 ;
    %wait E_0xb2aa70;
    %load/v 8, v0xb2aac0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0xb2ac50_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0xb2abb0_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2acf0_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xb2a550;
T_6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2a880_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0xb2a550;
T_7 ;
    %wait E_0xb28cf0;
    %load/v 8, v0xb2a640_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0xb2a7e0_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0xb2a710_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2a880_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xb2a260;
T_8 ;
    %movi 8, 4194336, 32;
    %set/v v0xb2a4d0_0, 8, 32;
    %end;
    .thread T_8;
    .scope S_0xb2a260;
T_9 ;
    %wait E_0xb1d500;
    %load/v 8, v0xb2a3d0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0xb2a450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2a4d0_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb29e70;
T_10 ;
    %wait E_0xb252e0;
    %load/v 8, v0xb29f60_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2a060_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0xb29f60_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2a160_0, 0, 8;
    %load/v 40, v0xb2a160_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0xb2a0e0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2a060_0, 0, 8;
T_10.1 ;
    %load/v 8, v0xb2a1e0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2a060_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb2a1e0_0, 0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xb29e70;
T_11 ;
    %movi 8, 1048576, 32;
    %set/v v0xb29fe0_0, 8, 32;
T_11.0 ;
    %load/v 8, v0xb29fe0_0, 32;
    %movi 40, 1052672, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_11.1, 5;
    %load/v 8, v0xb29fe0_0, 32;
    %mov 40, 39, 1;
    %subi 8, 1048576, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xb2a0e0, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xb29fe0_0, 32;
    %set/v v0xb29fe0_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 7 44 "$readmemh", "hello.v", v0xb2a0e0;
    %set/v v0xb2a1e0_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_0xb29d80;
T_12 ;
    %movi 8, 262146, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2bf60_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0xb29d80;
T_13 ;
    %wait E_0xb1b0a0;
    %load/v 8, v0xb2bfe0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb2bf60_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xb29910;
T_14 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb29c80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb29d00_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_0xb29910;
T_15 ;
    %wait E_0xb1d500;
    %load/v 8, v0xb29a80_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb29c80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb29d00_0, 0, 0;
T_15.0 ;
    %load/v 8, v0xb29b00_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0xb29b80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb29c80_0, 0, 8;
    %load/v 8, v0xb29c00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb29d00_0, 0, 8;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xb26e40;
T_16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb275d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27250_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb271a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb272d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27420_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb26f30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb274a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb26fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27730_0, 0, 0;
    %end;
    .thread T_16;
    .scope S_0xb26e40;
T_17 ;
    %wait E_0xb1d3e0;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb275d0_0, 0, 8;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 0, 6;
    %mov 9, 4, 1;
    %load/v 10, v0xb27120_0, 6;
    %cmpi/u 10, 3, 6;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 0, 6;
    %mov 9, 4, 1;
    %load/v 10, v0xb27120_0, 6;
    %cmpi/u 10, 8, 6;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0  T_17.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 0, 1; Return false value
T_17.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27250_0, 0, 9;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27120_0, 6;
    %cmpi/u 9, 3, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_17.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.5, 8;
T_17.3 ; End of true expr.
    %jmp/0  T_17.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.5;
T_17.4 ;
    %mov 9, 0, 1; Return false value
T_17.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb271a0_0, 0, 9;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27120_0, 6;
    %cmpi/u 9, 8, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb272d0_0, 0, 8;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0  T_17.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.8, 8;
T_17.6 ; End of true expr.
    %jmp/0  T_17.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.8;
T_17.7 ;
    %mov 9, 0, 1; Return false value
T_17.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27050_0, 0, 9;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27350_0, 0, 8;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27420_0, 0, 8;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb274a0_0, 0, 8;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb26fd0_0, 0, 8;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27680_0, 0, 8;
    %load/v 8, v0xb27550_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %mov 8, 4, 1;
    %load/v 9, v0xb27120_0, 6;
    %cmpi/u 9, 12, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_17.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.11, 8;
T_17.9 ; End of true expr.
    %jmp/0  T_17.10, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.11;
T_17.10 ;
    %mov 9, 0, 1; Return false value
T_17.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb27730_0, 0, 9;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27120_0, 6;
    %cmpi/u 9, 36, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.12, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb26f30_0, 0, 0;
    %jmp T_17.13;
T_17.12 ;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27120_0, 6;
    %cmpi/u 9, 37, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.14, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb26f30_0, 0, 8;
    %jmp T_17.15;
T_17.14 ;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27120_0, 6;
    %cmpi/u 9, 32, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb26f30_0, 0, 8;
    %jmp T_17.17;
T_17.16 ;
    %load/v 8, v0xb27550_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb27120_0, 6;
    %cmpi/u 9, 34, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 4, 6;
    %or 8, 4, 1;
    %load/v 9, v0xb27550_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.18, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb26f30_0, 0, 8;
    %jmp T_17.19;
T_17.18 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb26f30_0, 0, 1;
T_17.19 ;
T_17.17 ;
T_17.15 ;
T_17.13 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xb25cd0;
T_18 ;
    %set/v v0xb26290_0, 0, 32;
    %set/v v0xb263a0_0, 0, 32;
    %set/v v0xb25f30_0, 0, 32;
    %set/v v0xb26bf0_0, 0, 32;
    %set/v v0xb260c0_0, 0, 32;
T_18.0 ;
    %load/v 8, v0xb260c0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 3, v0xb260c0_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0xb265e0, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xb260c0_0, 32;
    %set/v v0xb260c0_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0xb25cd0;
T_19 ;
    %wait E_0xb25dc0;
    %delay 5, 0;
    %load/v 8, v0xb26160_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0xb261e0_0, 32;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xb265e0, 0, 8;
t_2 ;
T_19.0 ;
    %load/v 8, v0xb26b70_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v0xb26c70_0, 32;
    %ix/getv 3, v0xb26d40_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xb265e0, 0, 8;
t_3 ;
T_19.2 ;
    %ix/getv 3, v0xb26470_0;
    %load/av 8, v0xb265e0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb26290_0, 0, 8;
    %ix/getv 3, v0xb26540_0;
    %load/av 8, v0xb265e0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb263a0_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xb265e0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb26bf0_0, 0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xb265e0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25f30_0, 0, 8;
    %vpi_call 11 92 "$display", "$ra value: %d\011a0 value: %d\011v0 value: %d\011\012", &A<v0xb265e0, 31>, &A<v0xb265e0, 4>, &A<v0xb265e0, 2>;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xb25a20;
T_20 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25c20_0, 0, 0;
    %end;
    .thread T_20;
    .scope S_0xb25a20;
T_21 ;
    %wait E_0xb25b10;
    %load/v 8, v0xb25b60_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.0, 4;
    %load/x1p 56, v0xb25b60_0, 1;
    %jmp T_21.1;
T_21.0 ;
    %mov 56, 2, 1;
T_21.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25c20_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xb256b0;
T_22 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25810_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_0xb256b0;
T_23 ;
    %wait E_0xb257a0;
    %load/v 8, v0xb258d0_0, 32;
    %load/v 40, v0xb25970_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25810_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xb253f0;
T_24 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25510_0, 0, 0;
    %end;
    .thread T_24;
    .scope S_0xb253f0;
T_25 ;
    %wait E_0xb254e0;
    %load/v 8, v0xb25590_0, 32;
    %load/v 40, v0xb25610_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25510_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xb24f00;
T_26 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25310_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_0xb24f00;
T_27 ;
    %wait E_0xb25070;
    %load/v 8, v0xb250a0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_27.0, 8;
    %load/v 9, v0xb25260_0, 32;
    %jmp/1  T_27.2, 8;
T_27.0 ; End of true expr.
    %load/v 41, v0xb25150_0, 32;
    %jmp/0  T_27.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.2;
T_27.1 ;
    %mov 9, 41, 32; Return false value
T_27.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb25310_0, 0, 9;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xb24ad0;
T_28 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb24e20_0, 0, 0;
    %end;
    .thread T_28;
    .scope S_0xb24ad0;
T_29 ;
    %wait E_0xb21f50;
    %load/v 8, v0xb24c40_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_29.0, 8;
    %load/v 9, v0xb24d70_0, 32;
    %jmp/1  T_29.2, 8;
T_29.0 ; End of true expr.
    %load/v 41, v0xb24cf0_0, 32;
    %jmp/0  T_29.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_29.2;
T_29.1 ;
    %mov 9, 41, 32; Return false value
T_29.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb24e20_0, 0, 9;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xb24820;
T_30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb24950_0, 0, 0;
    %end;
    .thread T_30;
    .scope S_0xb24820;
T_31 ;
    %wait E_0xb21260;
    %load/v 8, v0xb249d0_0, 32;
    %load/v 40, v0xb24a50_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb24950_0, 0, 8;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xb22ed0;
T_32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23cd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23ee0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb23e40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb24090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23fb0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb24250_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb24160_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb24420_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb23980_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb238f0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb23aa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23bd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb23c50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23b20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23d90_0, 0, 0;
    %end;
    .thread T_32;
    .scope S_0xb22ed0;
T_33 ;
    %wait E_0xb1d500;
    %load/v 8, v0xb23040_0, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23770_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23cd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23ee0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb23e40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb24090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23fb0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb24250_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb24160_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb24420_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb23980_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb238f0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb23aa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23bd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb23c50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23b20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23d90_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0xb230f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23770_0, 0, 8;
    %load/v 8, v0xb23470_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23cd0_0, 0, 8;
    %load/v 8, v0xb234f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23ee0_0, 0, 8;
    %load/v 8, v0xb23570_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xb23e40_0, 0, 8;
    %load/v 8, v0xb235f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb24090_0, 0, 8;
    %load/v 8, v0xb23670_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23fb0_0, 0, 8;
    %load/v 8, v0xb236f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb24250_0, 0, 8;
    %load/v 8, v0xb237f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb24160_0, 0, 8;
    %load/v 8, v0xb23870_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb24420_0, 0, 8;
    %load/v 8, v0xb23170_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb23980_0, 0, 8;
    %load/v 8, v0xb23220_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb238f0_0, 0, 8;
    %load/v 8, v0xb232a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb23aa0_0, 0, 8;
    %load/v 8, v0xb23320_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23bd0_0, 0, 8;
    %load/v 8, v0xb233a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb23c50_0, 0, 8;
    %load/v 8, v0xb234f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23b20_0, 0, 8;
    %load/v 8, v0xb23470_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb23d90_0, 0, 8;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xb21a70;
T_34 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb21e20_0, 0, 0;
    %end;
    .thread T_34;
    .scope S_0xb21a70;
T_35 ;
    %wait E_0xb21be0;
    %load/v 8, v0xb21c10_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_35.0, 8;
    %load/v 9, v0xb21d70_0, 5;
    %jmp/1  T_35.2, 8;
T_35.0 ; End of true expr.
    %load/v 14, v0xb21cd0_0, 5;
    %jmp/0  T_35.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_35.2;
T_35.1 ;
    %mov 9, 14, 5; Return false value
T_35.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb21e20_0, 0, 9;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0xb21550;
T_36 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb219f0_0, 0, 0;
    %end;
    .thread T_36;
    .scope S_0xb21550;
T_37 ;
    %wait E_0xb216c0;
    %load/v 8, v0xb21720_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_37.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_37.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_37.2, 6;
    %jmp T_37.3;
T_37.0 ;
    %load/v 8, v0xb217d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb219f0_0, 0, 8;
    %jmp T_37.3;
T_37.1 ;
    %load/v 8, v0xb21850_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb219f0_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %load/v 8, v0xb21920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb219f0_0, 0, 8;
    %jmp T_37.3;
T_37.3 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xb20ff0;
T_38 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb214a0_0, 0, 0;
    %end;
    .thread T_38;
    .scope S_0xb20ff0;
T_39 ;
    %wait E_0xb21160;
    %load/v 8, v0xb211c0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_39.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_39.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_39.2, 6;
    %jmp T_39.3;
T_39.0 ;
    %load/v 8, v0xb21290_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb214a0_0, 0, 8;
    %jmp T_39.3;
T_39.1 ;
    %load/v 8, v0xb21310_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb214a0_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v0xb213c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb214a0_0, 0, 8;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xb20bb0;
T_40 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20f10_0, 0, 0;
    %end;
    .thread T_40;
    .scope S_0xb20bb0;
T_41 ;
    %wait E_0xb20ce0;
    %load/v 8, v0xb20d10_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_41.0, 8;
    %load/v 9, v0xb20e70_0, 32;
    %jmp/1  T_41.2, 8;
T_41.0 ; End of true expr.
    %load/v 41, v0xb20dd0_0, 32;
    %jmp/0  T_41.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_41.2;
T_41.1 ;
    %mov 9, 41, 32; Return false value
T_41.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20f10_0, 0, 9;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xb208e0;
T_42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20ad0_0, 0, 0;
    %end;
    .thread T_42;
    .scope S_0xb208e0;
T_43 ;
    %wait E_0xb205b0;
    %load/v 8, v0xb205e0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_43.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_43.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_43.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_43.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_43.4, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20ad0_0, 0, 0;
    %jmp T_43.6;
T_43.0 ;
    %load/v 8, v0xb209d0_0, 32;
    %load/v 40, v0xb20a50_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20ad0_0, 0, 8;
    %jmp T_43.6;
T_43.1 ;
    %load/v 8, v0xb209d0_0, 32;
    %load/v 40, v0xb20a50_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20ad0_0, 0, 8;
    %jmp T_43.6;
T_43.2 ;
    %load/v 8, v0xb209d0_0, 32;
    %load/v 40, v0xb20a50_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20ad0_0, 0, 8;
    %jmp T_43.6;
T_43.3 ;
    %load/v 8, v0xb209d0_0, 32;
    %load/v 40, v0xb20a50_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20ad0_0, 0, 8;
    %jmp T_43.6;
T_43.4 ;
    %load/v 8, v0xb209d0_0, 32;
    %load/v 40, v0xb20a50_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_43.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_43.9, 8;
T_43.7 ; End of true expr.
    %jmp/0  T_43.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_43.9;
T_43.8 ;
    %mov 9, 0, 32; Return false value
T_43.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20ad0_0, 0, 9;
    %jmp T_43.6;
T_43.6 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xb207f0;
T_44 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb22880_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb22700_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb22c30_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb22500_0, 0, 0;
    %end;
    .thread T_44;
    .scope S_0xb207f0;
T_45 ;
    %wait E_0xb1eae0;
    %load/v 8, v0xb22360_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb22bb0_0, 0, 8;
    %load/v 8, v0xb22b10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb22c30_0, 0, 8;
    %load/v 8, v0xb22b10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb22500_0, 0, 8;
    %load/v 8, v0xb22680_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb22700_0, 0, 8;
    %load/v 8, v0xb22780_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb22880_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xb1f880;
T_46 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1ffc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb200c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb20390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb204b0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20530_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20410_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb206b0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20040_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb20170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb20220_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb1f970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1fac0_0, 0, 0;
    %end;
    .thread T_46;
    .scope S_0xb1f880;
T_47 ;
    %wait E_0xb1d500;
    %load/v 8, v0xb1fb70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1ffc0_0, 0, 8;
    %load/v 8, v0xb1fc70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb200c0_0, 0, 8;
    %load/v 8, v0xb1fcf0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb20390_0, 0, 8;
    %load/v 8, v0xb1fdc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb204b0_0, 0, 8;
    %load/v 8, v0xb1fe40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20530_0, 0, 8;
    %load/v 8, v0xb1fec0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20410_0, 0, 8;
    %load/v 8, v0xb1ff40_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb206b0_0, 0, 8;
    %load/v 8, v0xb1fbf0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb20040_0, 0, 8;
    %load/v 8, v0xb1fcf0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb20170_0, 0, 8;
    %load/v 8, v0xb1fc70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb20220_0, 0, 8;
    %load/v 8, v0xb1f630_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb1f970_0, 0, 8;
    %load/v 8, v0xb1fdc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1fac0_0, 0, 8;
    %jmp T_47;
    .thread T_47;
    .scope S_0xb1e520;
T_48 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1e8f0_0, 0, 0;
    %movi 8, 2147418112, 32;
    %set/v v0xb1e7a0_0, 8, 32;
T_48.0 ;
    %load/v 8, v0xb1e7a0_0, 32;
    %movi 40, 2147483644, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_48.1, 5;
    %load/v 8, v0xb1e7a0_0, 32;
    %mov 40, 39, 1;
    %subi 8, 2147418112, 33;
    %ix/get/s 3, 8, 33;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xb1e720, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xb1e7a0_0, 32;
    %set/v v0xb1e7a0_0, 8, 32;
    %jmp T_48.0;
T_48.1 ;
    %end;
    .thread T_48;
    .scope S_0xb1e520;
T_49 ;
    %wait E_0xb1e610;
    %load/v 8, v0xb1e840_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_49.0, 4;
    %load/v 8, v0xb1e9a0_0, 32;
    %load/v 40, v0xb1e660_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xb1e720, 0, 8;
t_5 ;
T_49.0 ;
    %load/v 8, v0xb1e840_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_49.2, 4;
    %load/v 8, v0xb1e660_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_49.4, 5;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1e8f0_0, 0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/v 40, v0xb1e660_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0xb1e720, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1e8f0_0, 0, 8;
T_49.5 ;
T_49.2 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xb1e1c0;
T_50 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1e470_0, 0, 0;
    %end;
    .thread T_50;
    .scope S_0xb1e1c0;
T_51 ;
    %wait E_0xb1cd00;
    %load/v 8, v0xb1de50_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_51.0, 8;
    %load/v 9, v0xb1e3f0_0, 32;
    %jmp/1  T_51.2, 8;
T_51.0 ; End of true expr.
    %load/v 41, v0xb1e370_0, 32;
    %jmp/0  T_51.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_51.2;
T_51.1 ;
    %mov 9, 41, 32; Return false value
T_51.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1e470_0, 0, 9;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0xb1e0b0;
T_52 ;
    %wait E_0xb1d330;
    %load/v 8, v0xb1ea60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1ebc0_0, 0, 8;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0xb1e0b0;
T_53 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1ebc0_0, 0, 0;
    %end;
    .thread T_53;
    .scope S_0xb1d410;
T_54 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1da20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1dac0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1db40_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1dc10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb1dd50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1ddd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1d950_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1df50_0, 0, 0;
    %end;
    .thread T_54;
    .scope S_0xb1d410;
T_55 ;
    %wait E_0xb1d500;
    %load/v 8, v0xb1d5e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1da20_0, 0, 8;
    %load/v 8, v0xb1d660_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1dac0_0, 0, 8;
    %load/v 8, v0xb1d6e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1db40_0, 0, 8;
    %load/v 8, v0xb1d790_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1dc10_0, 0, 8;
    %load/v 8, v0xb1d810_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb1dd50_0, 0, 8;
    %load/v 8, v0xb1d5e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1ddd0_0, 0, 8;
    %load/v 8, v0xb1d8b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1d950_0, 0, 8;
    %load/v 8, v0xb1ded0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1df50_0, 0, 8;
    %jmp T_55;
    .thread T_55;
    .scope S_0xb1c560;
T_56 ;
    %set/v v0xb1c7d0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0xb1c560;
T_57 ;
    %set/v v0xb1c910_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0xb1c560;
T_58 ;
    %loadi/wr 4, 0, 4065; load=0.00000
    %set/wr v0xb1ca60_0, 4;
    %end;
    .thread T_58;
    .scope S_0xb1c560;
T_59 ;
    %vpi_call 25 22 "$timeformat", 4'sb1101, 3'sb010, "ms", 5'sb01010;
    %vpi_func/r 25 23 "$realtime", 4;
    %set/wr v0xb1ca60_0, 4;
    %end;
    .thread T_59;
    .scope S_0xb1c560;
T_60 ;
    %wait E_0xb1c6c0;
    %load/v 8, v0xb1c7d0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xb1c7d0_0, 8, 32;
    %load/v 8, v0xb1c870_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 12, 6;
    %mov 8, 4, 1;
    %load/v 9, v0xb1c9c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_60.0, 8;
    %vpi_call 25 30 "$display", "SYSCALL CALLED";
    %load/v 8, v0xb1cb40_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_60.2, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_60.3, 6;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_60.4, 6;
    %vpi_call 25 39 "$display", "DEFAULT CASE IN SYSTEM_CALL";
    %jmp T_60.6;
T_60.2 ;
    %vpi_call 25 33 "$display", "a0 is: %d", v0xb1c710_0;
    %jmp T_60.6;
T_60.3 ;
    %vpi_call 25 35 "$finish";
    %jmp T_60.6;
T_60.4 ;
    %vpi_call 25 37 "$display", "CHOO CHOO MOTHERFUCKER!!!";
    %jmp T_60.6;
T_60.6 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0xb1c560;
T_61 ;
    %wait E_0xb1c650;
    %load/v 8, v0xb1c910_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0xb1c910_0, 8, 32;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0xb1c120;
T_62 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1c4b0_0, 0, 0;
    %end;
    .thread T_62;
    .scope S_0xb1c120;
T_63 ;
    %wait E_0xb1bc20;
    %load/v 8, v0xb1c2b0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_63.0, 8;
    %load/v 9, v0xb1c410_0, 32;
    %jmp/1  T_63.2, 8;
T_63.0 ; End of true expr.
    %load/v 41, v0xb1c370_0, 32;
    %jmp/0  T_63.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_63.2;
T_63.1 ;
    %mov 9, 41, 32; Return false value
T_63.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1c4b0_0, 0, 9;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0xb1c030;
T_64 ;
    %wait E_0xb1a6d0;
    %load/v 8, v0xb1d000_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb1d100_0, 0, 8;
    %load/v 8, v0xb1cde0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1cec0_0, 0, 8;
    %load/v 8, v0xb1cde0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1cf40_0, 0, 8;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0xb1c030;
T_65 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xb1cec0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xb1d100_0, 0, 0;
    %end;
    .thread T_65;
    .scope S_0xae7d10;
T_66 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1b230_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1b110_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1a510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1a650_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xb1a700_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xb1a5b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb08680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1a7a0_0, 0, 0;
    %end;
    .thread T_66;
    .scope S_0xae7d10;
T_67 ;
    %wait E_0xadc040;
    %load/v 8, v0xb1ae00_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xb1ae00_0, 5;
    %load/v 14, v0xb1b190_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb1abb0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xb1a5b0_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/v 8, v0xb1ae00_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xb1ae00_0, 5;
    %load/v 14, v0xb1b3e0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb1ac50_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xb1a5b0_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xb1a5b0_0, 0, 0;
T_67.3 ;
T_67.1 ;
    %load/v 8, v0xb1afc0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xb1afc0_0, 5;
    %load/v 14, v0xb1b190_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb1abb0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xb1a700_0, 0, 8;
    %jmp T_67.5;
T_67.4 ;
    %load/v 8, v0xb1afc0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xb1afc0_0, 5;
    %load/v 14, v0xb1b3e0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb1ac50_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xb1a700_0, 0, 8;
    %jmp T_67.7;
T_67.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xb1a700_0, 0, 0;
T_67.7 ;
T_67.5 ;
    %load/v 8, v0xb1ad60_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xb1ad60_0, 5;
    %load/v 14, v0xb1b190_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb1abb0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1a510_0, 0, 8;
    %load/v 8, v0xb1af20_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xb1af20_0, 5;
    %load/v 14, v0xb1b190_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb1abb0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1a650_0, 0, 8;
    %load/v 8, v0xb1bcd0_0, 1;
    %load/v 9, v0xb1bfb0_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1b230_0, 0, 8;
    %load/v 8, v0xb1bcd0_0, 1;
    %load/v 9, v0xb1bfb0_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1b110_0, 0, 8;
    %load/v 8, v0xb1bcd0_0, 1;
    %load/v 9, v0xb1bfb0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb08680_0, 0, 8;
    %load/v 8, v0xb1ae80_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xb1ae80_0, 5;
    %load/v 14, v0xb1b3e0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb1ac50_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xb1aa10_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xb1a7a0_0, 0, 8;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0xa8ef70;
T_68 ;
    %set/v v0xb2bee0_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0xa8ef70;
T_69 ;
    %delay 10, 0;
    %load/v 8, v0xb2bee0_0, 1;
    %inv 8, 1;
    %set/v v0xb2bee0_0, 8, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0xa8ef70;
T_70 ;
    %vpi_call 2 223 "$dumpfile", "pipeline_overview.vcd";
    %vpi_call 2 224 "$dumpvars", 1'sb0, S_0xa8ef70;
    %end;
    .thread T_70;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/fetch.v";
    "src/adder_four.v";
    "src/mux.v";
    "src/reg_f.v";
    "src/instruction_memory.v";
    "src/reg_d.v";
    "src/decode.v";
    "src/control.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/adder.v";
    "src/equals.v";
    "src/and_gate.v";
    "src/reg_e.v";
    "src/execute.v";
    "src/mux3.v";
    "src/alu.v";
    "src/reg_m.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/reg_w.v";
    "src/writeback.v";
    "src/system_call.v";
    "src/hazard.v";
