
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP3 for linux64 - Jan 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ischo/.synopsys_dc_gui/preferences.tcl
Mon Nov  6 10:26:39 2023
#--------------------------------------------------------------------------------
# Author: Jinwook Jung
# Revised by Insu Cho
# Last Modification: 2023-07-27
#--------------------------------------------------------------------------------
set CURRENT_DIR [pwd]
/home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32
#source -echo -verbose $ROOT_DIR/000_SETUP/dc_setup.tcl
source -echo -verbose $ROOT_DIR/scripts/dc_setup_snps32.tcl
#!/usr/bin/tclsh
#-----------------------------------------------------------------------------------------
# dc_setup.tcl 
# Description: DCRM setup for top-down flow / RM Version: H-2013.03 (April 15, 2013)
# Last Modified: 2016/05/26
# Author: Jinwook Jung
#-----------------------------------------------------------------------------------------
#source /home/sam28/sunwha/LOW_ASPECT/000_SETUP/common_setup.tcl
#source /home/sam28/sunwha/LOW_ASPECT/000_SETUP/dc_setup_filenames.tcl
#set curr_path  /home/sam28/ygjung/decap_insertion/dc/scripts
#source ${ROOT_DIR}/scripts/common_setup_14nm.tcl
source ${ROOT_DIR}/scripts/common_setup_snps32.tcl
RM-Info: Running script /home/ischo/github/PGC-Resizing/101_DC/scripts/common_setup_snps32.tcl

RM-Info: Completed script /home/ischo/github/PGC-Resizing/101_DC/scripts/common_setup_snps32.tcl

source ${ROOT_DIR}/scripts/dc_setup_filenames.tcl
Info: Running script /home/ischo/github/PGC-Resizing/101_DC/scripts/dc_setup_filenames.tcl

Info: Completed script /home/ischo/github/PGC-Resizing/101_DC/scripts/dc_setup_filenames.tcl

puts "Info: Running script [info script]\n"
Info: Running script /home/ischo/github/PGC-Resizing/101_DC/scripts/dc_setup_snps32.tcl

# /* Setup Variables */
if {$synopsys_program_name == "dc_shell"} {
	set DC_NUM_CORES 2
	set_host_options -max_cores $DC_NUM_CORES
	
	# Change alib_library_analysis_path to point to a central cache of analyzed libraries
	# to save runtime and disk space.  The following setting only reflects the
	# default value and should be changed to a central location for best results.
	#set_app_var alib_library_analysis_path "/home/sam28/sunwha/CTS_PWR/200_ICC/synopsys_env/.synopsys_cache/alib" 
	#set_app_var alib_library_analysis_path "/home/sam28/ygjung/decap_insertion/icc2/synopsys_env/.synopsys_cache/alib" 

	# Add any additional Design Compiler variables needed here
	#set_app_var ...
}
1
# Enter the list of source RTL files if reading from RTL
set RTL_SOURCE_FILES ${rm_rtl_src}
# the location of the output files.
set REPORTS_DIR [format %s%s $CURRENT_DIR "/reports"]
/home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/reports
set RESULTS_DIR [format %s%s $CURRENT_DIR "/results"]
/home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results
file mkdir ${REPORTS_DIR}
file mkdir ${RESULTS_DIR}
# Search path and libraries
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
.          /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm         /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_hvt/db_nldm         /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_lvt/db_nldm 	    /home/hot_data/DB/snps32/SAED32_EDK/lib/io_std/db_nldm  . /tools/synopsys/syn/R-2020.09-SP3/libraries/syn /tools/synopsys/syn/R-2020.09-SP3/dw/syn_ver /tools/synopsys/syn/R-2020.09-SP3/dw/sim_ver
set mw_reference_library ${MW_REFERENCE_LIB_DIRS}
Error: can't read "MW_REFERENCE_LIB_DIRS": no such variable
	Use error_info for more info. (CMD-013)
set mw_design_library ${DCRM_MW_LIBRARY_NAME}
vga_enh_top_LIB
set mw_site_name_mapping { {CORE unit} {Core unit} {core unit} }
 {CORE unit} {Core unit} {core unit} 
# The remainder of the setup below should only be performed in Design Compiler
if {$synopsys_program_name == "dc_shell"}  {

	set_app_var target_library ${TARGET_LIBRARY_FILES}
	set_app_var synthetic_library "dw_foundation.sldb"
	#set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
	set_app_var link_library "* $target_library $LINK_LIBRARY_FILES $synthetic_library"

	# Set min libraries if they exist
#	foreach {max_library min_library} $MIN_LIBRARY_FILES {
#		set_min_library $max_library -min_version $min_library
#	}
}
*  /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db  * /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db  dw_foundation.sldb
puts "Info: Completed script [info script]\n"
Info: Completed script /home/ischo/github/PGC-Resizing/101_DC/scripts/dc_setup_snps32.tcl

set hdlin_check_no_latch true
true
#--------------------------------------------------------------------------------
# Additional Variables
#--------------------------------------------------------------------------------
# default: recursive rtl read
if { ![info exists is_recursive_read] } { set is_recursive_read 1 }
1
# default: verilog hdl
if { ![info exists is_verilog] } { set is_verilog 1 }
1
if { $is_verilog } { set HDL_LANG verilog; } 	else { set HDL_LANG vhdl; }
verilog
#--------------------------------------------------------------------------------
# Do logic synthesis
#--------------------------------------------------------------------------------
# Synthesize rtl @ period = 100.0ns -- minimum effort
# the obtained critical path delay will be used as our baseline clock period
set CLOCK_PERIOD 0.0
0.0
#source ../scripts/dc_syn.tcl
source ${ROOT_DIR}/scripts/dc_syn.tcl
== ANALYZE autoread for top design 'vga_enh_top' ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/wonjae/benchmarks/opencores/vga_lcd'. (AUTOREAD-105)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_tgen.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/generic_spram.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_curproc.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_csm_pb.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_clkgen.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_cur_cregs.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/timescale.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_defines.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/generic_dpram.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v'.  (AUTOREAD-100)
Information: Scanning file { vga_tgen.v }. (AUTOREAD-303)
Information: Scanning file { generic_spram.v }. (AUTOREAD-303)
Information: Scanning file { vga_curproc.v }. (AUTOREAD-303)
Information: Scanning file { vga_colproc.v }. (AUTOREAD-303)
Information: Scanning file { vga_csm_pb.v }. (AUTOREAD-303)
Information: Scanning file { vga_enh_top.v }. (AUTOREAD-303)
Information: Scanning file { vga_fifo.v }. (AUTOREAD-303)
Information: Scanning file { vga_clkgen.v }. (AUTOREAD-303)
Information: Scanning file { vga_cur_cregs.v }. (AUTOREAD-303)
Information: Scanning file { vga_vtim.v }. (AUTOREAD-303)
Information: Scanning file { vga_fifo_dc.v }. (AUTOREAD-303)
Information: Scanning file { vga_wb_master.v }. (AUTOREAD-303)
Information: Scanning file { vga_wb_slave.v }. (AUTOREAD-303)
Information: Scanning file { generic_dpram.v }. (AUTOREAD-303)
Information: Scanning file { vga_pgen.v }. (AUTOREAD-303)
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:180: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:181: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:182: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:188: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:189: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:190: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:201: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:210: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:212: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:214: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:219: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:221: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:223: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:228: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:230: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:234: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:236: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:184: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:197: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:199: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:203: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:205: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:219: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:221: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:252: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:253: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:254: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:255: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:258: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:291: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:300: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:301: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:302: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:303: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:310: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:313: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:315: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:328: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:330: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:338: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:339: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:350: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:352: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:354: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:362: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:367: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:368: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:372: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:373: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:379: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:387: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:389: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:406: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:407: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:408: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:409: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:410: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:411: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:416: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:417: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:418: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:419: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:420: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:421: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:425: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:426: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:427: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:431: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:433: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:435: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:437: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:439: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v:440: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v
Opening include file /home/wonjae/benchmarks/opencores/vga_lcd/vga_defines.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:236: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:239: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:242: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:250: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:251: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:252: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:253: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:254: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:255: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:256: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:257: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:258: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:262: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:263: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:264: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:265: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:266: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:267: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:268: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:269: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:270: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:274: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:275: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:276: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:277: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:278: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:279: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:280: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:281: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:282: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:295: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:297: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:299: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:301: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:302: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:309: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:311: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:316: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:321: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:324: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:325: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:329: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:330: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:331: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:332: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:333: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:334: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:338: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:339: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:340: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:341: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:342: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:343: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:452: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:456: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/generic_spram.v
Opening include file /home/wonjae/benchmarks/opencores/vga_lcd/timescale.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/generic_spram.v:126: delays for continuous assignment are ignored. (VER-173)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/generic_spram.v:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/generic_spram.v:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_csm_pb.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_csm_pb.v:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_csm_pb.v:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_csm_pb.v:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_csm_pb.v:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_clkgen.v
Opening include file /home/wonjae/benchmarks/opencores/vga_lcd/vga_defines.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_clkgen.v:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_clkgen.v:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_clkgen.v:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_clkgen.v:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:138: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:139: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:141: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:148: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:150: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:156: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:158: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:164: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:165: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:166: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:168: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:169: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_tgen.v
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:242: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:244: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:467: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:468: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:469: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:473: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:474: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:475: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:480: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:481: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:482: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:486: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:487: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:488: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:507: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v:509: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v
Opening include file /home/wonjae/benchmarks/opencores/vga_lcd/vga_defines.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:208: the undeclared symbol 'dvi_pclk_p_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:209: the undeclared symbol 'dvi_pclk_m_o' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:234: the undeclared symbol 'gate' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:196: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:250: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:251: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:253: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:254: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:256: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:257: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:261: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:262: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:264: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:265: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:267: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:268: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:286: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:287: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:291: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:292: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:293: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:344: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:346: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:350: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:352: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:358: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:360: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:519: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:520: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v:521: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/generic_dpram.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/generic_dpram.v:161: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/generic_dpram.v:168: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:138: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:139: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:140: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:145: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:146: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:154: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:155: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:157: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:158: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:164: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:165: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:167: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:168: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:180: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:181: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:186: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:187: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:194: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:196: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:198: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:205: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:207: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v:209: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v
Opening include file /home/wonjae/benchmarks/opencores/vga_lcd/vga_defines.v
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v:150: the undeclared symbol 'wbm_busy' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v:316: the undeclared symbol 'line_fifo_full_wr' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v:359: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v:364: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v:365: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v:369: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v:370: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db'
Loading db file '/tools/synopsys/syn/R-2020.09-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/R-2020.09-SP3/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/R-2020.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_dlvl_ss0p75v125c_i0p75v'
  Loading link library 'saed32rvt_dlvl_ss0p7v125c_i0p7v'
  Loading link library 'saed32rvt_pg_ss0p75v125c'
  Loading link library 'saed32rvt_ss0p75v125c'
  Loading link library 'saed32rvt_ulvl_ss0p75v125c_i0p75v'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine vga_enh_top line 358 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   luint_pclk_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_enh_top line 361 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_enh_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sluint_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      luint_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_enh_top)
Elaborated 1 design.
Current design is now 'vga_enh_top'.
Information: Building the design 'vga_wb_slave'. (HDL-193)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:232: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:233: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)

Statistics for case statements in always block at line 246 in file
	'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           273            |     no/auto      |
===============================================

Statistics for case statements in always block at line 432 in file
	'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           434            |    auto/auto     |
===============================================
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:233: X and/or Z bits occur in an actual parameter to the 'vga_wb_slave' design template. (ELAB-388)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v:233: X and/or Z bits occur in an actual parameter to the 'vga_wb_slave' design template. (ELAB-388)

Inferred memory devices in process
	in routine vga_wb_slave line 235 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ack_o_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_slave line 238 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rty_o_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_slave line 241 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      err_o_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_slave line 246 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      vtim_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      hvlen_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      VBARa_reg      | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cursor1_xy_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cursor0_ba_reg    | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cursor0_xy_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      VBARb_reg      | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cursor1_ba_reg    | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
|      htim_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_slave line 286 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cursor0_ld_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   cursor1_ld_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_slave line 293 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ctrl_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_slave line 307 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      stat_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_slave line 451 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dat_o_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_slave line 455 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_slave.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inta_o_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_wb_slave)
Information: Building the design 'vga_wb_master'. (HDL-193)

Statistics for case statements in always block at line 249 in file
	'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           251            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           287            |    user/user     |
|           299            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vga_wb_master line 183 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sclr_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 195 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    vmem_acc_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 201 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cur_acc_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 217 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sel_VBA_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 249 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    burst_cnt_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 284 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    hgate_cnt_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  hgate_div_cnt_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 326 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    vgate_cnt_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 336 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dImDone_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   dImDoneStrb_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 347 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      vmemA_reg      | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 360 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cur_acc_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 364 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ld_cursor0_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   ld_cursor1_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 377 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cursor_ba_reg    | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 385 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cursor_adr_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_wb_master line 403 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_wb_master.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      stb_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      sel_o_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|      cti_o_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bte_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      we_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cyc_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_wb_master)
Information: Building the design 'vga_csm_pb' instantiated from design 'vga_enh_top' with
	the parameters "24,9". (HDL-193)

Inferred memory devices in process
	in routine vga_csm_pb_DWIDTH24_AWIDTH9 line 113 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_csm_pb.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dacc0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      dacc1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_csm_pb_DWIDTH24_AWIDTH9 line 122 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_csm_pb.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ack0_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ack1_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_csm_pb_DWIDTH24_AWIDTH9)
Information: Building the design 'vga_pgen'. (HDL-193)

Inferred memory devices in process
	in routine vga_pgen line 195 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      nVen_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_pgen line 247 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      seof_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       eoh_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      dseof_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       eov_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      seol_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      dseol_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_pgen line 283 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      blank_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      csync_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      vsync_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      hsync_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     hsync_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vsync_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     csync_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     blank_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_pgen line 342 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dImDoneFifoQ_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_pgen line 348 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ddImDoneFifoQ_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_pgen line 356 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stat_acmp_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_pgen line 517 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_pgen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       g_o_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       b_o_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       r_o_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_pgen)
Information: Building the design 'vga_fifo_dc' instantiated from design 'vga_enh_top' with
	the parameters "7,24". (HDL-193)

Inferred memory devices in process
	in routine vga_fifo_dc_AWIDTH7_DWIDTH24 line 136 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sswclr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      swclr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      rrst_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_dc_AWIDTH7_DWIDTH24 line 143 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ssrclr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      srclr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wrst_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_dc_AWIDTH7_DWIDTH24 line 152 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rptr_reg       | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|    rptr_gray_reg    | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_dc_AWIDTH7_DWIDTH24 line 162 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wptr_reg       | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|    wptr_gray_reg    | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_dc_AWIDTH7_DWIDTH24 line 178 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   swptr_gray_reg    | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|   sswptr_gray_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_dc_AWIDTH7_DWIDTH24 line 184 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   srptr_gray_reg    | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|   ssrptr_gray_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_dc_AWIDTH7_DWIDTH24 line 192 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_dc_AWIDTH7_DWIDTH24 line 203 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo_dc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      full_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_fifo_dc_AWIDTH7_DWIDTH24)
Information: Building the design 'vga_fifo' instantiated from design 'vga_wb_master' with
	the parameters "4,1". (HDL-193)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:128: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:129: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:131: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:132: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:133: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:134: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:135: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:136: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:137: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:138: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:139: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:140: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:141: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:142: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine vga_fifo_aw4_dw1 line 179 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rp_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw1 line 187 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       wp_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw1 line 199 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw1 line 208 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw1 line 217 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      full_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw1 line 226 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      nword_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================
|   block name/line    | Inputs | Outputs | # sel inputs |
==========================================================
| vga_fifo_aw4_dw1/203 |   16   |    1    |      4       |
==========================================================
Presto compilation completed successfully. (vga_fifo_aw4_dw1)
Information: Building the design 'vga_fifo' instantiated from design 'vga_wb_master' with
	the parameters "4,32". (HDL-193)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:128: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:129: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:131: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:132: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:133: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:134: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:135: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:136: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:137: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:138: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:139: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:140: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:141: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:142: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine vga_fifo_aw4_dw32 line 179 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rp_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw32 line 187 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       wp_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw32 line 199 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw32 line 208 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw32 line 217 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      full_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw32 line 226 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      nword_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| vga_fifo_aw4_dw32/203 |   16   |   32    |      4       |
===========================================================
Presto compilation completed successfully. (vga_fifo_aw4_dw32)
Information: Building the design 'generic_spram' instantiated from design 'vga_csm_pb_DWIDTH24_AWIDTH9' with
	the parameters "9,24". (HDL-193)

Inferred memory devices in process
	in routine generic_spram_aw9_dw24 line 122 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/generic_spram.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ra_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine generic_spram_aw9_dw24 line 129 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/generic_spram.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 12288 |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| generic_spram_aw9_dw24/126 |  512   |   24    |      9       |
================================================================
Presto compilation completed successfully. (generic_spram_aw9_dw24)
Information: Building the design 'vga_clkgen'. (HDL-193)

Inferred memory devices in process
	in routine vga_clkgen line 98 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_clkgen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dvi_pclk_m_o_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  dvi_pclk_p_o_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_clkgen)
Information: Building the design 'vga_tgen'. (HDL-193)
Presto compilation completed successfully. (vga_tgen)
Information: Building the design 'vga_colproc'. (HDL-193)

Statistics for case statements in always block at line 140 in file
	'/home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           145            |     no/auto      |
|           153            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'/home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           267            |     no/auto      |
|           305            |    auto/auto     |
|           406            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 493 in file
	'/home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           494            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine vga_colproc line 112 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   DataBuffer_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_colproc line 240 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     c_state_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_colproc line 465 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  rgb_fifo_wreq_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| vdat_buffer_rreq_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        r_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        g_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        b_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        Ga_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        Ra_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        Ba_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     clut_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine vga_colproc line 505 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_colproc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     colcnt_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_colproc)
Information: Building the design 'vga_fifo' instantiated from design 'vga_pgen' with
	the parameters "4,24". (HDL-193)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:128: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:129: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:131: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:132: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:133: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:134: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:135: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:136: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:137: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:138: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:139: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:140: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:141: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v:142: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine vga_fifo_aw4_dw24 line 179 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rp_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw24 line 187 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       wp_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw24 line 199 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  384  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw24 line 208 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw24 line 217 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      full_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vga_fifo_aw4_dw24 line 226 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      nword_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| vga_fifo_aw4_dw24/203 |   16   |   24    |      4       |
===========================================================
Presto compilation completed successfully. (vga_fifo_aw4_dw24)
Information: Building the design 'generic_dpram' instantiated from design 'vga_fifo_dc_AWIDTH7_DWIDTH24' with
	the parameters "7,24". (HDL-193)

Inferred memory devices in process
	in routine generic_dpram_aw7_dw24 line 159 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/generic_dpram.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ra_reg        | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine generic_dpram_aw7_dw24 line 166 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/generic_dpram.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 3072  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| generic_dpram_aw7_dw24/163 |  128   |   24    |      7       |
================================================================
Presto compilation completed successfully. (generic_dpram_aw7_dw24)
Information: Building the design 'vga_vtim'. (HDL-193)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:125: Case statement is not a full case. (ELAB-909)
Warning:  /home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v:125: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block at line 108 in file
	'/home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           125            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vga_vtim line 108 in file
		'/home/wonjae/benchmarks/opencores/vga_lcd/vga_vtim.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Sync_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     cnt_len_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      Gate_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      Done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vga_vtim)
Current design is 'vga_enh_top'.

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 24
Minimum bank bitwidth for enhanced clock gating: 48
Maximum fanout: 10000
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
Maximum number of stages: 50
 
****************************************
check_design summary:
Version:     R-2020.09-SP3
Date:        Mon Nov  6 10:27:07 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    235
    Unconnected ports (LINT-28)                                   126
    Feedthrough (LINT-29)                                           2
    Shorted outputs (LINT-31)                                      64
    Constant outputs (LINT-52)                                     43

Cells                                                              59
    Cells do not drive (LINT-1)                                    16
    Connected to power or ground (LINT-32)                         37
    Nets connected to multiple pins on same cell (LINT-33)          6

Nets                                                                9
    Unloaded nets (LINT-2)                                          9
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

Information: Changed wire load model for 'generic_dpram_aw7_dw24' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_fifo_dc_AWIDTH7_DWIDTH24' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_fifo_aw4_dw24' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_colproc' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_vtim' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_vtim' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_tgen' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_clkgen' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_pgen' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'generic_spram_aw9_dw24' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_csm_pb_DWIDTH24_AWIDTH9' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_fifo_aw4_dw32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_fifo_aw4_dw1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_wb_master' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'vga_wb_slave' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating graph... (UID-83)
Warning: Design 'vga_enh_top' contains 7 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
compile -gate_clock
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.3 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 23 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: propagating constant for register pixel_generator/vtgen/hor_gen/Done_reg
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[0]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[1]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[2]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[3]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[4]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[5]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[6]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[7]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[8]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[9]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[10]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[11]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[12]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[13]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[14]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_reg[15]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[0]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[1]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[2]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[3]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[4]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[5]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[6]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[7]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[8]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[9]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[10]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[11]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[12]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[13]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[14]
Information: propagating constant for register pixel_generator/vtgen/hor_gen/cnt_len_reg[15]

Warning: Operating condition dlvl_ss0p75v125c_i0p75v set on design vga_enh_top has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32rvt_dlvl_ss0p7v125c_i0p7v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SNPS_CLOCK_GATE_HIGH_vga_enh_top_0'
Warning: No negative phase latch in library for Cell latch. The clock phase would be changed. (OPT-1231)
  Processing 'SNPS_CLOCK_GATE_HIGH_vga_enh_top_1'
Warning: No negative phase latch in library for Cell latch. The clock phase would be changed. (OPT-1231)
  Processing 'vga_enh_top'
Information: The register 'pixel_generator/rgb_fifo/full_reg' will be removed. (OPT-1207)
Information: The register 'pixel_generator/clk_gen/dvi_pclk_m_o_reg' will be removed. (OPT-1207)
Information: The register 'pixel_generator/clk_gen/dvi_pclk_p_o_reg' will be removed. (OPT-1207)
Information: The register 'wbm/data_fifo/full_reg' will be removed. (OPT-1207)
Information: The register 'wbm/clut_sw_fifo/empty_reg' will be removed. (OPT-1207)
Information: The register 'wbm/clut_sw_fifo/full_reg' will be removed. (OPT-1207)
Information: The register 'wbm/clut_sw_fifo/nword_reg[4]' will be removed. (OPT-1207)
Information: The register 'wbm/clut_sw_fifo/nword_reg[3]' will be removed. (OPT-1207)
Information: The register 'wbm/clut_sw_fifo/nword_reg[2]' will be removed. (OPT-1207)
Information: The register 'wbm/clut_sw_fifo/nword_reg[1]' will be removed. (OPT-1207)
Information: The register 'wbm/clut_sw_fifo/nword_reg[0]' will be removed. (OPT-1207)
Information: Added key list 'DesignWare' to design 'vga_enh_top'. (DDB-72)
Information: The register 'wbs/stat_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbm/we_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'wbm/bte_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbm/bte_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbm/sel_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbm/sel_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbm/sel_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbm/sel_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'line_fifo/srclr_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'line_fifo/ssrclr_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'wbs/stat_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'vga_enh_top_DW01_add_0'
  Processing 'vga_enh_top_DW01_dec_0_DW01_dec_3'
  Processing 'vga_enh_top_DW01_inc_0'
  Processing 'vga_enh_top_DW01_dec_1_DW01_dec_4'
  Processing 'vga_enh_top_DW01_dec_2_DW01_dec_5'
  Processing 'vga_enh_top_DW01_dec_3_DW01_dec_6'
  Processing 'vga_enh_top_DW01_dec_4_DW01_dec_7'
  Processing 'vga_enh_top_DW01_dec_5_DW01_dec_8'
  Processing 'vga_enh_top_DW01_inc_1'
  Processing 'vga_enh_top_DW01_inc_2'
  Processing 'vga_enh_top_DW01_inc_3'
  Processing 'vga_enh_top_DW01_dec_6_DW01_dec_9'
  Processing 'vga_enh_top_DW01_inc_4'
  Processing 'vga_enh_top_DW01_inc_5'
  Processing 'vga_enh_top_DW01_dec_7_DW01_dec_10'
Information: Skipping clock gating on design vga_enh_top_MUX_OP_128_7_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_MUX_OP_16_4_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_MUX_OP_512_9_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_MUX_OP_16_4_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_MUX_OP_16_4_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_359, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_360, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_361, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_362, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_363, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_364, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_365, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_366, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_367, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_368, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_369, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_370, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_371, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_372, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_373, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_374, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_375, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_376, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_377, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_378, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_379, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_380, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_381, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_382, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_383, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_384, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_385, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_386, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_387, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_388, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_389, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_390, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_391, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_392, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_393, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_394, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_395, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_396, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_397, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_398, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_400, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_401, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_402, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_403, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_405, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_406, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_407, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_408, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_410, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_411, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_412, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_413, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_415, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_416, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_417, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_418, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_420, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_421, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_422, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_423, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_425, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_426, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_427, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_428, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_430, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_431, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_432, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_433, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_435, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_436, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_437, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_438, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_440, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_441, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_442, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_443, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_444, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_445, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_446, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_447, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_448, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_449, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_450, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_451, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_452, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_453, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_454, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_455, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_456, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_457, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_458, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_459, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_460, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_461, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_462, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_463, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_464, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_465, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_466, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_467, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_468, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_469, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_470, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_471, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_472, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_473, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_474, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_475, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_476, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_477, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_478, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_479, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_480, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_481, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_482, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_483, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_484, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_485, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_486, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_487, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_488, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_489, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_490, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_491, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_492, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_493, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_494, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_495, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_496, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_497, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_498, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_499, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_500, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_501, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_502, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_503, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_504, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_505, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_506, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_507, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_508, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_509, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_510, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_511, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_512, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_513, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_514, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_515, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_516, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_517, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_518, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_519, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_520, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_521, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_522, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_523, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_524, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_525, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_526, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_527, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_528, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_529, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_530, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_531, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_532, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_533, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_534, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_535, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_536, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_537, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_538, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_539, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_540, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_541, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_542, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_543, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_544, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_545, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_546, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_547, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_548, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_549, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_550, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_551, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_552, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_553, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_554, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_555, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_556, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_557, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_558, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_559, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_560, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_561, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_562, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_563, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_564, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_565, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_566, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_567, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_568, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_569, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_570, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_571, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_572, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_573, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_574, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_575, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_576, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_577, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_578, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_579, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_580, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_581, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_582, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_583, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_584, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_585, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_586, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_587, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_588, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_589, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_590, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_591, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_592, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_593, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_594, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_595, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_596, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_597, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_598, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_599, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_600, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_601, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_602, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_603, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_604, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_605, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_606, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_607, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_608, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_609, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_610, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_611, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_612, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_613, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_614, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_615, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_616, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_617, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_618, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_619, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_620, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_621, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_622, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_623, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_624, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_625, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_626, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_627, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_628, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_629, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_630, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_631, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_632, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_633, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_634, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_635, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_636, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_637, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_638, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_639, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_640, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_641, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_642, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_643, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_644, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_645, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_646, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_647, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_648, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_649, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_650, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_651, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_652, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_653, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_654, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_655, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_656, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_657, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_658, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_659, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_660, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_661, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_662, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_663, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_664, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_665, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_666, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_667, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_668, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_669, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_670, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_671, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_672, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_673, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_674, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_675, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_676, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_677, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_678, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_679, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_680, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_681, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_682, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_683, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_684, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_685, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_686, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_687, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_688, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_689, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_690, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_691, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_692, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_693, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_694, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_695, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_696, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_697, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_698, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_699, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_700, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_701, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_702, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_703, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_704, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_705, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_706, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_707, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_708, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_709, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_710, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_711, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_712, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_713, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_714, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_715, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_716, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_717, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_718, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_719, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_720, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_721, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_722, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_723, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_724, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_725, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_726, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_727, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_728, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_729, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_730, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_731, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_732, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_733, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_734, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_735, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_736, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_737, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_738, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_739, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_740, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_741, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_742, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_743, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_744, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_745, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_746, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_747, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_748, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_749, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_750, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_751, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_752, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_753, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_754, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_755, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_756, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_757, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_758, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_759, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_760, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_761, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_762, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_763, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_764, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_765, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_766, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_767, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_768, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_769, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_770, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_771, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_772, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_773, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_774, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_775, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_776, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_777, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_778, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_779, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_780, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_781, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_782, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_783, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_784, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_785, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_786, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_787, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_788, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_789, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_790, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_791, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_792, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_793, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_794, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_795, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_796, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_797, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_798, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_799, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_800, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_801, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_802, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_803, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_804, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_805, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_806, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_807, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_808, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_809, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_810, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_811, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_812, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_813, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_814, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_815, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_816, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_817, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_818, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_819, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_820, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_821, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_822, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_823, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_824, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_825, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_826, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_827, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_828, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_829, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_830, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_831, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_832, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_833, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_834, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_835, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_836, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_837, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_838, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_839, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_840, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_841, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_842, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_843, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_844, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_845, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_846, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_847, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_848, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_849, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_850, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_851, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_852, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_853, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_854, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_855, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_856, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_857, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_858, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_859, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_860, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_861, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_862, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_863, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_864, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_865, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_866, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_867, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_868, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_869, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_870, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_871, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_872, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_873, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_874, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_875, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_876, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_877, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_878, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_879, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_880, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_881, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_882, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_883, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_884, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_885, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_886, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_887, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_888, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_889, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_890, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_891, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_892, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_893, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_894, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_895, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_896, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_897, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_898, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_899, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_900, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_901, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_902, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_903, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_904, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_905, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_906, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_907, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_908, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_909, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_910, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_911, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_912, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_913, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_914, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_915, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_916, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_917, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_918, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_919, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_920, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_921, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_922, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_923, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_924, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_925, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_926, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_927, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_928, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_929, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_930, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_931, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_932, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_933, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_934, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_935, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_936, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_937, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_938, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_939, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_940, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_941, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_942, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_943, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_944, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_945, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_946, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_947, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_948, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_949, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_950, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_951, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_952, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_953, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_954, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_955, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_956, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_957, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_958, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_959, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_960, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_961, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_962, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_963, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_964, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_965, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_966, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_967, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_968, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_969, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_970, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_971, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_972, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_973, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_974, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_975, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_976, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_977, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_978, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_979, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_980, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_981, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_982, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_983, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_984, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_985, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_986, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_987, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_988, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_989, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_990, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_991, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_992, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_993, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_994, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_995, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_996, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_997, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_998, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_999, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1000, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1001, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1002, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1003, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1004, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1005, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1006, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1007, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1008, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1009, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1010, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1011, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1012, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1013, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1014, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1015, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1016, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1017, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1018, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1019, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1020, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1021, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1022, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1023, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1024, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1025, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1026, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1027, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1028, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1029, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1030, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1031, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1032, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1033, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1034, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1035, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1036, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1037, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1038, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1039, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1040, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1041, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1042, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1043, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1044, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1045, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1046, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1047, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1048, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1049, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1050, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1051, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1052, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1053, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1054, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1055, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1056, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1057, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1058, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1059, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1060, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1061, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1062, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1063, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1064, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1065, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1066, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1067, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1068, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1069, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1070, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1071, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1072, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1073, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1074, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1075, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1076, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1077, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1078, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1079, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1080, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1081, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1082, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1083, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1084, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1085, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1086, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1087, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1088, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1089, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1090, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1091, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1092, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1093, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1094, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1095, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1096, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1097, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1098, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1099, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1187, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1188, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1189, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1190, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1191, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1192, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1193, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1194, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1196, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1197, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1198, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1199, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1201, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1202, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1203, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1204, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1206, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1207, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1208, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1209, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1211, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1212, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1213, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1214, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1216, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1217, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1218, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1219, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1220, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1221, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1222, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1223, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1226, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1227, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1228, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1229, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1230, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1231, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1232, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1233, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1234, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1236, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1237, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1238, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1239, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1240, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1241, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1242, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1243, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1244, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1245, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1246, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1247, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1248, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1249, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1250, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1251, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1252, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1253, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1254, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1256, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1257, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1258, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1259, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1260, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1261, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1262, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1263, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1264, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1265, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1266, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1267, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1268, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1269, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1270, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1271, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1272, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1273, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1274, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1275, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1276, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1277, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1278, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1279, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1280, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1281, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1282, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1283, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1284, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1285, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1286, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1287, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1288, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1289, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1290, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1291, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1292, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1293, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1294, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1295, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1296, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1297, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1298, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1299, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1300, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1301, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1302, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1303, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1304, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1305, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1306, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1307, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1308, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1309, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1310, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1311, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1312, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1313, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1314, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1315, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1316, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1317, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1318, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1319, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1320, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1321, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1322, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1323, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1324, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1325, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1326, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1327, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1328, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1329, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1330, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1331, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1332, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1333, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1334, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1335, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1336, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1337, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1338, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1339, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1340, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1341, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1342, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1343, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1344, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1345, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1346, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1347, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1348, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1349, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1350, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1351, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1352, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1353, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1354, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1355, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1356, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1357, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vga_enh_top_1358, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_dec_0_DW01_dec_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_inc_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_dec_1_DW01_dec_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_dec_2_DW01_dec_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_dec_3_DW01_dec_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_dec_4_DW01_dec_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_dec_5_DW01_dec_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_inc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_inc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_inc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_dec_6_DW01_dec_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_inc_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_inc_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vga_enh_top_DW01_dec_7_DW01_dec_10, since there are no registers. (PWR-806)
Information: Performing clock-gating on design vga_enh_top. (PWR-730)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'pixel_generator/rgb_fifo/nword_reg[4]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  168375.2  14896.17 314906656.0 9363405.3                          
    0:01:35  168375.2  14896.17 314906656.0 9363405.3                          
    0:01:35  168931.0  14896.17 314906656.0 9359752.3                          
    0:01:37  202299.9      5.59   48381.4   85971.8                          
    0:01:38  223966.9      3.73   48111.0   21108.0                          
    0:01:57  235488.3      2.74   45021.1    3552.8                          
    0:01:59  235468.2      2.92   45092.3    4234.4                          
    0:01:59  235468.2      2.92   45092.3    4234.4                          
    0:01:59  235469.5      2.92   44036.4    4197.4                          
    0:02:00  235469.5      2.92   44036.1    4197.4                          
    0:02:09  182680.7      2.89   39488.6     689.8                          
    0:02:11  182100.0      2.85   40182.4     686.1                          
    0:02:13  182041.3      2.85   40399.1     686.1                          
    0:02:14  182062.4      2.85   40276.3     686.1                          
    0:02:15  182037.0      2.85   40415.8     686.1                          
    0:02:16  182058.9      2.80   40273.6     686.1                          
    0:02:17  182036.0      2.80   40414.0     686.1                          
    0:02:18  182063.9      2.80   40273.5     686.1                          
    0:02:19  182044.1      2.80   40414.0     686.1                          
    0:02:19  182067.0      2.80   40273.5     686.1                          
    0:02:20  182078.7      2.80   40273.6     686.1                          
    0:02:20  182078.7      2.80   40273.6     686.1                          
    0:02:21  182078.7      2.80   40273.6     686.1                          
    0:02:21  182078.7      2.80   40273.6     686.1                          
    0:02:21  182091.4      2.82   40231.3      66.5                          
    0:02:21  182108.4      2.82   40231.7      36.3                          
    0:02:22  182108.4      2.82   40231.7      36.3                          
    0:02:22  182108.4      2.82   40231.7      36.3                          
    0:02:22  182108.4      2.82   40231.7      36.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:22  182108.4      2.82   40231.7      36.3                          
    0:02:22  182163.6      2.74   40231.1      36.3 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:22  182167.4      2.73   40230.8      36.3 pixel_generator/color_proc/b_reg[2]/D
    0:02:22  182194.8      2.71   40230.4      36.3 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:23  182179.3      2.71   40231.7      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:23  182178.8      2.70   40231.5      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:23  182190.8      2.70   40231.3      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:24  182200.4      2.69   40231.1      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:24  182183.9      2.69   40231.0      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:24  182173.2      2.69   40231.0      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:25  182140.2      2.68   40231.0      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:25  182116.3      2.68   40230.9      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:25  182109.9      2.68   40230.7      67.8 pixel_generator/color_proc/r_reg[1]/D
    0:02:26  182077.9      2.67   40230.7      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:26  182074.1      2.67   40230.7      67.8 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:26  182077.7      2.67   40230.8      67.8 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:26  182057.6      2.67   40230.9      67.8 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:27  182045.9      2.67   40230.8      78.6 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:27  182045.6      2.66   40230.2      78.6 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:27  182026.8      2.66   40231.2     110.1 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:27  182021.5      2.65   40231.0     110.1 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:27  182046.7      2.64   40230.7     110.1 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:28  182052.5      2.64   40230.6     110.1 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:28  182062.9      2.64   40230.4     110.1 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:28  182064.7      2.64   40230.4     110.1 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:28  182065.7      2.63   40230.4     110.1 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:29  182059.1      2.63   40230.3     110.1 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:29  182059.6      2.63   40228.4     110.6 pixel_generator/color_proc/r_reg[3]/RSTB
    0:02:29  182058.9      2.63   40228.4     110.6 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:29  182055.0      2.62   40228.3     110.6 wbs/dat_o_reg[0]/D       
    0:02:29  182045.9      2.62   40227.2     110.6 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:30  182026.6      2.61   40226.9     110.6 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:30  181998.4      2.60   40226.7     110.6 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:30  181962.8      2.60   40226.7     110.6 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:31  181934.3      2.60   40226.6     110.6 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:31  181922.1      2.59   40226.5     110.6 pixel_generator/color_proc/r_reg[3]/RSTB
    0:02:31  181909.7      2.59   40226.1     110.6 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:31  181903.8      2.58   40226.1     110.6 pixel_generator/color_proc/g_reg[1]/RSTB
    0:02:32  181889.1      2.58   40233.5     236.2 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:32  181886.5      2.58   40233.2     236.2 pixel_generator/color_proc/g_reg[0]/RSTB
    0:02:32  181872.8      2.58   40233.1     236.2 pixel_generator/color_proc/r_reg[5]/RSTB
    0:02:33  181850.5      2.57   40231.0     204.7                          
    0:02:36  181861.6      2.54   40202.6     267.4 pixel_generator/color_proc/r_reg[0]/D
    0:02:36  181856.3      2.54   40202.1     267.4 pixel_generator/color_proc/b_reg[7]/D
    0:02:36  181857.1      2.53   40201.8     267.4 pixel_generator/color_proc/r_reg[2]/D
    0:02:36  181846.1      2.52   40201.6     293.7 pixel_generator/color_proc/r_reg[2]/D
    0:02:37  181840.5      2.52   40201.6     293.7 pixel_generator/color_proc/r_reg[1]/D
    0:02:37  181849.2      2.52   40201.5     293.7 pixel_generator/color_proc/r_reg[0]/D
    0:02:37  181850.5      2.52   40203.1     325.1 wbs/dat_o_reg[0]/D       
    0:02:37  181831.1      2.51   40203.1     325.1 pixel_generator/color_proc/r_reg[2]/D
    0:02:37  181837.5      2.51   40202.9     325.1 pixel_generator/color_proc/r_reg[1]/D
    0:02:37  181824.0      2.50   40202.8     325.1 wbs/dat_o_reg[0]/D       
    0:02:38  181824.5      2.50   40202.8     325.1 pixel_generator/color_proc/r_reg[2]/D
    0:02:38  181825.5      2.50   40202.8     325.1 pixel_generator/color_proc/r_reg[2]/D
    0:02:38  181824.5      2.50   40202.7     325.1 wbs/dat_o_reg[10]/D      
    0:02:38  181827.3      2.49   40202.7     340.0 wbs/dat_o_reg[2]/D       
    0:02:38  181833.9      2.49   40202.6     340.0 wbs/dat_o_reg[11]/D      
    0:02:39  181836.2      2.49   40202.6     340.0 pixel_generator/color_proc/r_reg[1]/D
    0:02:39  181837.5      2.49   40202.6     340.0 pixel_generator/color_proc/r_reg[1]/D
    0:02:39  181852.0      2.48   40202.5     340.4 wbs/dat_o_reg[2]/D       
    0:02:39  181844.1      2.48   40202.5     340.4 pixel_generator/color_proc/r_reg[3]/D
    0:02:39  181849.2      2.48   40202.4     340.4 pixel_generator/color_proc/g_reg[3]/D
    0:02:39  181862.1      2.48   40202.3     340.4 pixel_generator/color_proc/b_reg[4]/D
    0:02:39  181859.6      2.48   40202.3     340.4 pixel_generator/color_proc/r_reg[2]/D
    0:02:40  181852.2      2.48   40202.2     340.4 pixel_generator/color_proc/r_reg[6]/D
    0:02:40  181855.3      2.48   40202.2     340.4 pixel_generator/color_proc/r_reg[2]/D
    0:02:40  181854.0      2.48   40202.1     340.4 pixel_generator/color_proc/r_reg[2]/D
    0:02:40  181862.1      2.48   40202.1     340.4 pixel_generator/color_proc/b_reg[5]/D
    0:02:41  181843.6      2.47   40200.2     309.0 pixel_generator/color_proc/r_reg[6]/D
    0:02:41  181845.1      2.47   40200.1     296.0 pixel_generator/color_proc/r_reg[2]/D
    0:02:41  181840.8      2.47   40200.0     296.0 pixel_generator/color_proc/g_reg[6]/D
    0:02:41  181835.2      2.47   40199.8     296.0 pixel_generator/color_proc/r_reg[2]/D
    0:02:41  181822.2      2.47   40199.7     296.0 pixel_generator/color_proc/r_reg[2]/D
    0:02:41  181823.3      2.47   40199.4     296.0 wbs/dat_o_reg[2]/D       
    0:02:41  181811.3      2.47   40199.4     296.0 pixel_generator/color_proc/r_reg[5]/D
    0:02:42  181811.8      2.47   40199.4     296.0 pixel_generator/color_proc/r_reg[2]/D
    0:02:42  181829.6      2.46   40199.2     296.5 pixel_generator/color_proc/r_reg[6]/D
    0:02:42  181815.9      2.46   40199.1     296.5 wbs/dat_o_reg[0]/D       
    0:02:42  181816.9      2.46   40199.1     296.5 pixel_generator/color_proc/r_reg[4]/D
    0:02:42  181813.9      2.46   40199.0     296.5 pixel_generator/color_proc/r_reg[6]/D
    0:02:42  181813.1      2.46   40199.0     296.5 pixel_generator/color_proc/r_reg[4]/D
    0:02:43  181821.5      2.46   40198.9     296.9 pixel_generator/color_proc/r_reg[6]/D
    0:02:43  181810.3      2.46   40198.9     296.9 wbs/dat_o_reg[1]/D       
    0:02:43  181816.4      2.46   40198.9     296.9 pixel_generator/color_proc/g_reg[6]/D
    0:02:44  181814.6      2.45   40196.3     296.9                          
    0:02:46  181822.0      2.45   40192.2     359.7 pixel_generator/color_proc/r_reg[7]/RSTB
    0:02:46  181825.8      2.45   40192.2     353.4 pixel_generator/color_proc/r_reg[0]/D
    0:02:46  181823.5      2.45   40192.0     353.8 pixel_generator/color_proc/g_reg[5]/D
    0:02:46  181832.7      2.45   40191.9     347.6 pixel_generator/color_proc/r_reg[0]/D
    0:02:46  181835.0      2.45   40191.8     347.6 wbs/dat_o_reg[3]/D       
    0:02:46  181828.9      2.44   40191.8     347.6 pixel_generator/color_proc/r_reg[7]/RSTB
    0:02:47  181800.6      2.44   40191.7     347.6 wbs/dat_o_reg[17]/D      
    0:02:47  181801.7      2.44   40191.6     347.6 wbs/dat_o_reg[0]/D       
    0:02:47  181801.2      2.44   40191.6     347.6 pixel_generator/color_proc/r_reg[0]/D
    0:02:47  181800.6      2.44   40193.4     379.0                          
    0:02:49  181811.6      2.44   40193.4     375.1 wbs/dat_o_reg[2]/D       
    0:02:50  181809.0      2.44   40193.3     375.1 pixel_generator/color_proc/r_reg[0]/D
    0:02:51  181809.0      2.44   40193.3     375.1                          
    0:02:52  181726.4      2.44   38968.8     464.1                          
    0:02:52  181710.9      2.44   38968.1     464.1                          
    0:02:53  181698.5      2.44   38976.3     683.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:53  181698.5      2.44   38976.3     683.9                          
    0:02:54  181805.0      2.44   38925.4       0.4 pixel_generator/color_proc/g_reg[5]/D
    0:02:54  181818.4      2.44   38925.2       0.4 pixel_generator/color_proc/g_reg[7]/D
    0:02:54  181823.3      2.43   38924.0       0.4 pixel_generator/color_proc/b_reg[1]/D
    0:02:54  181809.3      2.43   38923.8       0.4 pixel_generator/color_proc/g_reg[3]/D
    0:02:54  181808.8      2.43   38923.7       0.4 pixel_generator/color_proc/g_reg[0]/D
    0:02:54  181805.2      2.43   38923.7       0.4 wbs/dat_o_reg[18]/D      
    0:02:55  181800.9      2.43   38923.4       0.4 wbs/dat_o_reg[2]/D       
    0:02:55  181806.5      2.43   38923.3       0.4 wbs/dat_o_reg[18]/D      
    0:02:55  181813.1      2.42   38923.3       0.4 pixel_generator/color_proc/b_reg[1]/D
    0:02:55  181814.9      2.42   38923.2       0.4 pixel_generator/color_proc/b_reg[1]/D
    0:02:55  181783.9      2.42   38923.1       0.4 wbs/dat_o_reg[18]/D      
    0:02:56  181773.7      2.42   38923.1       0.4 pixel_generator/color_proc/g_reg[7]/D
    0:02:56  181776.8      2.42   38923.1       0.4 wbs/dat_o_reg[18]/D      
    0:02:56  181786.2      2.42   38922.9       0.4 wbs/dat_o_reg[18]/D      
    0:02:56  181779.5      2.41   38924.2      32.0 pixel_generator/color_proc/b_reg[1]/D
    0:02:56  181765.6      2.41   38924.1      32.0 wbs/dat_o_reg[18]/D      
    0:02:57  181760.2      2.41   38924.1      32.0 wbs/dat_o_reg[18]/D      
    0:02:57  181774.5      2.41   38924.1      32.0 pixel_generator/color_proc/g_reg[3]/D
    0:02:57  181774.5      2.41   38924.1      32.0 wbs/dat_o_reg[18]/D      
    0:02:57  181768.6      2.41   38921.2       0.4 n1388                    
    0:02:58  181770.1      2.41   38921.2       0.0                          
    0:02:58  181763.8      2.41   38921.2       0.0                          
    0:02:59  181757.2      2.41   38921.2       0.0                          
    0:02:59  181754.6      2.41   38921.2       0.0                          
    0:02:59  181749.6      2.41   38921.2       0.0                          
    0:02:59  181746.8      2.41   38921.2       0.0                          
    0:02:59  181757.4      2.41   38913.7       0.0                          
    0:02:59  181759.5      2.41   38905.2       0.0                          
    0:02:59  181777.8      2.41   38903.6       0.0                          
    0:02:59  181780.1      2.41   38899.5       0.0                          
    0:03:00  181783.1      2.41   38895.0       0.0                          
    0:03:00  181782.1      2.41   38894.7       0.0                          
    0:03:00  181777.0      2.41   38894.3       0.0                          
    0:03:00  181776.5      2.41   38874.8       0.0                          
    0:03:00  181773.7      2.41   38835.1       0.0                          
    0:03:01  181779.0      2.41   38825.3       0.0                          
    0:03:02  181780.8      2.41   38733.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:02  181780.8      2.41   38733.3       0.0                          
    0:03:02  181780.8      2.41   38733.3       0.0                          
    0:03:10  181303.3      2.42   38240.9       0.1                          
    0:03:14  181152.8      2.42   38180.1       0.1                          
    0:03:17  181084.5      2.42   38168.9       0.1                          
    0:03:21  181050.2      2.42   38144.0       0.1                          
    0:03:33  181024.0      2.42   38134.9       0.1                          
    0:03:34  181007.7      2.42   38125.5       0.1                          
    0:03:36  180992.2      2.42   38116.5       0.1                          
    0:03:40  180980.5      2.42   38096.6       0.1                          
    0:03:41  180968.6      2.42   38087.6       0.1                          
    0:03:42  180955.4      2.42   38076.8       0.1                          
    0:03:43  180944.7      2.42   38058.7       0.1                          
    0:03:44  180933.5      2.42   38052.7       0.1                          
    0:03:45  180921.6      2.42   38030.3       0.1                          
    0:03:46  180909.9      2.42   38011.6       0.1                          
    0:03:47  180898.7      2.42   38003.8       0.1                          
    0:03:48  180886.7      2.42   37986.6       0.1                          
    0:03:48  180886.7      2.42   37986.6       0.1                          
    0:03:49  180890.0      2.42   37985.9       0.0                          
    0:03:50  180812.8      2.47   37991.0       0.1                          
    0:03:50  180811.0      2.47   37979.9       0.1                          
    0:03:50  180811.0      2.47   37979.9       0.1                          
    0:03:50  180811.0      2.47   37979.9       0.1                          
    0:03:50  180811.0      2.47   37979.9       0.1                          
    0:03:50  180811.0      2.47   37979.9       0.1                          
    0:03:50  180811.0      2.47   37979.9       0.1                          
    0:03:51  180823.2      2.45   37978.0       0.0 wbs/dat_o_reg[18]/D      
    0:03:51  180824.7      2.45   37977.9       0.0 wbs/dat_o_reg[2]/D       
    0:03:51  180824.2      2.44   37977.7       0.0 pixel_generator/color_proc/g_reg[0]/D
    0:03:51  180816.9      2.44   37977.7       0.0 wbs/dat_o_reg[18]/D      
    0:03:51  180813.0      2.44   37977.6       0.0 wbs/dat_o_reg[18]/D      
    0:03:52  180821.9      2.43   37977.4       0.0 wbs/dat_o_reg[11]/D      
    0:03:52  180817.6      2.43   37977.3       0.0 wbs/dat_o_reg[18]/D      
    0:03:52  180821.4      2.43   37977.3       0.0 pixel_generator/color_proc/r_reg[4]/D
    0:03:52  180817.1      2.43   37977.2       0.0 pixel_generator/color_proc/r_reg[3]/D
    0:03:52  180821.7      2.43   37977.1       0.0 wbs/dat_o_reg[5]/D       
    0:03:52  180820.9      2.43   37976.9       0.0 wbs/dat_o_reg[2]/D       
    0:03:52  180828.0      2.42   37976.3       0.0 pixel_generator/color_proc/g_reg[0]/D
    0:03:53  180827.3      2.42   37976.3       0.0 wbs/dat_o_reg[0]/D       
    0:03:53  180833.1      2.41   37976.3       0.0 pixel_generator/color_proc/g_reg[0]/D
    0:03:53  180834.1      2.41   37976.2       0.0 pixel_generator/color_proc/g_reg[0]/D
    0:03:54  180837.7      2.41   37976.1       0.0                          
    0:03:54  180832.9      2.41   37976.1       0.0                          
    0:03:54  180820.4      2.41   37976.1       0.0                          
    0:03:54  180809.5      2.41   37976.1       0.0                          
    0:03:54  180800.8      2.41   37976.1       0.0                          
    0:03:55  180793.0      2.41   37976.1       0.0                          
    0:03:55  180774.7      2.41   37976.1       0.0                          
    0:03:55  180750.8      2.41   37976.1       0.0                          
    0:03:55  180718.0      2.41   37976.1       0.0                          
    0:03:55  180694.9      2.41   37976.1       0.0                          
    0:03:56  180658.3      2.41   37976.1       0.0                          
    0:03:56  180629.8      2.41   37976.1       0.0                          
    0:03:56  180595.7      2.41   37976.1       0.0                          
    0:03:56  180563.5      2.41   37976.1       0.0                          
    0:03:57  180542.9      2.41   37976.1       0.0                          
    0:03:57  180530.4      2.41   37976.1       0.0                          
    0:03:57  180511.1      2.41   37976.1       0.0                          
    0:04:00  180246.8      2.41   38472.2       0.0                          
    0:04:05  180088.7      2.41   41103.9       0.0                          
    0:04:08  179908.0      2.41   41892.1       0.0                          
    0:04:12  179764.7      2.41   42079.3       0.0                          
    0:04:15  179609.9      2.41   42283.8       0.0                          
    0:04:19  179513.9      2.41   43149.0       0.0                          
    0:04:20  179263.8      2.41   43298.9       0.0                          
    0:04:20  179047.8      2.41   43424.8       0.0                          
    0:04:20  178883.6      2.41   43433.6       0.0                          
    0:04:21  178596.1      2.41   43435.0       0.0                          
    0:04:22  178288.6      2.41   43908.0       0.0                          
    0:04:27  177972.5      2.41   45253.8       0.0                          
    0:04:45  177830.2      2.41   46271.9       0.0                          
    0:04:46  177468.5      2.41   46272.0       0.0                          
    0:04:47  176974.4      2.41   46272.0       0.0                          
    0:04:48  176480.4      2.41   46272.0       0.0                          
    0:04:48  175984.3      2.41   46272.0       0.0                          
    0:04:49  175490.2      2.41   46272.0       0.0                          
    0:04:50  175034.1      2.41   46272.0       0.0                          
    0:04:50  174876.5      2.41   46272.7       0.0                          
    0:04:51  174831.3      2.41   46274.4       0.0                          
    0:04:52  174756.5      2.41   46275.2       0.0                          
    0:04:53  174704.7      2.41   46275.2       0.0                          
    0:04:53  174664.5      2.41   46275.7       0.0                          
    0:04:54  174517.9      2.41   46275.8       0.0                          
    0:04:59  174495.0      2.41   45906.7       0.0                          
    0:05:03  174442.9      2.41   46475.5       0.0                          
    0:05:29  174430.5      2.41   46893.5       0.0                          
    0:05:29  174412.4      2.41   46904.5       0.0                          
    0:05:29  174406.6      2.41   46904.5       0.0                          
    0:05:30  174310.8      2.41   46904.5       0.0                          
    0:05:31  174282.8      2.41   46904.6       0.0                          
    0:05:31  174265.3      2.41   46904.2       0.0                          
    0:05:32  174265.3      2.41   46904.2       0.0                          
    0:05:33  174254.6      2.41   46904.5       0.0                          
    0:05:33  174254.6      2.41   46904.5       0.0                          
    0:05:33  174254.6      2.41   46904.5       0.0                          
    0:05:33  174254.6      2.41   46904.5       0.0                          
    0:05:33  174254.6      2.41   46904.5       0.0                          
    0:05:33  174254.6      2.41   46904.5       0.0                          
    0:05:34  174252.6      2.41   46904.5       0.0                          
    0:05:34  174244.7      2.41   46904.5       0.0                          
    0:05:34  174235.0      2.41   46904.5       0.0                          
    0:05:35  174229.9      2.41   46904.5       0.0                          
    0:05:35  174217.2      2.41   46904.5       0.0                          
    0:05:35  174182.4      2.41   46904.5       0.0                          
    0:05:36  174169.0      2.41   46904.5       0.0                          
    0:05:36  174163.6      2.41   46904.5       0.0                          
    0:05:36  174150.1      2.41   46904.5       0.0                          
    0:05:37  174130.3      2.41   46904.5       0.0                          
    0:05:37  174123.2      2.41   46904.5       0.0                          
    0:05:37  174118.4      2.41   46904.5       0.0                          
    0:05:38  174116.1      2.41   46904.5       0.0                          
    0:05:38  174110.2      2.41   46904.5       0.0                          
    0:05:39  174102.6      2.41   46904.4       0.0                          
    0:05:40  174101.4      2.41   46904.5       0.0                          
    0:05:40  174102.1      2.41   46795.7       0.0                          
    0:05:41  174126.3      2.41   45533.9       0.0                          
    0:05:41  174132.1      2.41   44947.1       0.0                          
    0:05:41  174131.6      2.41   44947.1       0.0                          
    0:05:41  174133.1      2.41   44927.9       0.0                          
    0:05:42  174217.5      2.41   43748.9       0.0                          
    0:05:42  174239.9      2.41   43723.8       0.0                          
    0:05:42  174262.2      2.41   43698.6       0.0                          
    0:05:42  174284.6      2.41   43673.5       0.0                          
    0:05:42  174307.0      2.41   43648.4       0.0                          
    0:05:42  174396.9      2.41   43547.4       0.0                          
    0:05:42  174419.3      2.41   43522.3       0.0                          
    0:05:42  174441.6      2.41   43497.2       0.0                          
    0:05:42  174464.0      2.41   43472.1       0.0                          
    0:05:43  174486.4      2.41   43447.0       0.0                          
    0:05:43  174530.1      2.41   43412.1       0.0                          
    0:05:43  174629.5      2.41   43366.5       0.0                          
    0:05:43  174720.4      2.41   43166.3       0.0                          
    0:05:43  174737.7      2.41   43143.9       0.0                          
    0:05:44  174740.8      2.41   43096.8       0.0                          
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'vga_enh_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk_gate_ml_636/net707': 1359 load(s), 1 driver(s)
compile -incremental_mapping
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1376 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition dlvl_ss0p75v125c_i0p75v set on design vga_enh_top has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32rvt_dlvl_ss0p7v125c_i0p7v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Mapping 'vga_enh_top_DW01_inc_0'
  Mapping 'vga_enh_top_DW01_dec_0'
  Mapping 'vga_enh_top_DW01_dec_1'
  Mapping 'vga_enh_top_DW01_dec_2'
  Mapping 'vga_enh_top_DW01_dec_3'
  Mapping 'vga_enh_top_DW01_dec_4'
  Mapping 'vga_enh_top_DW01_dec_5'
  Mapping 'vga_enh_top_DW01_inc_1'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19  189224.2      0.00       0.0       0.0                          
    0:00:20  189224.2      0.00       0.0       0.0                          
    0:00:20  189224.2      0.00       0.0       0.0                          
    0:00:20  189224.2      0.00       0.0       0.0                          
    0:00:20  189224.2      0.00       0.0       0.0                          
    0:00:22  175922.3      0.00       0.0       8.4                          
    0:00:22  175842.5      0.00       0.0       9.3                          
    0:00:23  175818.9      0.00       0.0       9.3                          
    0:00:23  175818.9      0.00       0.0       9.3                          
    0:00:23  175818.9      0.00       0.0       9.3                          
    0:00:23  175818.9      0.00       0.0       9.3                          
    0:00:23  175818.9      0.00       0.0       9.3                          
    0:00:23  175818.9      0.00       0.0       9.3                          
    0:00:23  175818.9      0.00       0.0       9.3                          
    0:00:23  175818.9      0.00       0.0       9.3                          
    0:00:24  175817.3      0.00       0.0       9.2 n2853                    
    0:00:24  175821.9      0.00       0.0       8.1 n3917                    
    0:00:24  175835.9      0.00       0.0       5.8 n3040                    
    0:00:24  175851.1      0.00       0.0       4.2 n11305                   
    0:00:24  175860.5      0.00       0.0       2.6 n3041                    
    0:00:24  175880.9      0.00       0.0       0.7 n4048                    
    0:00:24  175880.4      0.00       0.0       0.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24  175880.4      0.00       0.0       0.4                          
    0:00:24  175880.4      0.00       0.0       0.4                          
    0:00:25  175877.3      0.00       0.0       0.4                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25  175877.3      0.00       0.0       0.4                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  175877.3      0.00       0.0       0.4                          
    0:00:26  175877.3      0.00       0.0       0.4                          
    0:00:33  175747.9      0.00       0.0       3.5                          
    0:00:35  175721.0      0.00       0.0       5.1                          
    0:00:37  175718.0      0.00       0.0       5.1                          
    0:00:42  175715.2      0.00       0.0       5.1                          
    0:00:44  175712.6      0.00       0.0       5.0                          
    0:00:51  175709.8      0.00       0.0       5.1                          
    0:00:55  175707.0      0.00       0.0       5.3                          
    0:01:00  175704.5      0.00       0.0       5.4                          
    0:01:01  175703.0      0.00       0.0       5.4                          
    0:01:02  175701.4      0.00       0.0       5.4                          
    0:01:02  175700.2      0.00       0.0       5.4                          
    0:01:03  175698.6      0.00       0.0       5.4                          
    0:01:04  175697.1      0.00       0.0       5.4                          
    0:01:05  175695.8      0.00       0.0       5.4                          
    0:01:05  175694.3      0.00       0.0       5.4                          
    0:01:06  175692.8      0.00       0.0       5.4                          
    0:01:06  175692.8      0.00       0.0       5.4                          
    0:01:08  175696.1      0.00       0.0       5.2 cp_clut_req              
    0:01:10  175697.6      0.00       0.0       4.8 n2199                    
    0:01:28  175706.3      0.00       0.0       3.9                          
    0:01:31  175444.8      0.00       0.0       3.9                          
    0:01:36  175337.8      0.00       0.0       3.9                          
    0:01:41  175279.8      0.00       0.0       3.9                          
    0:01:45  175228.7      0.00       0.0       3.9                          
    0:01:48  175052.6      0.00       0.0       3.9                          
    0:01:49  174676.5      0.00       0.0       3.9                          
    0:01:50  174182.4      0.00       0.0       3.9                          
    0:01:51  173686.3      0.00       0.0       3.9                          
    0:01:52  173192.3      0.00       0.0       3.9                          
    0:01:52  172696.2      0.00       0.0       3.9                          
    0:01:54  172293.1      0.00       0.0       3.9                          
    0:01:54  172237.7      0.00       0.0       3.9                          
    0:01:54  172212.8      0.00       0.0       3.9                          
    0:01:55  172162.2      0.00       0.0       3.9                          
    0:02:09  172094.9      0.00       0.0       3.9                          
    0:02:17  172092.8      0.00       0.0       3.9                          
    0:02:21  172085.2      0.00       0.0       3.9                          
    0:02:22  172071.0      0.00       0.0       3.9                          
    0:02:48  172069.7      0.00       0.0       3.9                          
    0:02:49  172067.7      0.00       0.0       3.9                          
    0:02:49  172065.7      0.00       0.0       3.9                          
    0:03:16  172061.6      0.00       0.0       3.9                          
    0:03:17  172059.6      0.00       0.0       3.9                          
    0:03:17  172057.5      0.00       0.0       3.9                          
    0:03:18  172058.8      0.00       0.0       3.9                          
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'vga_enh_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk_gate_ml_651/net707': 1359 load(s), 1 driver(s)
Warning: In the design vga_enh_top, net 'MY_CLK' is connecting multiple ports. (UCN-1)
Writing verilog file '/home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing verilog file '/home/ischo/github/PGC-Resizing/101_DC/designs/vga_lcd_snps32/results/vga_enh_top.mapped.flat_bus.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
exit

Memory usage for this session 623 Mbytes.
Memory usage for this session including child processes 623 Mbytes.
CPU usage for this session 640 seconds ( 0.18 hours ).
Elapsed time for this session 759 seconds ( 0.21 hours ).

Thank you...
