# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../CPU.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v" \
"../../../../CPU.srcs/sources_1/ip/ControlMemory/sim/ControlMemory.v" \
"../../../../CPU.srcs/sources_1/ip/MainMemory/sim/MainMemory.v" \
"../../../../CPU.srcs/sources_1/new/ALU.v" \
"../../../../CPU.srcs/sources_1/new/BR.v" \
"../../../../CPU.srcs/sources_1/new/CU.v" \
"../../../../CPU.srcs/sources_1/new/IR.v" \
"../../../../CPU.srcs/sources_1/new/MAR.v" \
"../../../../CPU.srcs/sources_1/new/MBR.v" \
"../../../../CPU.srcs/sources_1/new/PC.v" \
"../../../../CPU.srcs/sources_1/new/TOP.v" \
"../../../../CPU.srcs/sources_1/new/digital_tube_display.v" \
"../../../../CPU.srcs/test_top/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
