{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538593618957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538593618973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 15:06:58 2018 " "Processing started: Wed Oct 03 15:06:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538593618973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593618973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593618973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538593619811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538593619811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/black/onedrive/documents/ece473/lab2/hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/black/onedrive/documents/ece473/lab2/hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "../Lab2/hexdecoder.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab2/hexdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_controller " "Found entity 1: hex_controller" {  } { { "hex_controller.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab3/hex_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulam_processor_components/wire_ex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ulam_processor_components/wire_ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wire_ex " "Found entity 1: wire_ex" {  } { { "Ulam_Processor_Components/wire_ex.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/wire_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulam_processor_components/onedetector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ulam_processor_components/onedetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OneDetector " "Found entity 1: OneDetector" {  } { { "Ulam_Processor_Components/OneDetector.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/OneDetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulam_processor_components/alu_sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ulam_processor_components/alu_sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sp " "Found entity 1: alu_sp" {  } { { "Ulam_Processor_Components/alu_sp.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/alu_sp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulam_processor_components/48mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ulam_processor_components/48mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 48mux " "Found entity 1: 48mux" {  } { { "Ulam_Processor_Components/48mux.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/48mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628199 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "2x8mux Ulam_Processor_Components/2x8mux.bdf " "Entity \"2x8mux\" obtained from \"Ulam_Processor_Components/2x8mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "Ulam_Processor_Components/2x8mux.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/2x8mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1538593628208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulam_processor_components/2x8mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ulam_processor_components/2x8mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2x8mux " "Found entity 1: 2x8mux" {  } { { "Ulam_Processor_Components/2x8mux.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/2x8mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top1.v 1 1 " "Found 1 design units, including 1 entities, in source file top1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top1 " "Found entity 1: top1" {  } { { "top1.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab3/top1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab3/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628226 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(20) " "Verilog HDL information at controller.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab3/controller.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538593628235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/black/OneDrive/Documents/ECE473/Lab3/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538593628244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593628244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538593628320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecoder hexdecoder:inst110 " "Elaborating entity \"hexdecoder\" for hierarchy \"hexdecoder:inst110\"" {  } { { "Lab3.bdf" "inst110" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { { 224 808 968 304 "inst110" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sp alu_sp:inst3 " "Elaborating entity \"alu_sp\" for hierarchy \"alu_sp:inst3\"" {  } { { "Lab3.bdf" "inst3" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { { 360 552 680 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "48mux alu_sp:inst3\|48mux:5 " "Elaborating entity \"48mux\" for hierarchy \"alu_sp:inst3\|48mux:5\"" {  } { { "Ulam_Processor_Components/alu_sp.bdf" "5" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/alu_sp.bdf" { { 208 576 736 320 "5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x8mux alu_sp:inst3\|48mux:5\|2x8mux:21 " "Elaborating entity \"2x8mux\" for hierarchy \"alu_sp:inst3\|48mux:5\|2x8mux:21\"" {  } { { "Ulam_Processor_Components/48mux.bdf" "21" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/48mux.bdf" { { 272 400 560 352 "21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_ex alu_sp:inst3\|wire_ex:4 " "Elaborating entity \"wire_ex\" for hierarchy \"alu_sp:inst3\|wire_ex:4\"" {  } { { "Ulam_Processor_Components/alu_sp.bdf" "4" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/alu_sp.bdf" { { 288 216 384 352 "4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8faddb alu_sp:inst3\|8faddb:2 " "Elaborating entity \"8faddb\" for hierarchy \"alu_sp:inst3\|8faddb:2\"" {  } { { "Ulam_Processor_Components/alu_sp.bdf" "2" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/alu_sp.bdf" { { 184 264 408 264 "2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_sp:inst3\|8faddb:2 " "Elaborated megafunction instantiation \"alu_sp:inst3\|8faddb:2\"" {  } { { "Ulam_Processor_Components/alu_sp.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/alu_sp.bdf" { { 184 264 408 264 "2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f8faddb alu_sp:inst3\|8faddb:2\|f8faddb:sub " "Elaborating entity \"f8faddb\" for hierarchy \"alu_sp:inst3\|8faddb:2\|f8faddb:sub\"" {  } { { "8faddb.tdf" "sub" { Text "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/8faddb.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu_sp:inst3\|8faddb:2\|f8faddb:sub alu_sp:inst3\|8faddb:2 " "Elaborated megafunction instantiation \"alu_sp:inst3\|8faddb:2\|f8faddb:sub\", which is child of megafunction instantiation \"alu_sp:inst3\|8faddb:2\"" {  } { { "8faddb.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/8faddb.tdf" 24 3 0 } } { "Ulam_Processor_Components/alu_sp.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Ulam_Processor_Components/alu_sp.bdf" { { 184 264 408 264 "2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74377b 74377b:inst6 " "Elaborating entity \"74377b\" for hierarchy \"74377b:inst6\"" {  } { { "Lab3.bdf" "inst6" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { { 344 288 424 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74377b:inst6 " "Elaborated megafunction instantiation \"74377b:inst6\"" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { { 344 288 424 424 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enadff 74377b:inst6\|enadff:15 " "Elaborating entity \"enadff\" for hierarchy \"74377b:inst6\|enadff:15\"" {  } { { "74377b.bdf" "15" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74377b.bdf" { { 304 288 352 384 "15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74377b:inst6\|enadff:15 74377b:inst6 " "Elaborated megafunction instantiation \"74377b:inst6\|enadff:15\", which is child of megafunction instantiation \"74377b:inst6\"" {  } { { "74377b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74377b.bdf" { { 304 288 352 384 "15" "" } } } } { "Lab3.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { { 344 288 424 424 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "Lab3.bdf" "inst" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { { 176 336 512 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneDetector OneDetector:inst4 " "Elaborating entity \"OneDetector\" for hierarchy \"OneDetector:inst4\"" {  } { { "Lab3.bdf" "inst4" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { { 544 384 496 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593628548 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "27 " "Ignored 27 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "7 " "Ignored 7 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1538593628774 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "20 " "Ignored 20 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1538593628774 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1538593628774 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/black/OneDrive/Documents/ECE473/Lab3/Lab3.bdf" { { 328 992 1168 344 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538593629114 "|Lab3|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538593629114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538593629181 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538593629436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/black/OneDrive/Documents/ECE473/Lab3/output_files/Lab3.map.smsg " "Generated suppressed messages file C:/Users/black/OneDrive/Documents/ECE473/Lab3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593629465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538593629581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538593629581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538593629644 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538593629644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538593629644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538593629644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538593629661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 03 15:07:09 2018 " "Processing ended: Wed Oct 03 15:07:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538593629661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538593629661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538593629661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538593629661 ""}
