{"vcs1":{"timestamp_begin":1694992989.701383522, "rt":0.54, "ut":0.27, "st":0.19}}
{"vcselab":{"timestamp_begin":1694992990.298364964, "rt":0.60, "ut":0.45, "st":0.09}}
{"link":{"timestamp_begin":1694992990.935650426, "rt":0.53, "ut":0.28, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694992989.121643389}
{"VCS_COMP_START_TIME": 1694992989.121643389}
{"VCS_COMP_END_TIME": 1694992992.320778619}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336244}}
{"stitch_vcselab": {"peak_mem": 222564}}
