Classic Timing Analyzer report for cpu
Sat Dec 21 10:10:47 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                ; To                                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 8.875 ns                         ; input[0]            ; pc:inst4|s[0]                                                                                                             ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 55.786 ns                        ; ALU:inst|t[2]$latch ; bus[3]                                                                                                                    ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 14.230 ns                        ; input[3]            ; bus[3]                                                                                                                    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -5.982 ns                        ; input[2]            ; IR:inst2|temp[2]                                                                                                          ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 9.92 MHz ( period = 100.772 ns ) ; ALU:inst|t[2]$latch ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; IR:inst2|temp[6]    ; ALU:inst|t[2]$latch                                                                                                       ; clk        ; clk      ; 58           ;
; Total number of failed paths ;                                          ;               ;                                  ;                     ;                                                                                                                           ;            ;          ; 58           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 9.92 MHz ( period = 100.772 ns )                    ; ALU:inst|t[2]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 9.94 MHz ( period = 100.588 ns )                    ; Register_Cz:inst9|C_OUT ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 9.95 MHz ( period = 100.540 ns )                    ; ALU:inst|t[3]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; 9.96 MHz ( period = 100.410 ns )                    ; ALU:inst|t[0]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 9.98 MHz ( period = 100.210 ns )                    ; Register_Cz:inst9|z_out ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 6.121 ns                ;
; N/A                                     ; 10.01 MHz ( period = 99.950 ns )                    ; ALU:inst|t[1]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.938 ns                ;
; N/A                                     ; 10.02 MHz ( period = 99.810 ns )                    ; ALU:inst|t[1]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.868 ns                ;
; N/A                                     ; 10.03 MHz ( period = 99.734 ns )                    ; ALU:inst|t[2]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.810 ns                ;
; N/A                                     ; 10.06 MHz ( period = 99.416 ns )                    ; ALU:inst|t[1]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; 10.10 MHz ( period = 99.050 ns )                    ; ALU:inst|t[0]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 10.10 MHz ( period = 99.038 ns )                    ; ALU:inst|t[3]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; 10.14 MHz ( period = 98.630 ns )                    ; ALU:inst|t[7]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.273 ns                ;
; N/A                                     ; 10.14 MHz ( period = 98.620 ns )                    ; ALU:inst|t[5]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; 10.16 MHz ( period = 98.452 ns )                    ; Register_Cz:inst9|C_OUT ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 5.240 ns                ;
; N/A                                     ; 10.16 MHz ( period = 98.392 ns )                    ; ALU:inst|t[6]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 10.16 MHz ( period = 98.386 ns )                    ; ALU:inst|t[7]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.151 ns                ;
; N/A                                     ; 10.17 MHz ( period = 98.320 ns )                    ; Register_Cz:inst9|C_OUT ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 10.17 MHz ( period = 98.282 ns )                    ; ALU:inst|t[7]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 4.099 ns                ;
; N/A                                     ; 10.18 MHz ( period = 98.262 ns )                    ; ALU:inst|t[4]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.076 ns                ;
; N/A                                     ; 10.18 MHz ( period = 98.184 ns )                    ; ALU:inst|t[4]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; 10.19 MHz ( period = 98.122 ns )                    ; ALU:inst|t[2]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 10.19 MHz ( period = 98.106 ns )                    ; Register_Cz:inst9|C_OUT ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 10.20 MHz ( period = 98.082 ns )                    ; Register_Cz:inst9|C_OUT ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 10.20 MHz ( period = 98.074 ns )                    ; Register_Cz:inst9|z_out ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 10.20 MHz ( period = 98.046 ns )                    ; ALU:inst|t[0]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 10.20 MHz ( period = 97.992 ns )                    ; ALU:inst|t[5]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 10.21 MHz ( period = 97.942 ns )                    ; Register_Cz:inst9|z_out ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 10.22 MHz ( period = 97.850 ns )                    ; Register_Cz:inst9|C_OUT ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; Register_Cz:inst9|C_OUT ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 4.908 ns                ;
; N/A                                     ; 10.23 MHz ( period = 97.758 ns )                    ; ALU:inst|t[4]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 10.23 MHz ( period = 97.728 ns )                    ; Register_Cz:inst9|z_out ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 10.23 MHz ( period = 97.704 ns )                    ; Register_Cz:inst9|z_out ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.868 ns                ;
; N/A                                     ; 10.26 MHz ( period = 97.472 ns )                    ; Register_Cz:inst9|z_out ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 4.752 ns                ;
; N/A                                     ; 10.27 MHz ( period = 97.410 ns )                    ; Register_Cz:inst9|z_out ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 10.28 MHz ( period = 97.278 ns )                    ; ALU:inst|t[6]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 3.591 ns                ;
; N/A                                     ; 10.30 MHz ( period = 97.126 ns )                    ; Register_Cz:inst9|C_OUT ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.577 ns                ;
; N/A                                     ; 10.31 MHz ( period = 96.996 ns )                    ; ALU:inst|t[3]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 10.32 MHz ( period = 96.878 ns )                    ; ALU:inst|t[6]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 10.34 MHz ( period = 96.754 ns )                    ; ALU:inst|t[5]$latch     ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 10.34 MHz ( period = 96.748 ns )                    ; Register_Cz:inst9|z_out ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.390 ns                ;
; N/A                                     ; 10.87 MHz ( period = 91.978 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 10.93 MHz ( period = 91.464 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 6.564 ns                ;
; N/A                                     ; 10.97 MHz ( period = 91.174 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 6.419 ns                ;
; N/A                                     ; 11.01 MHz ( period = 90.858 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 11.04 MHz ( period = 90.588 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 11.10 MHz ( period = 90.086 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 11.11 MHz ( period = 89.992 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 5.828 ns                ;
; N/A                                     ; 11.12 MHz ( period = 89.888 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 11.51 MHz ( period = 86.918 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.292 ns                ;
; N/A                                     ; 11.52 MHz ( period = 86.774 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.220 ns                ;
; N/A                                     ; 11.55 MHz ( period = 86.580 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.123 ns                ;
; N/A                                     ; 11.55 MHz ( period = 86.564 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 4.115 ns                ;
; N/A                                     ; 11.56 MHz ( period = 86.516 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 11.57 MHz ( period = 86.464 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 11.59 MHz ( period = 86.318 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.992 ns                ;
; N/A                                     ; 11.64 MHz ( period = 85.878 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 11.65 MHz ( period = 85.804 ns )                    ; sm:inst7|zout           ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 19.64 MHz ( period = 50.928 ns )                    ; ALU:inst|t[1]$latch     ; pc:inst4|s[0]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 19.65 MHz ( period = 50.881 ns )                    ; ALU:inst|t[3]$latch     ; gpr:inst3|b[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 19.65 MHz ( period = 50.879 ns )                    ; ALU:inst|t[3]$latch     ; gpr:inst3|c[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 19.66 MHz ( period = 50.862 ns )                    ; ALU:inst|t[3]$latch     ; gpr:inst3|a[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 19.71 MHz ( period = 50.745 ns )                    ; ALU:inst|t[0]$latch     ; pc:inst4|s[0]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 19.74 MHz ( period = 50.655 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|c[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 19.77 MHz ( period = 50.586 ns )                    ; ALU:inst|t[1]$latch     ; gpr:inst3|b[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 19.77 MHz ( period = 50.584 ns )                    ; ALU:inst|t[2]$latch     ; pc:inst4|s[1]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 19.77 MHz ( period = 50.584 ns )                    ; ALU:inst|t[1]$latch     ; gpr:inst3|c[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.524 ns                ;
; N/A                                     ; 19.78 MHz ( period = 50.567 ns )                    ; ALU:inst|t[1]$latch     ; gpr:inst3|a[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.511 ns                ;
; N/A                                     ; 19.78 MHz ( period = 50.563 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|c[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 19.79 MHz ( period = 50.535 ns )                    ; ALU:inst|t[7]$latch     ; pc:inst4|s[0]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 19.81 MHz ( period = 50.492 ns )                    ; Register_Cz:inst9|C_OUT ; pc:inst4|s[1]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 6.497 ns                ;
; N/A                                     ; 19.81 MHz ( period = 50.478 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|b[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 19.81 MHz ( period = 50.476 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|c[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 19.81 MHz ( period = 50.474 ns )                    ; ALU:inst|t[0]$latch     ; gpr:inst3|c[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 19.82 MHz ( period = 50.466 ns )                    ; ALU:inst|t[4]$latch     ; gpr:inst3|c[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 19.82 MHz ( period = 50.459 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|a[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 19.83 MHz ( period = 50.433 ns )                    ; ALU:inst|t[3]$latch     ; pc:inst4|s[2]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 19.84 MHz ( period = 50.409 ns )                    ; ALU:inst|t[2]$latch     ; pc:inst4|s[3]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 19.84 MHz ( period = 50.403 ns )                    ; ALU:inst|t[0]$latch     ; pc:inst4|s[1]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 19.85 MHz ( period = 50.376 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|c[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.359 ns                ;
; N/A                                     ; 19.85 MHz ( period = 50.374 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|c[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.365 ns                ;
; N/A                                     ; 19.86 MHz ( period = 50.341 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|a[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.336 ns                ;
; N/A                                     ; 19.88 MHz ( period = 50.311 ns )                    ; ALU:inst|t[6]$latch     ; gpr:inst3|a[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.244 ns                ;
; N/A                                     ; 19.88 MHz ( period = 50.308 ns )                    ; ALU:inst|t[7]$latch     ; gpr:inst3|a[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 19.88 MHz ( period = 50.303 ns )                    ; Register_Cz:inst9|z_out ; pc:inst4|s[1]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 6.310 ns                ;
; N/A                                     ; 19.89 MHz ( period = 50.273 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|b[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 19.90 MHz ( period = 50.242 ns )                    ; Register_Cz:inst9|C_OUT ; pc:inst4|s[3]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 19.91 MHz ( period = 50.238 ns )                    ; Register_Cz:inst9|C_OUT ; pc:inst4|s[7]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 6.243 ns                ;
; N/A                                     ; 19.91 MHz ( period = 50.227 ns )                    ; ALU:inst|t[4]$latch     ; pc:inst4|s[3]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 19.92 MHz ( period = 50.208 ns )                    ; ALU:inst|t[6]$latch     ; pc:inst4|s[7]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.151 ns                ;
; N/A                                     ; 19.92 MHz ( period = 50.205 ns )                    ; ALU:inst|t[7]$latch     ; pc:inst4|s[7]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 19.93 MHz ( period = 50.187 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|c[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.172 ns                ;
; N/A                                     ; 19.93 MHz ( period = 50.181 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|b[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 19.93 MHz ( period = 50.174 ns )                    ; ALU:inst|t[1]$latch     ; gpr:inst3|c[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.112 ns                ;
; N/A                                     ; 19.94 MHz ( period = 50.152 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|a[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 19.94 MHz ( period = 50.145 ns )                    ; ALU:inst|t[1]$latch     ; gpr:inst3|b[0]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.077 ns                ;
; N/A                                     ; 19.94 MHz ( period = 50.138 ns )                    ; ALU:inst|t[1]$latch     ; pc:inst4|s[2]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 19.94 MHz ( period = 50.138 ns )                    ; ALU:inst|t[0]$latch     ; gpr:inst3|a[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 19.96 MHz ( period = 50.103 ns )                    ; ALU:inst|t[1]$latch     ; pc:inst4|s[1]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.057 ns                ;
; N/A                                     ; 19.96 MHz ( period = 50.092 ns )                    ; ALU:inst|t[0]$latch     ; gpr:inst3|b[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.012 ns                ;
; N/A                                     ; 19.97 MHz ( period = 50.081 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|a[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.005 ns                ;
; N/A                                     ; 19.97 MHz ( period = 50.073 ns )                    ; ALU:inst|t[4]$latch     ; gpr:inst3|a[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.999 ns                ;
; N/A                                     ; 19.98 MHz ( period = 50.062 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|c[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 19.98 MHz ( period = 50.062 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|b[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 19.98 MHz ( period = 50.053 ns )                    ; Register_Cz:inst9|z_out ; pc:inst4|s[3]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 6.060 ns                ;
; N/A                                     ; 19.98 MHz ( period = 50.049 ns )                    ; Register_Cz:inst9|z_out ; pc:inst4|s[7]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 19.98 MHz ( period = 50.045 ns )                    ; ALU:inst|t[3]$latch     ; gpr:inst3|c[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.966 ns                ;
; N/A                                     ; 19.99 MHz ( period = 50.035 ns )                    ; ALU:inst|t[0]$latch     ; pc:inst4|s[7]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 19.99 MHz ( period = 50.030 ns )                    ; ALU:inst|t[2]$latch     ; pc:inst4|s[2]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 20.00 MHz ( period = 49.992 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|b[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 20.01 MHz ( period = 49.983 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|a[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.978 ns                ;
; N/A                                     ; 20.01 MHz ( period = 49.974 ns )                    ; ALU:inst|t[6]$latch     ; gpr:inst3|c[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 20.01 MHz ( period = 49.974 ns )                    ; ALU:inst|t[1]$latch     ; gpr:inst3|a[0]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.911 ns                ;
; N/A                                     ; 20.02 MHz ( period = 49.962 ns )                    ; ALU:inst|t[0]$latch     ; gpr:inst3|b[0]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.882 ns                ;
; N/A                                     ; 20.02 MHz ( period = 49.956 ns )                    ; ALU:inst|t[1]$latch     ; IR:inst2|temp[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 20.03 MHz ( period = 49.914 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|a[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 20.04 MHz ( period = 49.902 ns )                    ; ALU:inst|t[5]$latch     ; gpr:inst3|c[6]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 20.04 MHz ( period = 49.899 ns )                    ; ALU:inst|t[4]$latch     ; gpr:inst3|a[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 20.04 MHz ( period = 49.895 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|c[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 20.04 MHz ( period = 49.895 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|b[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 20.05 MHz ( period = 49.880 ns )                    ; ALU:inst|t[4]$latch     ; gpr:inst3|c[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.794 ns                ;
; N/A                                     ; 20.05 MHz ( period = 49.880 ns )                    ; ALU:inst|t[4]$latch     ; gpr:inst3|b[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.794 ns                ;
; N/A                                     ; 20.06 MHz ( period = 49.846 ns )                    ; ALU:inst|t[3]$latch     ; pc:inst4|s[3]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.779 ns                ;
; N/A                                     ; 20.07 MHz ( period = 49.824 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|b[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.816 ns                ;
; N/A                                     ; 20.08 MHz ( period = 49.794 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|a[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 20.08 MHz ( period = 49.794 ns )                    ; ALU:inst|t[6]$latch     ; gpr:inst3|b[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 20.08 MHz ( period = 49.792 ns )                    ; ALU:inst|t[1]$latch     ; gpr:inst3|b[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 20.08 MHz ( period = 49.791 ns )                    ; ALU:inst|t[0]$latch     ; gpr:inst3|a[0]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 20.08 MHz ( period = 49.791 ns )                    ; ALU:inst|t[7]$latch     ; gpr:inst3|b[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 20.09 MHz ( period = 49.786 ns )                    ; Register_Cz:inst9|C_OUT ; IR:inst2|temp[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.246 ns                ;
; N/A                                     ; 20.09 MHz ( period = 49.783 ns )                    ; Register_Cz:inst9|C_OUT ; pc:inst4|s[0]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 20.09 MHz ( period = 49.773 ns )                    ; ALU:inst|t[0]$latch     ; IR:inst2|temp[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 20.09 MHz ( period = 49.771 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|b[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 20.09 MHz ( period = 49.769 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|c[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 20.09 MHz ( period = 49.764 ns )                    ; ALU:inst|t[5]$latch     ; IR:inst2|temp[6]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.171 ns                ;
; N/A                                     ; 20.10 MHz ( period = 49.756 ns )                    ; ALU:inst|t[6]$latch     ; IR:inst2|temp[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 20.10 MHz ( period = 49.753 ns )                    ; ALU:inst|t[7]$latch     ; IR:inst2|temp[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 20.10 MHz ( period = 49.752 ns )                    ; ALU:inst|t[7]$latch     ; gpr:inst3|b[0]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 20.10 MHz ( period = 49.752 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|a[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 20.11 MHz ( period = 49.733 ns )                    ; ALU:inst|t[7]$latch     ; gpr:inst3|c[6]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 20.11 MHz ( period = 49.732 ns )                    ; ALU:inst|t[3]$latch     ; gpr:inst3|a[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; 20.11 MHz ( period = 49.725 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|a[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 20.11 MHz ( period = 49.721 ns )                    ; ALU:inst|t[4]$latch     ; pc:inst4|s[5]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 20.12 MHz ( period = 49.712 ns )                    ; ALU:inst|t[5]$latch     ; gpr:inst3|c[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 20.12 MHz ( period = 49.708 ns )                    ; ALU:inst|t[3]$latch     ; pc:inst4|s[4]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 20.12 MHz ( period = 49.706 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|c[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 20.12 MHz ( period = 49.706 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|b[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 20.15 MHz ( period = 49.635 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|b[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 20.15 MHz ( period = 49.632 ns )                    ; ALU:inst|t[4]$latch     ; IR:inst2|temp[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 20.15 MHz ( period = 49.631 ns )                    ; Register_Cz:inst9|C_OUT ; pc:inst4|s[5]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.636 ns                ;
; N/A                                     ; 20.15 MHz ( period = 49.621 ns )                    ; ALU:inst|t[0]$latch     ; gpr:inst3|b[7]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 20.15 MHz ( period = 49.620 ns )                    ; ALU:inst|t[3]$latch     ; IR:inst2|temp[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.008 ns                ;
; N/A                                     ; 20.15 MHz ( period = 49.618 ns )                    ; ALU:inst|t[4]$latch     ; gpr:inst3|c[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.542 ns                ;
; N/A                                     ; 20.16 MHz ( period = 49.597 ns )                    ; Register_Cz:inst9|z_out ; IR:inst2|temp[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.059 ns                ;
; N/A                                     ; 20.16 MHz ( period = 49.595 ns )                    ; ALU:inst|t[7]$latch     ; IR:inst2|temp[6]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.999 ns                ;
; N/A                                     ; 20.16 MHz ( period = 49.594 ns )                    ; Register_Cz:inst9|z_out ; pc:inst4|s[0]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.601 ns                ;
; N/A                                     ; 20.17 MHz ( period = 49.583 ns )                    ; ALU:inst|t[0]$latch     ; IR:inst2|temp[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.980 ns                ;
; N/A                                     ; 20.17 MHz ( period = 49.582 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|b[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.575 ns                ;
; N/A                                     ; 20.17 MHz ( period = 49.581 ns )                    ; ALU:inst|t[7]$latch     ; gpr:inst3|a[0]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 20.17 MHz ( period = 49.581 ns )                    ; ALU:inst|t[6]$latch     ; gpr:inst3|a[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; 20.17 MHz ( period = 49.580 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|c[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 20.17 MHz ( period = 49.579 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|c[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 20.18 MHz ( period = 49.563 ns )                    ; ALU:inst|t[7]$latch     ; IR:inst2|temp[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.495 ns                ;
; N/A                                     ; 20.18 MHz ( period = 49.563 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|a[2]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 20.18 MHz ( period = 49.542 ns )                    ; Register_Cz:inst9|C_OUT ; IR:inst2|temp[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.002 ns                ;
; N/A                                     ; 20.19 MHz ( period = 49.522 ns )                    ; ALU:inst|t[5]$latch     ; gpr:inst3|c[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.462 ns                ;
; N/A                                     ; 20.19 MHz ( period = 49.522 ns )                    ; ALU:inst|t[2]$latch     ; gpr:inst3|a[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.446 ns                ;
; N/A                                     ; 20.19 MHz ( period = 49.521 ns )                    ; ALU:inst|t[5]$latch     ; gpr:inst3|a[6]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 20.19 MHz ( period = 49.518 ns )                    ; ALU:inst|t[3]$latch     ; gpr:inst3|a[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 20.20 MHz ( period = 49.517 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|c[6]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.505 ns                ;
; N/A                                     ; 20.20 MHz ( period = 49.505 ns )                    ; ALU:inst|t[5]$latch     ; pc:inst4|s[6]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; 20.20 MHz ( period = 49.499 ns )                    ; ALU:inst|t[3]$latch     ; gpr:inst3|c[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; 20.20 MHz ( period = 49.499 ns )                    ; ALU:inst|t[3]$latch     ; gpr:inst3|b[3]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; 20.23 MHz ( period = 49.442 ns )                    ; Register_Cz:inst9|z_out ; pc:inst4|s[5]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.449 ns                ;
; N/A                                     ; 20.23 MHz ( period = 49.430 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|a[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 20.25 MHz ( period = 49.390 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|c[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 20.25 MHz ( period = 49.379 ns )                    ; Register_Cz:inst9|C_OUT ; IR:inst2|temp[6]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 20.26 MHz ( period = 49.353 ns )                    ; Register_Cz:inst9|z_out ; IR:inst2|temp[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 20.26 MHz ( period = 49.352 ns )                    ; ALU:inst|t[7]$latch     ; gpr:inst3|a[6]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 20.27 MHz ( period = 49.341 ns )                    ; ALU:inst|t[0]$latch     ; gpr:inst3|a[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.273 ns                ;
; N/A                                     ; 20.27 MHz ( period = 49.336 ns )                    ; ALU:inst|t[7]$latch     ; pc:inst4|s[6]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.285 ns                ;
; N/A                                     ; 20.27 MHz ( period = 49.328 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|c[6]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.318 ns                ;
; N/A                                     ; 20.27 MHz ( period = 49.323 ns )                    ; Register_Cz:inst9|C_OUT ; pc:inst4|s[2]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 20.28 MHz ( period = 49.319 ns )                    ; ALU:inst|t[5]$latch     ; gpr:inst3|a[5]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 20.28 MHz ( period = 49.305 ns )                    ; ALU:inst|t[4]$latch     ; gpr:inst3|a[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 20.29 MHz ( period = 49.281 ns )                    ; ALU:inst|t[4]$latch     ; pc:inst4|s[4]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 20.30 MHz ( period = 49.266 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|a[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.261 ns                ;
; N/A                                     ; 20.31 MHz ( period = 49.242 ns )                    ; Register_Cz:inst9|C_OUT ; pc:inst4|s[4]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 20.31 MHz ( period = 49.241 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|a[1]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 20.31 MHz ( period = 49.229 ns )                    ; ALU:inst|t[6]$latch     ; pc:inst4|s[5]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.172 ns                ;
; N/A                                     ; 20.32 MHz ( period = 49.209 ns )                    ; ALU:inst|t[5]$latch     ; gpr:inst3|a[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 4.151 ns                ;
; N/A                                     ; 20.33 MHz ( period = 49.193 ns )                    ; ALU:inst|t[4]$latch     ; IR:inst2|temp[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.584 ns                ;
; N/A                                     ; 20.33 MHz ( period = 49.190 ns )                    ; Register_Cz:inst9|z_out ; IR:inst2|temp[6]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.652 ns                ;
; N/A                                     ; 20.33 MHz ( period = 49.185 ns )                    ; ALU:inst|t[5]$latch     ; pc:inst4|s[4]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 20.34 MHz ( period = 49.154 ns )                    ; Register_Cz:inst9|C_OUT ; IR:inst2|temp[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 5.614 ns                ;
; N/A                                     ; 20.35 MHz ( period = 49.140 ns )                    ; ALU:inst|t[6]$latch     ; IR:inst2|temp[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 20.35 MHz ( period = 49.136 ns )                    ; Register_Cz:inst9|C_OUT ; gpr:inst3|a[6]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.131 ns                ;
; N/A                                     ; 20.35 MHz ( period = 49.134 ns )                    ; Register_Cz:inst9|z_out ; pc:inst4|s[2]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 20.36 MHz ( period = 49.120 ns )                    ; Register_Cz:inst9|C_OUT ; pc:inst4|s[6]                                                                                                              ; clk        ; clk      ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 20.37 MHz ( period = 49.097 ns )                    ; ALU:inst|t[5]$latch     ; IR:inst2|temp[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 20.38 MHz ( period = 49.077 ns )                    ; Register_Cz:inst9|z_out ; gpr:inst3|a[4]                                                                                                             ; clk        ; clk      ; None                        ; None                      ; 5.074 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                  ;
+------------------------------------------+------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From             ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|t[2]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|t[3]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|t[2]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|t[3]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|cf             ; clk        ; clk      ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|t[2]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|t[3]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|t[4]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|t[2]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|t[3]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|cf             ; clk        ; clk      ; None                       ; None                       ; 4.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|t[4]$latch     ; clk        ; clk      ; None                       ; None                       ; 4.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|cf             ; clk        ; clk      ; None                       ; None                       ; 4.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|t[0]$latch     ; clk        ; clk      ; None                       ; None                       ; 4.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|t[4]$latch     ; clk        ; clk      ; None                       ; None                       ; 4.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|t[0]$latch     ; clk        ; clk      ; None                       ; None                       ; 4.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|t[4]$latch     ; clk        ; clk      ; None                       ; None                       ; 4.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|t[0]$latch     ; clk        ; clk      ; None                       ; None                       ; 4.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|t[0]$latch     ; clk        ; clk      ; None                       ; None                       ; 4.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|t[7]$latch     ; clk        ; clk      ; None                       ; None                       ; 4.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|t[7]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|t[1]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|t[7]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|t[1]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|t[7]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|t[6]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|t[5]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|t[6]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|zf             ; clk        ; clk      ; None                       ; None                       ; 6.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|t[6]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|cf             ; clk        ; clk      ; None                       ; None                       ; 6.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|t[1]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; ALU:inst|zf             ; clk        ; clk      ; None                       ; None                       ; 6.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|t[1]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|t[5]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|zf             ; clk        ; clk      ; None                       ; None                       ; 6.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; ALU:inst|t[5]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|t[6]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; ALU:inst|zf             ; clk        ; clk      ; None                       ; None                       ; 6.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; ALU:inst|t[5]$latch     ; clk        ; clk      ; None                       ; None                       ; 5.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[0] ; sm:inst7|zout           ; clk        ; clk      ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst|zf      ; Register_Cz:inst9|z_out ; clk        ; clk      ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[4] ; sm:inst7|zout           ; clk        ; clk      ; None                       ; None                       ; 3.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[1] ; sm:inst7|zout           ; clk        ; clk      ; None                       ; None                       ; 3.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[7] ; sm:inst7|zout           ; clk        ; clk      ; None                       ; None                       ; 3.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst|cf      ; Register_Cz:inst9|C_OUT ; clk        ; clk      ; None                       ; None                       ; 2.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[6] ; sm:inst7|zout           ; clk        ; clk      ; None                       ; None                       ; 4.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[5] ; sm:inst7|zout           ; clk        ; clk      ; None                       ; None                       ; 4.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[3] ; sm:inst7|zout           ; clk        ; clk      ; None                       ; None                       ; 4.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; IR:inst2|temp[2] ; sm:inst7|zout           ; clk        ; clk      ; None                       ; None                       ; 5.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; sm:inst7|zout    ; ALU:inst|t[4]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; sm:inst7|zout    ; ALU:inst|t[2]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; sm:inst7|zout    ; ALU:inst|t[3]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; sm:inst7|zout    ; ALU:inst|t[1]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; sm:inst7|zout    ; ALU:inst|t[7]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; sm:inst7|zout    ; ALU:inst|t[0]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; sm:inst7|zout    ; ALU:inst|t[6]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; sm:inst7|zout    ; ALU:inst|t[5]$latch     ; clk        ; clk      ; None                       ; None                       ; 3.992 ns                 ;
+------------------------------------------+------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                 ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                                        ; To Clock ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.875 ns   ; input[0] ; pc:inst4|s[0]                                                                                                             ; clk      ;
; N/A   ; None         ; 8.853 ns   ; input[3] ; pc:inst4|s[3]                                                                                                             ; clk      ;
; N/A   ; None         ; 8.805 ns   ; input[1] ; gpr:inst3|c[1]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.734 ns   ; input[1] ; pc:inst4|s[1]                                                                                                             ; clk      ;
; N/A   ; None         ; 8.647 ns   ; input[7] ; gpr:inst3|a[7]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.544 ns   ; input[7] ; pc:inst4|s[7]                                                                                                             ; clk      ;
; N/A   ; None         ; 8.536 ns   ; input[1] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk      ;
; N/A   ; None         ; 8.525 ns   ; input[3] ; gpr:inst3|a[3]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.506 ns   ; input[4] ; gpr:inst3|c[4]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.506 ns   ; input[3] ; gpr:inst3|c[3]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.506 ns   ; input[3] ; gpr:inst3|b[3]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.491 ns   ; input[5] ; gpr:inst3|c[5]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.423 ns   ; input[1] ; gpr:inst3|b[1]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.193 ns   ; input[4] ; gpr:inst3|a[4]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.169 ns   ; input[4] ; pc:inst4|s[4]                                                                                                             ; clk      ;
; N/A   ; None         ; 8.130 ns   ; input[7] ; gpr:inst3|b[7]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.115 ns   ; input[2] ; gpr:inst3|b[2]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.115 ns   ; input[6] ; gpr:inst3|c[6]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.113 ns   ; input[2] ; gpr:inst3|c[2]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.098 ns   ; input[5] ; gpr:inst3|a[5]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.096 ns   ; input[2] ; gpr:inst3|a[2]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.092 ns   ; input[0] ; gpr:inst3|b[0]                                                                                                            ; clk      ;
; N/A   ; None         ; 8.092 ns   ; input[7] ; IR:inst2|temp[7]                                                                                                          ; clk      ;
; N/A   ; None         ; 8.081 ns   ; input[4] ; IR:inst2|temp[4]                                                                                                          ; clk      ;
; N/A   ; None         ; 7.980 ns   ; input[4] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk      ;
; N/A   ; None         ; 7.977 ns   ; input[6] ; IR:inst2|temp[6]                                                                                                          ; clk      ;
; N/A   ; None         ; 7.921 ns   ; input[0] ; gpr:inst3|a[0]                                                                                                            ; clk      ;
; N/A   ; None         ; 7.903 ns   ; input[0] ; IR:inst2|temp[0]                                                                                                          ; clk      ;
; N/A   ; None         ; 7.746 ns   ; input[5] ; pc:inst4|s[5]                                                                                                             ; clk      ;
; N/A   ; None         ; 7.734 ns   ; input[6] ; gpr:inst3|a[6]                                                                                                            ; clk      ;
; N/A   ; None         ; 7.718 ns   ; input[6] ; pc:inst4|s[6]                                                                                                             ; clk      ;
; N/A   ; None         ; 7.672 ns   ; input[1] ; gpr:inst3|a[1]                                                                                                            ; clk      ;
; N/A   ; None         ; 7.667 ns   ; input[2] ; pc:inst4|s[2]                                                                                                             ; clk      ;
; N/A   ; None         ; 7.657 ns   ; input[5] ; IR:inst2|temp[5]                                                                                                          ; clk      ;
; N/A   ; None         ; 7.655 ns   ; input[0] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk      ;
; N/A   ; None         ; 7.532 ns   ; input[7] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk      ;
; N/A   ; None         ; 7.523 ns   ; input[6] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk      ;
; N/A   ; None         ; 7.505 ns   ; input[3] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk      ;
; N/A   ; None         ; 7.504 ns   ; input[2] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk      ;
; N/A   ; None         ; 7.156 ns   ; input[5] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk      ;
; N/A   ; None         ; 6.949 ns   ; input[1] ; IR:inst2|temp[1]                                                                                                          ; clk      ;
; N/A   ; None         ; 6.747 ns   ; input[4] ; gpr:inst3|b[4]                                                                                                            ; clk      ;
; N/A   ; None         ; 6.414 ns   ; input[0] ; gpr:inst3|c[0]                                                                                                            ; clk      ;
; N/A   ; None         ; 6.307 ns   ; input[5] ; gpr:inst3|b[5]                                                                                                            ; clk      ;
; N/A   ; None         ; 6.298 ns   ; input[7] ; gpr:inst3|c[7]                                                                                                            ; clk      ;
; N/A   ; None         ; 6.290 ns   ; input[6] ; gpr:inst3|b[6]                                                                                                            ; clk      ;
; N/A   ; None         ; 6.278 ns   ; input[3] ; IR:inst2|temp[3]                                                                                                          ; clk      ;
; N/A   ; None         ; 6.248 ns   ; input[2] ; IR:inst2|temp[2]                                                                                                          ; clk      ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                       ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 55.786 ns  ; ALU:inst|t[2]$latch                                                                                                        ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 55.629 ns  ; ALU:inst|t[3]$latch                                                                                                        ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 55.619 ns  ; Register_Cz:inst9|C_OUT                                                                                                    ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 55.604 ns  ; ALU:inst|t[4]$latch                                                                                                        ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 55.430 ns  ; Register_Cz:inst9|z_out                                                                                                    ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 55.429 ns  ; ALU:inst|t[1]$latch                                                                                                        ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 55.334 ns  ; ALU:inst|t[1]$latch                                                                                                        ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 55.246 ns  ; ALU:inst|t[0]$latch                                                                                                        ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 55.226 ns  ; ALU:inst|t[2]$latch                                                                                                        ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 55.223 ns  ; ALU:inst|t[3]$latch                                                                                                        ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 55.168 ns  ; ALU:inst|t[3]$latch                                                                                                        ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 55.036 ns  ; ALU:inst|t[7]$latch                                                                                                        ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 54.925 ns  ; Register_Cz:inst9|C_OUT                                                                                                    ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 54.895 ns  ; ALU:inst|t[6]$latch                                                                                                        ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 54.892 ns  ; ALU:inst|t[7]$latch                                                                                                        ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 54.780 ns  ; ALU:inst|t[2]$latch                                                                                                        ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 54.773 ns  ; ALU:inst|t[4]$latch                                                                                                        ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 54.741 ns  ; ALU:inst|t[4]$latch                                                                                                        ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 54.736 ns  ; Register_Cz:inst9|z_out                                                                                                    ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 54.722 ns  ; ALU:inst|t[0]$latch                                                                                                        ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 54.702 ns  ; Register_Cz:inst9|C_OUT                                                                                                    ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 54.697 ns  ; ALU:inst|t[5]$latch                                                                                                        ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 54.688 ns  ; Register_Cz:inst9|C_OUT                                                                                                    ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 54.683 ns  ; Register_Cz:inst9|C_OUT                                                                                                    ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 54.645 ns  ; ALU:inst|t[5]$latch                                                                                                        ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 54.599 ns  ; ALU:inst|t[0]$latch                                                                                                        ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 54.528 ns  ; ALU:inst|t[7]$latch                                                                                                        ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 54.519 ns  ; Register_Cz:inst9|C_OUT                                                                                                    ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 54.513 ns  ; Register_Cz:inst9|z_out                                                                                                    ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 54.499 ns  ; Register_Cz:inst9|z_out                                                                                                    ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 54.494 ns  ; Register_Cz:inst9|z_out                                                                                                    ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 54.330 ns  ; Register_Cz:inst9|z_out                                                                                                    ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 54.312 ns  ; Register_Cz:inst9|C_OUT                                                                                                    ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 54.299 ns  ; ALU:inst|t[1]$latch                                                                                                        ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 54.284 ns  ; Register_Cz:inst9|C_OUT                                                                                                    ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 54.281 ns  ; ALU:inst|t[6]$latch                                                                                                        ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 54.123 ns  ; Register_Cz:inst9|z_out                                                                                                    ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 54.095 ns  ; Register_Cz:inst9|z_out                                                                                                    ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 54.019 ns  ; ALU:inst|t[5]$latch                                                                                                        ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 53.826 ns  ; ALU:inst|t[6]$latch                                                                                                        ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 51.768 ns  ; sm:inst7|zout                                                                                                              ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 51.286 ns  ; sm:inst7|zout                                                                                                              ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 51.150 ns  ; sm:inst7|zout                                                                                                              ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 51.091 ns  ; sm:inst7|zout                                                                                                              ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 50.681 ns  ; sm:inst7|zout                                                                                                              ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 50.638 ns  ; sm:inst7|zout                                                                                                              ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 50.593 ns  ; sm:inst7|zout                                                                                                              ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 50.383 ns  ; sm:inst7|zout                                                                                                              ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 49.649 ns  ; sm:inst7|zout                                                                                                              ; address[1] ; clk        ;
; N/A                                     ; None                                                ; 49.607 ns  ; sm:inst7|zout                                                                                                              ; address[3] ; clk        ;
; N/A                                     ; None                                                ; 49.578 ns  ; sm:inst7|zout                                                                                                              ; address[0] ; clk        ;
; N/A                                     ; None                                                ; 49.512 ns  ; sm:inst7|zout                                                                                                              ; address[2] ; clk        ;
; N/A                                     ; None                                                ; 49.269 ns  ; sm:inst7|zout                                                                                                              ; address[4] ; clk        ;
; N/A                                     ; None                                                ; 49.188 ns  ; sm:inst7|zout                                                                                                              ; address[5] ; clk        ;
; N/A                                     ; None                                                ; 49.119 ns  ; sm:inst7|zout                                                                                                              ; address[7] ; clk        ;
; N/A                                     ; None                                                ; 49.105 ns  ; sm:inst7|zout                                                                                                              ; address[6] ; clk        ;
; N/A                                     ; None                                                ; 17.434 ns  ; IR:inst2|temp[3]                                                                                                           ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 17.129 ns  ; IR:inst2|temp[2]                                                                                                           ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 16.740 ns  ; IR:inst2|temp[3]                                                                                                           ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 16.517 ns  ; IR:inst2|temp[3]                                                                                                           ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 16.503 ns  ; IR:inst2|temp[3]                                                                                                           ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 16.498 ns  ; IR:inst2|temp[3]                                                                                                           ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 16.435 ns  ; IR:inst2|temp[2]                                                                                                           ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 16.345 ns  ; IR:inst2|temp[1]                                                                                                           ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 16.334 ns  ; IR:inst2|temp[3]                                                                                                           ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 16.290 ns  ; IR:inst2|temp[1]                                                                                                           ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 16.212 ns  ; IR:inst2|temp[2]                                                                                                           ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 16.198 ns  ; IR:inst2|temp[2]                                                                                                           ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 16.193 ns  ; IR:inst2|temp[2]                                                                                                           ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 16.127 ns  ; IR:inst2|temp[3]                                                                                                           ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 16.103 ns  ; IR:inst2|temp[4]                                                                                                           ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 16.099 ns  ; IR:inst2|temp[3]                                                                                                           ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 16.077 ns  ; IR:inst2|temp[6]                                                                                                           ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 16.029 ns  ; IR:inst2|temp[2]                                                                                                           ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 15.822 ns  ; IR:inst2|temp[2]                                                                                                           ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 15.813 ns  ; IR:inst2|temp[1]                                                                                                           ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 15.810 ns  ; IR:inst2|temp[1]                                                                                                           ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 15.807 ns  ; IR:inst2|temp[7]                                                                                                           ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 15.794 ns  ; IR:inst2|temp[2]                                                                                                           ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 15.787 ns  ; IR:inst2|temp[1]                                                                                                           ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 15.705 ns  ; IR:inst2|temp[5]                                                                                                           ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 15.621 ns  ; IR:inst2|temp[4]                                                                                                           ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 15.595 ns  ; IR:inst2|temp[6]                                                                                                           ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 15.485 ns  ; IR:inst2|temp[4]                                                                                                           ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 15.460 ns  ; IR:inst2|temp[1]                                                                                                           ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 15.459 ns  ; IR:inst2|temp[6]                                                                                                           ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 15.426 ns  ; IR:inst2|temp[4]                                                                                                           ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 15.400 ns  ; IR:inst2|temp[6]                                                                                                           ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 15.325 ns  ; IR:inst2|temp[7]                                                                                                           ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 15.223 ns  ; IR:inst2|temp[5]                                                                                                           ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 15.209 ns  ; IR:inst2|temp[1]                                                                                                           ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 15.189 ns  ; IR:inst2|temp[7]                                                                                                           ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 15.185 ns  ; IR:inst2|temp[1]                                                                                                           ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 15.130 ns  ; IR:inst2|temp[7]                                                                                                           ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 15.087 ns  ; IR:inst2|temp[5]                                                                                                           ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 15.028 ns  ; IR:inst2|temp[5]                                                                                                           ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 15.016 ns  ; IR:inst2|temp[4]                                                                                                           ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 14.990 ns  ; IR:inst2|temp[6]                                                                                                           ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 14.973 ns  ; IR:inst2|temp[4]                                                                                                           ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 14.947 ns  ; IR:inst2|temp[6]                                                                                                           ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 14.928 ns  ; IR:inst2|temp[4]                                                                                                           ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_we_reg       ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg0 ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg1 ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg2 ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg3 ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg4 ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg5 ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg6 ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.919 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg7 ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.902 ns  ; IR:inst2|temp[6]                                                                                                           ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 14.720 ns  ; IR:inst2|temp[7]                                                                                                           ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 14.718 ns  ; IR:inst2|temp[4]                                                                                                           ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 14.692 ns  ; IR:inst2|temp[6]                                                                                                           ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 14.677 ns  ; IR:inst2|temp[7]                                                                                                           ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 14.647 ns  ; IR:inst2|temp[3]                                                                                                           ; address[1] ; clk        ;
; N/A                                     ; None                                                ; 14.632 ns  ; IR:inst2|temp[7]                                                                                                           ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 14.618 ns  ; IR:inst2|temp[5]                                                                                                           ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 14.575 ns  ; IR:inst2|temp[5]                                                                                                           ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 14.547 ns  ; IR:inst2|temp[4]                                                                                                           ; address[1] ; clk        ;
; N/A                                     ; None                                                ; 14.546 ns  ; IR:inst2|temp[0]                                                                                                           ; bus[3]     ; clk        ;
; N/A                                     ; None                                                ; 14.530 ns  ; IR:inst2|temp[5]                                                                                                           ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 14.521 ns  ; IR:inst2|temp[6]                                                                                                           ; address[1] ; clk        ;
; N/A                                     ; None                                                ; 14.491 ns  ; IR:inst2|temp[0]                                                                                                           ; bus[2]     ; clk        ;
; N/A                                     ; None                                                ; 14.424 ns  ; IR:inst2|temp[3]                                                                                                           ; address[3] ; clk        ;
; N/A                                     ; None                                                ; 14.422 ns  ; IR:inst2|temp[7]                                                                                                           ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 14.389 ns  ; IR:inst2|temp[3]                                                                                                           ; address[4] ; clk        ;
; N/A                                     ; None                                                ; 14.324 ns  ; IR:inst2|temp[4]                                                                                                           ; address[3] ; clk        ;
; N/A                                     ; None                                                ; 14.320 ns  ; IR:inst2|temp[5]                                                                                                           ; bus[1]     ; clk        ;
; N/A                                     ; None                                                ; 14.298 ns  ; IR:inst2|temp[6]                                                                                                           ; address[3] ; clk        ;
; N/A                                     ; None                                                ; 14.289 ns  ; IR:inst2|temp[4]                                                                                                           ; address[4] ; clk        ;
; N/A                                     ; None                                                ; 14.263 ns  ; IR:inst2|temp[6]                                                                                                           ; address[4] ; clk        ;
; N/A                                     ; None                                                ; 14.251 ns  ; IR:inst2|temp[7]                                                                                                           ; address[1] ; clk        ;
; N/A                                     ; None                                                ; 14.244 ns  ; IR:inst2|temp[3]                                                                                                           ; address[0] ; clk        ;
; N/A                                     ; None                                                ; 14.149 ns  ; IR:inst2|temp[5]                                                                                                           ; address[1] ; clk        ;
; N/A                                     ; None                                                ; 14.144 ns  ; IR:inst2|temp[4]                                                                                                           ; address[0] ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_we_reg       ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg0 ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg1 ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg2 ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg3 ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg4 ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg5 ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg6 ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.120 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg7 ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 14.118 ns  ; IR:inst2|temp[6]                                                                                                           ; address[0] ; clk        ;
; N/A                                     ; None                                                ; 14.028 ns  ; IR:inst2|temp[7]                                                                                                           ; address[3] ; clk        ;
; N/A                                     ; None                                                ; 14.026 ns  ; IR:inst2|temp[3]                                                                                                           ; address[2] ; clk        ;
; N/A                                     ; None                                                ; 14.014 ns  ; IR:inst2|temp[0]                                                                                                           ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 14.011 ns  ; IR:inst2|temp[0]                                                                                                           ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 14.001 ns  ; IR:inst2|temp[3]                                                                                                           ; address[6] ; clk        ;
; N/A                                     ; None                                                ; 13.993 ns  ; IR:inst2|temp[7]                                                                                                           ; address[4] ; clk        ;
; N/A                                     ; None                                                ; 13.988 ns  ; IR:inst2|temp[0]                                                                                                           ; bus[0]     ; clk        ;
; N/A                                     ; None                                                ; 13.987 ns  ; IR:inst2|temp[3]                                                                                                           ; address[5] ; clk        ;
; N/A                                     ; None                                                ; 13.926 ns  ; IR:inst2|temp[5]                                                                                                           ; address[3] ; clk        ;
; N/A                                     ; None                                                ; 13.901 ns  ; IR:inst2|temp[4]                                                                                                           ; address[6] ; clk        ;
; N/A                                     ; None                                                ; 13.891 ns  ; IR:inst2|temp[5]                                                                                                           ; address[4] ; clk        ;
; N/A                                     ; None                                                ; 13.887 ns  ; IR:inst2|temp[4]                                                                                                           ; address[5] ; clk        ;
; N/A                                     ; None                                                ; 13.875 ns  ; IR:inst2|temp[6]                                                                                                           ; address[6] ; clk        ;
; N/A                                     ; None                                                ; 13.870 ns  ; IR:inst2|temp[3]                                                                                                           ; address[7] ; clk        ;
; N/A                                     ; None                                                ; 13.863 ns  ; IR:inst2|temp[2]                                                                                                           ; address[1] ; clk        ;
; N/A                                     ; None                                                ; 13.861 ns  ; IR:inst2|temp[6]                                                                                                           ; address[5] ; clk        ;
; N/A                                     ; None                                                ; 13.848 ns  ; IR:inst2|temp[7]                                                                                                           ; address[0] ; clk        ;
; N/A                                     ; None                                                ; 13.843 ns  ; IR:inst2|temp[1]                                                                                                           ; address[1] ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_we_reg       ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg0 ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg1 ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg2 ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg3 ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg4 ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg5 ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg6 ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.829 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg7 ; bus[4]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_we_reg       ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg0 ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg1 ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg2 ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg3 ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg4 ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg5 ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg6 ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.824 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg7 ; bus[6]     ; clk        ;
; N/A                                     ; None                                                ; 13.770 ns  ; IR:inst2|temp[4]                                                                                                           ; address[7] ; clk        ;
; N/A                                     ; None                                                ; 13.746 ns  ; IR:inst2|temp[5]                                                                                                           ; address[0] ; clk        ;
; N/A                                     ; None                                                ; 13.744 ns  ; IR:inst2|temp[6]                                                                                                           ; address[7] ; clk        ;
; N/A                                     ; None                                                ; 13.724 ns  ; IR:inst2|temp[1]                                                                                                           ; address[3] ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_we_reg       ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg0 ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg1 ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg2 ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg3 ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg4 ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg5 ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg6 ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.694 ns  ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_address_reg7 ; bus[7]     ; clk        ;
; N/A                                     ; None                                                ; 13.667 ns  ; IR:inst2|temp[4]                                                                                                           ; address[2] ; clk        ;
; N/A                                     ; None                                                ; 13.661 ns  ; IR:inst2|temp[0]                                                                                                           ; bus[5]     ; clk        ;
; N/A                                     ; None                                                ; 13.641 ns  ; IR:inst2|temp[6]                                                                                                           ; address[2] ; clk        ;
; N/A                                     ; None                                                ; 13.640 ns  ; IR:inst2|temp[2]                                                                                                           ; address[3] ; clk        ;
; N/A                                     ; None                                                ; 13.605 ns  ; IR:inst2|temp[2]                                                                                                           ; address[4] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                            ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+----------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To     ;
+-------+-------------------+-----------------+----------+--------+
; N/A   ; None              ; 14.230 ns       ; input[3] ; bus[3] ;
; N/A   ; None              ; 13.629 ns       ; input[4] ; bus[4] ;
; N/A   ; None              ; 13.376 ns       ; input[0] ; bus[0] ;
; N/A   ; None              ; 13.231 ns       ; input[7] ; bus[7] ;
; N/A   ; None              ; 12.930 ns       ; input[1] ; bus[1] ;
; N/A   ; None              ; 12.910 ns       ; input[6] ; bus[6] ;
; N/A   ; None              ; 12.863 ns       ; input[2] ; bus[2] ;
; N/A   ; None              ; 12.798 ns       ; input[5] ; bus[5] ;
+-------+-------------------+-----------------+----------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                        ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                                        ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -5.982 ns ; input[2] ; IR:inst2|temp[2]                                                                                                          ; clk      ;
; N/A           ; None        ; -6.012 ns ; input[3] ; IR:inst2|temp[3]                                                                                                          ; clk      ;
; N/A           ; None        ; -6.024 ns ; input[6] ; gpr:inst3|b[6]                                                                                                            ; clk      ;
; N/A           ; None        ; -6.032 ns ; input[7] ; gpr:inst3|c[7]                                                                                                            ; clk      ;
; N/A           ; None        ; -6.041 ns ; input[5] ; gpr:inst3|b[5]                                                                                                            ; clk      ;
; N/A           ; None        ; -6.148 ns ; input[0] ; gpr:inst3|c[0]                                                                                                            ; clk      ;
; N/A           ; None        ; -6.481 ns ; input[4] ; gpr:inst3|b[4]                                                                                                            ; clk      ;
; N/A           ; None        ; -6.683 ns ; input[1] ; IR:inst2|temp[1]                                                                                                          ; clk      ;
; N/A           ; None        ; -6.843 ns ; input[5] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk      ;
; N/A           ; None        ; -7.191 ns ; input[2] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk      ;
; N/A           ; None        ; -7.192 ns ; input[3] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk      ;
; N/A           ; None        ; -7.210 ns ; input[6] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk      ;
; N/A           ; None        ; -7.219 ns ; input[7] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk      ;
; N/A           ; None        ; -7.342 ns ; input[0] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk      ;
; N/A           ; None        ; -7.391 ns ; input[5] ; IR:inst2|temp[5]                                                                                                          ; clk      ;
; N/A           ; None        ; -7.401 ns ; input[2] ; pc:inst4|s[2]                                                                                                             ; clk      ;
; N/A           ; None        ; -7.406 ns ; input[1] ; gpr:inst3|a[1]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.452 ns ; input[6] ; pc:inst4|s[6]                                                                                                             ; clk      ;
; N/A           ; None        ; -7.468 ns ; input[6] ; gpr:inst3|a[6]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.480 ns ; input[5] ; pc:inst4|s[5]                                                                                                             ; clk      ;
; N/A           ; None        ; -7.637 ns ; input[0] ; IR:inst2|temp[0]                                                                                                          ; clk      ;
; N/A           ; None        ; -7.655 ns ; input[0] ; gpr:inst3|a[0]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.667 ns ; input[4] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk      ;
; N/A           ; None        ; -7.711 ns ; input[6] ; IR:inst2|temp[6]                                                                                                          ; clk      ;
; N/A           ; None        ; -7.815 ns ; input[4] ; IR:inst2|temp[4]                                                                                                          ; clk      ;
; N/A           ; None        ; -7.826 ns ; input[0] ; gpr:inst3|b[0]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.826 ns ; input[7] ; IR:inst2|temp[7]                                                                                                          ; clk      ;
; N/A           ; None        ; -7.830 ns ; input[2] ; gpr:inst3|a[2]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.832 ns ; input[5] ; gpr:inst3|a[5]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.847 ns ; input[2] ; gpr:inst3|c[2]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.849 ns ; input[2] ; gpr:inst3|b[2]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.849 ns ; input[6] ; gpr:inst3|c[6]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.864 ns ; input[7] ; gpr:inst3|b[7]                                                                                                            ; clk      ;
; N/A           ; None        ; -7.903 ns ; input[4] ; pc:inst4|s[4]                                                                                                             ; clk      ;
; N/A           ; None        ; -7.927 ns ; input[4] ; gpr:inst3|a[4]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.157 ns ; input[1] ; gpr:inst3|b[1]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.223 ns ; input[1] ; ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk      ;
; N/A           ; None        ; -8.225 ns ; input[5] ; gpr:inst3|c[5]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.240 ns ; input[4] ; gpr:inst3|c[4]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.240 ns ; input[3] ; gpr:inst3|c[3]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.240 ns ; input[3] ; gpr:inst3|b[3]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.259 ns ; input[3] ; gpr:inst3|a[3]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.278 ns ; input[7] ; pc:inst4|s[7]                                                                                                             ; clk      ;
; N/A           ; None        ; -8.381 ns ; input[7] ; gpr:inst3|a[7]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.468 ns ; input[1] ; pc:inst4|s[1]                                                                                                             ; clk      ;
; N/A           ; None        ; -8.539 ns ; input[1] ; gpr:inst3|c[1]                                                                                                            ; clk      ;
; N/A           ; None        ; -8.587 ns ; input[3] ; pc:inst4|s[3]                                                                                                             ; clk      ;
; N/A           ; None        ; -8.609 ns ; input[0] ; pc:inst4|s[0]                                                                                                             ; clk      ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 21 10:10:46 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Register_Cz:inst9|C_OUT" is a latch
    Warning: Node "Register_Cz:inst9|z_out" is a latch
    Warning: Node "ALU:inst|t[7]$latch" is a latch
    Warning: Node "ALU:inst|cf" is a latch
    Warning: Node "ALU:inst|zf" is a latch
    Warning: Node "ALU:inst|t[6]$latch" is a latch
    Warning: Node "ALU:inst|t[0]$latch" is a latch
    Warning: Node "gpr:inst3|a0[0]" is a latch
    Warning: Node "gpr:inst3|a0[1]" is a latch
    Warning: Node "gpr:inst3|a0[2]" is a latch
    Warning: Node "gpr:inst3|a0[3]" is a latch
    Warning: Node "gpr:inst3|a0[4]" is a latch
    Warning: Node "gpr:inst3|a0[5]" is a latch
    Warning: Node "gpr:inst3|a0[6]" is a latch
    Warning: Node "gpr:inst3|a0[7]" is a latch
    Warning: Node "gpr:inst3|b0[7]" is a latch
    Warning: Node "gpr:inst3|b0[0]" is a latch
    Warning: Node "gpr:inst3|b0[1]" is a latch
    Warning: Node "gpr:inst3|b0[2]" is a latch
    Warning: Node "gpr:inst3|b0[3]" is a latch
    Warning: Node "gpr:inst3|b0[4]" is a latch
    Warning: Node "gpr:inst3|b0[5]" is a latch
    Warning: Node "gpr:inst3|b0[6]" is a latch
    Warning: Node "ALU:inst|t[1]$latch" is a latch
    Warning: Node "ALU:inst|t[5]$latch" is a latch
    Warning: Node "ALU:inst|t[2]$latch" is a latch
    Warning: Node "ALU:inst|t[3]$latch" is a latch
    Warning: Node "ALU:inst|t[4]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "reset" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "tDFF:inst14|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst15|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst16|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst17|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst18|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst19|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst20|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst21|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst22|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst23|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst24|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst25|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst26|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst27|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst28|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst29|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst30|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst31|NQ" as buffer
    Info: Detected gated clock "ALU:inst|Equal5~0" as buffer
    Info: Detected gated clock "sigcon:inst6|we~9" as buffer
    Info: Detected ripple clock "tDFF:inst32|NQ" as buffer
    Info: Detected gated clock "ALU:inst|t[7]~67" as buffer
    Info: Detected gated clock "ALU:inst|cf~5" as buffer
    Info: Detected ripple clock "tDFF:inst33|NQ" as buffer
    Info: Detected gated clock "ALU:inst|t[0]~2" as buffer
    Info: Detected gated clock "sigcon:inst6|zen~2" as buffer
    Info: Detected ripple clock "tDFF:inst34|NQ" as buffer
    Info: Detected gated clock "ALU:inst|Equal2~0" as buffer
    Info: Detected ripple clock "IR:inst2|temp[5]" as buffer
    Info: Detected gated clock "ALU:inst|Equal1~0" as buffer
    Info: Detected ripple clock "IR:inst2|temp[4]" as buffer
    Info: Detected ripple clock "tDFF:inst35|NQ" as buffer
    Info: Detected gated clock "sigcon:inst6|zen~1" as buffer
    Info: Detected gated clock "ALU:inst|Equal0~0" as buffer
    Info: Detected ripple clock "IR:inst2|temp[7]" as buffer
    Info: Detected ripple clock "IR:inst2|temp[6]" as buffer
    Info: Detected ripple clock "tDFF:inst36|NQ" as buffer
    Info: Detected ripple clock "tDFF:inst37|NQ" as buffer
    Info: Detected ripple clock "sm:inst7|zout" as buffer
Info: Clock "clk" has Internal fmax of 9.92 MHz between source register "ALU:inst|t[2]$latch" and destination memory "ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1" (period= 100.772 ns)
    Info: + Longest register to memory delay is 5.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst|t[2]$latch'
        Info: 2: + IC(1.040 ns) + CELL(0.206 ns) = 1.246 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 1; COMB Node = 'shift:inst5|w[6]~42'
        Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.826 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 1; COMB Node = 'shift:inst5|w[6]~43'
        Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 2.397 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 2; COMB Node = 'inst1[1]~28'
        Info: 5: + IC(1.012 ns) + CELL(0.206 ns) = 3.615 ns; Loc. = LCCOMB_X18_Y5_N8; Fanout = 6; COMB Node = 'inst1[1]~29'
        Info: 6: + IC(1.586 ns) + CELL(0.128 ns) = 5.329 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 0.952 ns ( 17.86 % )
        Info: Total interconnect delay = 4.377 ns ( 82.14 % )
    Info: - Smallest clock skew is -45.011 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.857 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.857 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'ram:inst12|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_mc91:auto_generated|ram_block1a0~porta_datain_reg1'
            Info: Total cell delay = 1.944 ns ( 68.04 % )
            Info: Total interconnect delay = 0.913 ns ( 31.96 % )
        Info: - Longest clock path from clock "clk" to source register is 47.868 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14|NQ'
            Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15|NQ'
            Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16|NQ'
            Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17|NQ'
            Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18|NQ'
            Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19|NQ'
            Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20|NQ'
            Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21|NQ'
            Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22|NQ'
            Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23|NQ'
            Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24|NQ'
            Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25|NQ'
            Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26|NQ'
            Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27|NQ'
            Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28|NQ'
            Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29|NQ'
            Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30|NQ'
            Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31|NQ'
            Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32|NQ'
            Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33|NQ'
            Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34|NQ'
            Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35|NQ'
            Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36|NQ'
            Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37|NQ'
            Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7|zout'
            Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6|zen~2'
            Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst|t[0]~2'
            Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst|t[0]~2clkctrl'
            Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst|t[2]$latch'
            Info: Total cell delay = 26.806 ns ( 56.00 % )
            Info: Total interconnect delay = 21.062 ns ( 44.00 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.046 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 58 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "IR:inst2|temp[6]" and destination pin or register "ALU:inst|t[2]$latch" for clock "clk" (Hold time is 41.16 ns)
    Info: + Largest clock skew is 44.651 ns
        Info: + Longest clock path from clock "clk" to destination register is 47.868 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14|NQ'
            Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15|NQ'
            Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16|NQ'
            Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17|NQ'
            Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18|NQ'
            Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19|NQ'
            Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20|NQ'
            Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21|NQ'
            Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22|NQ'
            Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23|NQ'
            Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24|NQ'
            Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25|NQ'
            Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26|NQ'
            Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27|NQ'
            Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28|NQ'
            Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29|NQ'
            Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30|NQ'
            Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31|NQ'
            Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32|NQ'
            Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33|NQ'
            Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34|NQ'
            Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35|NQ'
            Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36|NQ'
            Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37|NQ'
            Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7|zout'
            Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6|zen~2'
            Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst|t[0]~2'
            Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst|t[0]~2clkctrl'
            Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst|t[2]$latch'
            Info: Total cell delay = 26.806 ns ( 56.00 % )
            Info: Total interconnect delay = 21.062 ns ( 44.00 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.217 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.441 ns) + CELL(0.666 ns) = 3.217 ns; Loc. = LCFF_X19_Y6_N13; Fanout = 14; REG Node = 'IR:inst2|temp[6]'
            Info: Total cell delay = 1.776 ns ( 55.21 % )
            Info: Total interconnect delay = 1.441 ns ( 44.79 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 3.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N13; Fanout = 14; REG Node = 'IR:inst2|temp[6]'
        Info: 2: + IC(0.487 ns) + CELL(0.206 ns) = 0.693 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 11; COMB Node = 'sigcon:inst6|zen~1'
        Info: 3: + IC(1.127 ns) + CELL(0.370 ns) = 2.190 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 1; COMB Node = 'ALU:inst|t[2]~95'
        Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 3.187 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst|t[2]$latch'
        Info: Total cell delay = 1.200 ns ( 37.65 % )
        Info: Total interconnect delay = 1.987 ns ( 62.35 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "pc:inst4|s[0]" (data pin = "input[0]", clock pin = "clk") is 8.875 ns
    Info: + Longest pin to register delay is 11.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'input[0]'
        Info: 2: + IC(6.839 ns) + CELL(0.615 ns) = 8.398 ns; Loc. = LCCOMB_X20_Y5_N14; Fanout = 2; COMB Node = 'inst1[0]~31'
        Info: 3: + IC(0.384 ns) + CELL(0.319 ns) = 9.101 ns; Loc. = LCCOMB_X20_Y5_N24; Fanout = 6; COMB Node = 'inst1[0]~32'
        Info: 4: + IC(2.116 ns) + CELL(0.460 ns) = 11.677 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'pc:inst4|s[0]'
        Info: Total cell delay = 2.338 ns ( 20.02 % )
        Info: Total interconnect delay = 9.339 ns ( 79.98 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.762 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'pc:inst4|s[0]'
        Info: Total cell delay = 1.776 ns ( 64.30 % )
        Info: Total interconnect delay = 0.986 ns ( 35.70 % )
Info: tco from clock "clk" to destination pin "bus[3]" through register "ALU:inst|t[2]$latch" is 55.786 ns
    Info: + Longest clock path from clock "clk" to source register is 47.868 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.442 ns) + CELL(0.970 ns) = 3.522 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'tDFF:inst14|NQ'
        Info: 3: + IC(1.400 ns) + CELL(0.970 ns) = 5.892 ns; Loc. = LCFF_X26_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst15|NQ'
        Info: 4: + IC(0.386 ns) + CELL(0.970 ns) = 7.248 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'tDFF:inst16|NQ'
        Info: 5: + IC(0.603 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X25_Y6_N5; Fanout = 2; REG Node = 'tDFF:inst17|NQ'
        Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 10.178 ns; Loc. = LCFF_X25_Y6_N9; Fanout = 2; REG Node = 'tDFF:inst18|NQ'
        Info: 7: + IC(1.110 ns) + CELL(0.970 ns) = 12.258 ns; Loc. = LCFF_X24_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst19|NQ'
        Info: 8: + IC(0.385 ns) + CELL(0.970 ns) = 13.613 ns; Loc. = LCFF_X24_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst20|NQ'
        Info: 9: + IC(0.599 ns) + CELL(0.970 ns) = 15.182 ns; Loc. = LCFF_X25_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst21|NQ'
        Info: 10: + IC(0.385 ns) + CELL(0.970 ns) = 16.537 ns; Loc. = LCFF_X25_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst22|NQ'
        Info: 11: + IC(0.599 ns) + CELL(0.970 ns) = 18.106 ns; Loc. = LCFF_X26_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst23|NQ'
        Info: 12: + IC(0.385 ns) + CELL(0.970 ns) = 19.461 ns; Loc. = LCFF_X26_Y10_N15; Fanout = 2; REG Node = 'tDFF:inst24|NQ'
        Info: 13: + IC(0.599 ns) + CELL(0.970 ns) = 21.030 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 2; REG Node = 'tDFF:inst25|NQ'
        Info: 14: + IC(0.385 ns) + CELL(0.970 ns) = 22.385 ns; Loc. = LCFF_X27_Y10_N29; Fanout = 2; REG Node = 'tDFF:inst26|NQ'
        Info: 15: + IC(1.104 ns) + CELL(0.970 ns) = 24.459 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst27|NQ'
        Info: 16: + IC(0.602 ns) + CELL(0.970 ns) = 26.031 ns; Loc. = LCFF_X26_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst28|NQ'
        Info: 17: + IC(0.385 ns) + CELL(0.970 ns) = 27.386 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 2; REG Node = 'tDFF:inst29|NQ'
        Info: 18: + IC(0.602 ns) + CELL(0.970 ns) = 28.958 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'tDFF:inst30|NQ'
        Info: 19: + IC(0.385 ns) + CELL(0.970 ns) = 30.313 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'tDFF:inst31|NQ'
        Info: 20: + IC(1.003 ns) + CELL(0.970 ns) = 32.286 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst32|NQ'
        Info: 21: + IC(0.385 ns) + CELL(0.970 ns) = 33.641 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst33|NQ'
        Info: 22: + IC(0.602 ns) + CELL(0.970 ns) = 35.213 ns; Loc. = LCFF_X25_Y8_N7; Fanout = 2; REG Node = 'tDFF:inst34|NQ'
        Info: 23: + IC(0.385 ns) + CELL(0.970 ns) = 36.568 ns; Loc. = LCFF_X25_Y8_N15; Fanout = 2; REG Node = 'tDFF:inst35|NQ'
        Info: 24: + IC(0.602 ns) + CELL(0.970 ns) = 38.140 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'tDFF:inst36|NQ'
        Info: 25: + IC(0.386 ns) + CELL(0.970 ns) = 39.496 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 2; REG Node = 'tDFF:inst37|NQ'
        Info: 26: + IC(1.513 ns) + CELL(0.970 ns) = 41.979 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 46; REG Node = 'sm:inst7|zout'
        Info: 27: + IC(0.789 ns) + CELL(0.589 ns) = 43.357 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 3; COMB Node = 'sigcon:inst6|zen~2'
        Info: 28: + IC(0.412 ns) + CELL(0.651 ns) = 44.420 ns; Loc. = LCCOMB_X20_Y6_N2; Fanout = 1; COMB Node = 'ALU:inst|t[0]~2'
        Info: 29: + IC(1.882 ns) + CELL(0.000 ns) = 46.302 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'ALU:inst|t[0]~2clkctrl'
        Info: 30: + IC(1.360 ns) + CELL(0.206 ns) = 47.868 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst|t[2]$latch'
        Info: Total cell delay = 26.806 ns ( 56.00 % )
        Info: Total interconnect delay = 21.062 ns ( 44.00 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 3; REG Node = 'ALU:inst|t[2]$latch'
        Info: 2: + IC(0.396 ns) + CELL(0.366 ns) = 0.762 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 1; COMB Node = 'shift:inst5|w[4]~38'
        Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 1.329 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 1; COMB Node = 'shift:inst5|w[4]~39'
        Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 2.076 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'inst1[3]~22'
        Info: 5: + IC(2.606 ns) + CELL(3.236 ns) = 7.918 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'bus[3]'
        Info: Total cell delay = 4.178 ns ( 52.77 % )
        Info: Total interconnect delay = 3.740 ns ( 47.23 % )
Info: Longest tpd from source pin "input[3]" to destination pin "bus[3]" is 14.230 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'input[3]'
    Info: 2: + IC(6.829 ns) + CELL(0.615 ns) = 8.388 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'inst1[3]~22'
    Info: 3: + IC(2.606 ns) + CELL(3.236 ns) = 14.230 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'bus[3]'
    Info: Total cell delay = 4.795 ns ( 33.70 % )
    Info: Total interconnect delay = 9.435 ns ( 66.30 % )
Info: th for register "IR:inst2|temp[2]" (data pin = "input[2]", clock pin = "clk") is -5.982 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.762 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X24_Y5_N1; Fanout = 16; REG Node = 'IR:inst2|temp[2]'
        Info: Total cell delay = 1.776 ns ( 64.30 % )
        Info: Total interconnect delay = 0.986 ns ( 35.70 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 9.050 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'input[2]'
        Info: 2: + IC(6.829 ns) + CELL(0.589 ns) = 8.362 ns; Loc. = LCCOMB_X24_Y5_N12; Fanout = 2; COMB Node = 'inst1[2]~25'
        Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 8.942 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 6; COMB Node = 'inst1[2]~26'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.050 ns; Loc. = LCFF_X24_Y5_N1; Fanout = 16; REG Node = 'IR:inst2|temp[2]'
        Info: Total cell delay = 1.847 ns ( 20.41 % )
        Info: Total interconnect delay = 7.203 ns ( 79.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Sat Dec 21 10:10:47 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


