// Seed: 1827100556
module module_0 (
    output uwire id_0,
    output tri id_1,
    output wor id_2,
    output supply0 id_3,
    input supply0 id_4
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0
    , id_16,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    output supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wire id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri id_13,
    input supply0 id_14
);
  reg id_17;
  assign id_4 = id_8;
  module_0(
      id_4, id_5, id_4, id_5, id_1
  );
  always id_17 <= 1'h0;
endmodule
