<def f='llvm/llvm/include/llvm/CodeGen/MachineFrameInfo.h' l='58' ll='59' type='void llvm::CalleeSavedInfo::CalleeSavedInfo(unsigned int R, int FI = 0)'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='810' u='c' c='_ZN4llvm13MIRParserImpl24parseCalleeSavedRegisterERNS_25PerFunctionMIParsingStateERSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_4yaml11StringValueEbi'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='399' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='220' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20spillCalleeSavedRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1703' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1719' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
