<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/macroAssembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="stubGenerator_x86_64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/macroAssembler_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
1720   void add_one_64(Register z, Register zlen, Register carry, Register tmp1);
1721   void lshift_by_1(Register x, Register len, Register z, Register zlen, Register tmp1, Register tmp2,
1722                        Register tmp3, Register tmp4);
1723   void square_to_len(Register x, Register len, Register z, Register zlen, Register tmp1, Register tmp2,
1724                      Register tmp3, Register tmp4, Register tmp5, Register rdxReg, Register raxReg);
1725 
1726   void mul_add_128_x_32_loop(Register out, Register in, Register offset, Register len, Register tmp1,
1727                Register tmp2, Register tmp3, Register tmp4, Register tmp5, Register rdxReg,
1728                Register raxReg);
1729   void mul_add(Register out, Register in, Register offset, Register len, Register k, Register tmp1,
1730                Register tmp2, Register tmp3, Register tmp4, Register tmp5, Register rdxReg,
1731                Register raxReg);
1732   void vectorized_mismatch(Register obja, Register objb, Register length, Register log2_array_indxscale,
1733                            Register result, Register tmp1, Register tmp2,
1734                            XMMRegister vec1, XMMRegister vec2, XMMRegister vec3);
1735 #endif
1736 
1737   // CRC32 code for java.util.zip.CRC32::updateBytes() intrinsic.
1738   void update_byte_crc32(Register crc, Register val, Register table);
1739   void kernel_crc32(Register crc, Register buf, Register len, Register table, Register tmp);









1740   // CRC32C code for java.util.zip.CRC32C::updateBytes() intrinsic
1741   // Note on a naming convention:
1742   // Prefix w = register only used on a Westmere+ architecture
1743   // Prefix n = register only used on a Nehalem architecture
1744 #ifdef _LP64
1745   void crc32c_ipl_alg4(Register in_out, uint32_t n,
1746                        Register tmp1, Register tmp2, Register tmp3);
1747 #else
1748   void crc32c_ipl_alg4(Register in_out, uint32_t n,
1749                        Register tmp1, Register tmp2, Register tmp3,
1750                        XMMRegister xtmp1, XMMRegister xtmp2);
1751 #endif
1752   void crc32c_pclmulqdq(XMMRegister w_xtmp1,
1753                         Register in_out,
1754                         uint32_t const_or_pre_comp_const_index, bool is_pclmulqdq_supported,
1755                         XMMRegister w_xtmp2,
1756                         Register tmp1,
1757                         Register n_tmp2, Register n_tmp3);
1758   void crc32c_rec_alt2(uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported, Register in_out, Register in1, Register in2,
1759                        XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1760                        Register tmp1, Register tmp2,
1761                        Register n_tmp3);
1762   void crc32c_proc_chunk(uint32_t size, uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported,
1763                          Register in_out1, Register in_out2, Register in_out3,
1764                          Register tmp1, Register tmp2, Register tmp3,
1765                          XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1766                          Register tmp4, Register tmp5,
1767                          Register n_tmp6);
1768   void crc32c_ipl_alg2_alt2(Register in_out, Register in1, Register in2,
1769                             Register tmp1, Register tmp2, Register tmp3,
1770                             Register tmp4, Register tmp5, Register tmp6,
1771                             XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1772                             bool is_pclmulqdq_supported);
1773   // Fold 128-bit data chunk
1774   void fold_128bit_crc32(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, Register buf, int offset);
1775   void fold_128bit_crc32(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, XMMRegister xbuf);




1776   // Fold 8-bit data
1777   void fold_8bit_crc32(Register crc, Register table, Register tmp);
1778   void fold_8bit_crc32(XMMRegister crc, Register table, XMMRegister xtmp, Register tmp);
<span class="line-removed">1779   void fold_128bit_crc32_avx512(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, Register buf, int offset);</span>
1780 
1781   // Compress char[] array to byte[].
1782   void char_array_compress(Register src, Register dst, Register len,
1783                            XMMRegister tmp1, XMMRegister tmp2, XMMRegister tmp3,
1784                            XMMRegister tmp4, Register tmp5, Register result);
1785 
1786   // Inflate byte[] array to char[].
1787   void byte_array_inflate(Register src, Register dst, Register len,
1788                           XMMRegister tmp1, Register tmp2);
1789 
1790 #ifdef _LP64
1791   void convert_f2i(Register dst, XMMRegister src);
1792   void convert_d2i(Register dst, XMMRegister src);
1793   void convert_f2l(Register dst, XMMRegister src);
1794   void convert_d2l(Register dst, XMMRegister src);
1795 
1796   void cache_wb(Address line);
1797   void cache_wbsync(bool is_pre);
1798 #endif // _LP64
1799 
</pre>
</td>
<td>
<hr />
<pre>
1720   void add_one_64(Register z, Register zlen, Register carry, Register tmp1);
1721   void lshift_by_1(Register x, Register len, Register z, Register zlen, Register tmp1, Register tmp2,
1722                        Register tmp3, Register tmp4);
1723   void square_to_len(Register x, Register len, Register z, Register zlen, Register tmp1, Register tmp2,
1724                      Register tmp3, Register tmp4, Register tmp5, Register rdxReg, Register raxReg);
1725 
1726   void mul_add_128_x_32_loop(Register out, Register in, Register offset, Register len, Register tmp1,
1727                Register tmp2, Register tmp3, Register tmp4, Register tmp5, Register rdxReg,
1728                Register raxReg);
1729   void mul_add(Register out, Register in, Register offset, Register len, Register k, Register tmp1,
1730                Register tmp2, Register tmp3, Register tmp4, Register tmp5, Register rdxReg,
1731                Register raxReg);
1732   void vectorized_mismatch(Register obja, Register objb, Register length, Register log2_array_indxscale,
1733                            Register result, Register tmp1, Register tmp2,
1734                            XMMRegister vec1, XMMRegister vec2, XMMRegister vec3);
1735 #endif
1736 
1737   // CRC32 code for java.util.zip.CRC32::updateBytes() intrinsic.
1738   void update_byte_crc32(Register crc, Register val, Register table);
1739   void kernel_crc32(Register crc, Register buf, Register len, Register table, Register tmp);
<span class="line-added">1740 </span>
<span class="line-added">1741 </span>
<span class="line-added">1742 #ifdef _LP64</span>
<span class="line-added">1743   void kernel_crc32_avx512(Register crc, Register buf, Register len, Register table, Register tmp1, Register tmp2);</span>
<span class="line-added">1744   void kernel_crc32_avx512_256B(Register crc, Register buf, Register len, Register key, Register pos,</span>
<span class="line-added">1745                                 Register tmp1, Register tmp2, Label&amp; L_barrett, Label&amp; L_16B_reduction_loop,</span>
<span class="line-added">1746                                 Label&amp; L_get_last_two_xmms, Label&amp; L_128_done, Label&amp; L_cleanup);</span>
<span class="line-added">1747 #endif // _LP64</span>
<span class="line-added">1748 </span>
1749   // CRC32C code for java.util.zip.CRC32C::updateBytes() intrinsic
1750   // Note on a naming convention:
1751   // Prefix w = register only used on a Westmere+ architecture
1752   // Prefix n = register only used on a Nehalem architecture
1753 #ifdef _LP64
1754   void crc32c_ipl_alg4(Register in_out, uint32_t n,
1755                        Register tmp1, Register tmp2, Register tmp3);
1756 #else
1757   void crc32c_ipl_alg4(Register in_out, uint32_t n,
1758                        Register tmp1, Register tmp2, Register tmp3,
1759                        XMMRegister xtmp1, XMMRegister xtmp2);
1760 #endif
1761   void crc32c_pclmulqdq(XMMRegister w_xtmp1,
1762                         Register in_out,
1763                         uint32_t const_or_pre_comp_const_index, bool is_pclmulqdq_supported,
1764                         XMMRegister w_xtmp2,
1765                         Register tmp1,
1766                         Register n_tmp2, Register n_tmp3);
1767   void crc32c_rec_alt2(uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported, Register in_out, Register in1, Register in2,
1768                        XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1769                        Register tmp1, Register tmp2,
1770                        Register n_tmp3);
1771   void crc32c_proc_chunk(uint32_t size, uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported,
1772                          Register in_out1, Register in_out2, Register in_out3,
1773                          Register tmp1, Register tmp2, Register tmp3,
1774                          XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1775                          Register tmp4, Register tmp5,
1776                          Register n_tmp6);
1777   void crc32c_ipl_alg2_alt2(Register in_out, Register in1, Register in2,
1778                             Register tmp1, Register tmp2, Register tmp3,
1779                             Register tmp4, Register tmp5, Register tmp6,
1780                             XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1781                             bool is_pclmulqdq_supported);
1782   // Fold 128-bit data chunk
1783   void fold_128bit_crc32(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, Register buf, int offset);
1784   void fold_128bit_crc32(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, XMMRegister xbuf);
<span class="line-added">1785 #ifdef _LP64</span>
<span class="line-added">1786   // Fold 512-bit data chunk</span>
<span class="line-added">1787   void fold512bit_crc32_avx512(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, Register buf, Register pos, int offset);</span>
<span class="line-added">1788 #endif // _LP64</span>
1789   // Fold 8-bit data
1790   void fold_8bit_crc32(Register crc, Register table, Register tmp);
1791   void fold_8bit_crc32(XMMRegister crc, Register table, XMMRegister xtmp, Register tmp);

1792 
1793   // Compress char[] array to byte[].
1794   void char_array_compress(Register src, Register dst, Register len,
1795                            XMMRegister tmp1, XMMRegister tmp2, XMMRegister tmp3,
1796                            XMMRegister tmp4, Register tmp5, Register result);
1797 
1798   // Inflate byte[] array to char[].
1799   void byte_array_inflate(Register src, Register dst, Register len,
1800                           XMMRegister tmp1, Register tmp2);
1801 
1802 #ifdef _LP64
1803   void convert_f2i(Register dst, XMMRegister src);
1804   void convert_d2i(Register dst, XMMRegister src);
1805   void convert_f2l(Register dst, XMMRegister src);
1806   void convert_d2l(Register dst, XMMRegister src);
1807 
1808   void cache_wb(Address line);
1809   void cache_wbsync(bool is_pre);
1810 #endif // _LP64
1811 
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="stubGenerator_x86_64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>