// Seed: 2309001061
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = ~|id_18;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1 - id_2;
  logic [7:0] id_4;
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign id_4[(1'b0)] = id_2;
  wire id_6;
  assign id_2 = 1;
  assign id_5[1 : 1] = 1;
  id_7(
      .id_0(1), .id_1(id_2)
  );
  supply0 id_8 = 1'd0;
endmodule
