Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  4 14:17:36 2023
| Host         : ASUS_Robin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file register_file_control_sets_placed.rpt
| Design       : register_file
| Device       : xc7k70t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             128 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | Registers[12][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Registers[10][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Registers[13][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Registers[11][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Registers[14][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Registers[4][7]_i_1_n_0  |                  |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | Registers[1][7]_i_1_n_0  |                  |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | Registers[5][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Registers[3][7]_i_1_n_0  |                  |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Registers[2][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Registers[15][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | Registers[6][7]_i_1_n_0  |                  |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Registers[7][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | p_0_in                   |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Registers[9][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Registers[8][7]_i_1_n_0  |                  |                2 |              8 |         4.00 |
+----------------+--------------------------+------------------+------------------+----------------+--------------+


