Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-03_15-53-39/41-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       33
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 509810 520530 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2190
Number of terminals:      45
Number of snets:          2
Number of nets:           135

[WARNING DRT-0418] Term mem_i/din0[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/din0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/din0[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/din0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/din0[9] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/din0[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/din0[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/clk0 has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 49.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13128.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5533.
[INFO DRT-0033] via shape region query size = 2316.
[INFO DRT-0033] met2 shape region query size = 1504.
[INFO DRT-0033] via2 shape region query size = 1896.
[INFO DRT-0033] met3 shape region query size = 1640.
[INFO DRT-0033] via3 shape region query size = 1896.
[INFO DRT-0033] met4 shape region query size = 680.
[INFO DRT-0033] via4 shape region query size = 28.
[INFO DRT-0033] met5 shape region query size = 44.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 167 pins.
[INFO DRT-0081]   Complete 42 unique inst patterns.
[INFO DRT-0084]   Complete 89 groups.
#scanned instances     = 2190
#unique  instances     = 49
#stdCellGenAp          = 1079
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 694
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 254
#instTermValidViaApCnt = 0
#macroGenAp            = 120
#macroValidPlanarAp    = 103
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 145.07 (MB), peak = 145.07 (MB)

[INFO DRT-0157] Number of guides:     923

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 73 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 75 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 223.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 231.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 165.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 63.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 41.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 429 vertical wires in 2 frboxes and 294 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 30 vertical wires in 2 frboxes and 35 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 157.18 (MB), peak = 157.18 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 157.18 (MB), peak = 157.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 194.48 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 191.20 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 181.76 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 205.44 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 213.81 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 214.58 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 230.11 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:00, memory = 230.37 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:00, memory = 230.37 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:01, memory = 230.88 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1      5      4      1
Recheck              0     12      6      1
Short                0     13      1      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 573.17 (MB), peak = 584.97 (MB)
Total wire length = 8900 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2505 um.
Total wire length on LAYER met2 = 4277 um.
Total wire length on LAYER met3 = 1257 um.
Total wire length on LAYER met4 = 860 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 609.
Up-via summary (total 609):

----------------------
 FR_MASTERSLICE      0
            li1    247
           met1    265
           met2     56
           met3     41
           met4      0
----------------------
                   609


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 577.74 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:00, memory = 578.00 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 578.00 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 578.00 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 578.00 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 581.03 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 582.83 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 582.83 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 582.83 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 582.83 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 582.97 (MB), peak = 594.88 (MB)
Total wire length = 8875 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2512 um.
Total wire length on LAYER met2 = 4275 um.
Total wire length on LAYER met3 = 1240 um.
Total wire length on LAYER met4 = 846 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 617.
Up-via summary (total 617):

----------------------
 FR_MASTERSLICE      0
            li1    247
           met1    273
           met2     56
           met3     41
           met4      0
----------------------
                   617


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 582.97 (MB), peak = 594.88 (MB)
Total wire length = 8870 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2504 um.
Total wire length on LAYER met2 = 4277 um.
Total wire length on LAYER met3 = 1244 um.
Total wire length on LAYER met4 = 844 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 614.
Up-via summary (total 614):

----------------------
 FR_MASTERSLICE      0
            li1    247
           met1    269
           met2     57
           met3     41
           met4      0
----------------------
                   614


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 582.97 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 582.97 (MB), peak = 594.88 (MB)
Total wire length = 8871 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2502 um.
Total wire length on LAYER met2 = 4279 um.
Total wire length on LAYER met3 = 1244 um.
Total wire length on LAYER met4 = 844 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 618.
Up-via summary (total 618):

----------------------
 FR_MASTERSLICE      0
            li1    247
           met1    273
           met2     57
           met3     41
           met4      0
----------------------
                   618


[INFO DRT-0198] Complete detail routing.
Total wire length = 8871 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2502 um.
Total wire length on LAYER met2 = 4279 um.
Total wire length on LAYER met3 = 1244 um.
Total wire length on LAYER met4 = 844 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 618.
Up-via summary (total 618):

----------------------
 FR_MASTERSLICE      0
            li1    247
           met1    273
           met2     57
           met3     41
           met4      0
----------------------
                   618


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:02, memory = 582.97 (MB), peak = 594.88 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i matched with mem_i
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  123515.34
  Fill cell                               578    2169.58
  Tap cell                               1501    1878.05
  Antenna cell                             17      42.54
  Clock buffer                              4      88.84
  Timing Repair Buffer                     25     162.66
  Inverter                                 25      93.84
  Sequential cell                          24     611.84
  Multi-Input combinational cell           15      96.34
  Total                                  2190  128659.03
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-03_15-53-39/43-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-03_15-53-39/43-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-03_15-53-39/43-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-03_15-53-39/43-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-03_15-53-39/43-openroad-detailedrouting/counter.sdc'…
