#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Oct 18 16:59:37 2016
# Process ID: 9375
# Current directory: /home/asautaux/yarr/project_pcie_3/project_pcie_3.runs/axi_mm2s_mapper_0_synth_1
# Command line: vivado -log axi_mm2s_mapper_0.vds -mode batch -messageDb vivado.pb -notrace -source axi_mm2s_mapper_0.tcl
# Log file: /home/asautaux/yarr/project_pcie_3/project_pcie_3.runs/axi_mm2s_mapper_0_synth_1/axi_mm2s_mapper_0.vds
# Journal file: /home/asautaux/yarr/project_pcie_3/project_pcie_3.runs/axi_mm2s_mapper_0_synth_1/vivado.jou
#-----------------------------------------------------------
source axi_mm2s_mapper_0.tcl -notrace
Command: synth_design -top axi_mm2s_mapper_0 -part xc7k160tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9434 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1148.277 ; gain = 173.137 ; free physical = 9839 ; free virtual = 19918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/synth/axi_mm2s_mapper_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_top' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_top.v:71]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 40 - type: integer 
	Parameter LP_M_AX_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter LP_LOG_M_AX_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter LP_AW_TDEST bound to: 3'b001 
	Parameter LP_W_TDEST bound to: 3'b100 
	Parameter LP_AR_TDEST bound to: 3'b010 
	Parameter LP_B_TDEST bound to: 3'b000 
	Parameter LP_R_TDEST bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_transaction_counter' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_transaction_counter.v:70]
	Parameter C_COUNTER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_transaction_counter' (1#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_transaction_counter.v:70]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 41 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (2#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 41 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TDEST_VALUE bound to: 3'b001 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator' (4#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 41 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TDEST_VALUE bound to: 3'b100 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator__parameterized0' (4#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:55]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter LP_LOG_FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (5#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo' (6#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:55]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator__parameterized1' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TDEST_VALUE bound to: 3'b000 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator__parameterized1' (6#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator__parameterized2' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TDEST_VALUE bound to: 3'b010 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator__parameterized2' (6#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator__parameterized3' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 40 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TDEST_VALUE bound to: 3'b011 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_encapsulator__parameterized3' (6#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_encapsulator.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axis_switch' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axis_switch.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 5 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 0 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 1 - type: integer 
	Parameter C_INCLUDE_ARBITER bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 1 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 5'b11111 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 3'b000 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 3'b111 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_DECODER_CONNECTIVITY_ARRAY bound to: 5'b11111 
	Parameter P_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter P_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
	Parameter LP_NUM_SYNCHRONIZER_STAGES bound to: 4 - type: integer 
	Parameter LP_MERGEDOWN_MUX bound to: 0 - type: integer 
	Parameter LP_CTRL_REG_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_SIGNAL_SET bound to: 91 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (7#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_decoder' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_decoder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_BASETDEST bound to: 3'b000 
	Parameter C_HIGHTDEST bound to: 3'b111 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter TDW bound to: 3 - type: integer 
	Parameter P_TDEST_PRESENT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_register_slice_v1_1_9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice' (8#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_register_slice_v1_1_9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_register_slice_v1_1_9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice__parameterized0' (8#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_register_slice_v1_1_9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_SIGNAL_SET bound to: 91 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (9#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_decoder' (10#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_decoder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 5 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 1 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 0 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 5'b11111 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 1 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 0 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder' (11#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUXF7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21361]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (12#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21361]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' (13#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' (13#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux' (14#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axis_switch_arbiter' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axis_switch_arbiter.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 5 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 1 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_arb_rr' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_arb_rr.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 5 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REQ_WIDTH bound to: 5 - type: integer 
	Parameter C_ENC_WIDTH bound to: 3 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REQ_WIDTH bound to: 2 - type: integer 
	Parameter C_ENC_WIDTH bound to: 3 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder__parameterized1' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REQ_WIDTH bound to: 4 - type: integer 
	Parameter C_ENC_WIDTH bound to: 3 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder__parameterized1' (15#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder__parameterized0' (15#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder__parameterized2' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REQ_WIDTH bound to: 3 - type: integer 
	Parameter C_ENC_WIDTH bound to: 3 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder__parameterized3' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REQ_WIDTH bound to: 4 - type: integer 
	Parameter C_ENC_WIDTH bound to: 3 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder__parameterized3' (15#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder__parameterized2' (15#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_dynamic_priority_encoder' (15#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_arb_rr' (16#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_arb_rr.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axis_switch_arbiter' (17#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axis_switch_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axis_switch' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axis_switch.v:60]
WARNING: [Synth 8-350] instance 'u_axis_switch_v1_1_9_axis_switch_5x1' of module 'axis_switch_v1_1_9_axis_switch' requires 49 connections, but only 31 given [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_top.v:607]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axis_switch__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axis_switch.v:60]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 5 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_INCLUDE_ARBITER bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 5'b11111 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 15'b100011010001000 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 15'b100011010001000 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_DECODER_CONNECTIVITY_ARRAY bound to: 5'b11111 
	Parameter P_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter P_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 5'b11111 
	Parameter LP_NUM_SYNCHRONIZER_STAGES bound to: 4 - type: integer 
	Parameter LP_MERGEDOWN_MUX bound to: 0 - type: integer 
	Parameter LP_CTRL_REG_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_decoder__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_decoder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 5 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 5'b11111 
	Parameter C_BASETDEST bound to: 15'b100011010001000 
	Parameter C_HIGHTDEST bound to: 15'b100011010001000 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter TDW bound to: 3 - type: integer 
	Parameter P_TDEST_PRESENT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice__parameterized1' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_register_slice_v1_1_9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice__parameterized1' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_register_slice_v1_1_9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_decoder__parameterized0' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_decoder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized0' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized1' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized1' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized2' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized2' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized0' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized1' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized1' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized1' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized3' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized3' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized4' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized4' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized1' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized2' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized2' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized2' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized5' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized5' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized6' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized6' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized2' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized3' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized3' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized3' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized7' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized7' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized8' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized8' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized3' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized4' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 76 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 91 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized4' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_arb_responder__parameterized4' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized9' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized9' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized10' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized10' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axisc_transfer_mux__parameterized4' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_9_axis_switch__parameterized0' (18#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axis_switch.v:60]
WARNING: [Synth 8-350] instance 'u_axis_switch_v1_1_9_axis_switch_1x5' of module 'axis_switch_v1_1_9_axis_switch' requires 49 connections, but only 31 given [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_top.v:663]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_expander' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_expander.v:59]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_expander' (19#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_expander.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:55]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter LP_LOG_FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized0' (19#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:55]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_expander__parameterized0' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_expander.v:59]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 41 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_expander__parameterized0' (19#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_expander.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_expander.v:59]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1' (19#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_expander.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized1' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:55]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter LP_LOG_FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized1' (19#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:55]
INFO: [Synth 8-638] synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_expander.v:59]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 40 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 3 - type: integer 
	Parameter LP_INT_TDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2' (19#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_stream_expander.v:59]
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_v1_1_8_top' (20#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_top.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_mm2s_mapper_0' (21#1) [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/synth/axi_mm2s_mapper_0.v:57]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port aclk
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port aresetn
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[63]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[62]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[61]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[60]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[59]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[58]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[57]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[56]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[55]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[54]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[53]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[52]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[51]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[50]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[49]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[48]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[47]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[46]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[45]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[44]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[43]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[42]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[41]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdata[40]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tkeep[7]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tkeep[6]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tkeep[5]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tkeep[4]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tkeep[3]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tkeep[2]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tkeep[1]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tkeep[0]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized2 has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port aclk
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port aresetn
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tdata[63]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tdata[62]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tkeep[7]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tkeep[6]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tkeep[5]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tkeep[4]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tkeep[3]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tkeep[2]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tkeep[1]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tkeep[0]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port aclk
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[63]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[62]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[61]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[60]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[59]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[58]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[57]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[56]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[55]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[54]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[53]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[52]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[51]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[50]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[49]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[48]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[47]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[46]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[45]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[44]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[43]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[42]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[41]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[40]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[39]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[38]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[37]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[36]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[35]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[34]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[33]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[32]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[23]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[22]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[21]
WARNING: [Synth 8-3331] design axi_mm2s_mapper_v1_1_8_stream_expander__parameterized1 has unconnected port s_axis_tdata[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.723 ; gain = 214.582 ; free physical = 9794 ; free virtual = 19874
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.723 ; gain = 214.582 ; free physical = 9794 ; free virtual = 19874
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/asautaux/yarr/project_pcie_3/project_pcie_3.runs/axi_mm2s_mapper_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_3/project_pcie_3.runs/axi_mm2s_mapper_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1544.621 ; gain = 0.004 ; free physical = 9493 ; free virtual = 19573
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1544.621 ; gain = 569.480 ; free physical = 9491 ; free virtual = 19570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1544.621 ; gain = 569.480 ; free physical = 9491 ; free virtual = 19570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1544.621 ; gain = 569.480 ; free physical = 9491 ; free virtual = 19570
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_v1_1_8/hdl/verilog/axi_mm2s_mapper_v1_1_transaction_counter.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:117]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:117]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1544.621 ; gain = 569.480 ; free physical = 9494 ; free virtual = 19573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_mm2s_mapper_v1_1_8_transaction_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_infrastructure_v1_1_0_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axis_switch_v1_1_9_dynamic_priority_encoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
Module axis_switch_v1_1_9_dynamic_priority_encoder__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
Module axis_switch_v1_1_9_dynamic_priority_encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axis_switch_v1_1_9_arb_rr 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_9_axis_switch_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_switch_v1_1_9_axisc_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axis_switch_v1_1_9_axisc_arb_responder 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_infrastructure_v1_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axis_infrastructure_v1_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axis_switch_v1_1_9_axis_switch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_switch_v1_1_9_axisc_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axis_switch_v1_1_9_axisc_arb_responder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_9_axisc_arb_responder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_9_axisc_arb_responder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_9_axisc_arb_responder__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_9_axisc_arb_responder__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_9_axis_switch__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1544.621 ; gain = 569.480 ; free physical = 9494 ; free virtual = 19573
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'u_axi_infrastructure_v1_1_0_axic_srl_fifo_b/areset_r1_reg' into 'u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/areset_reg' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:109]
INFO: [Synth 8-4471] merging register 'u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/areset_reg' into 'u_axis_switch_v1_1_9_axis_switch_5x1/areset_r_reg' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axis_switch_arbiter.v:106]
INFO: [Synth 8-4471] merging register 'u_axis_switch_v1_1_9_axis_switch_1x5/areset_r_reg' into 'u_axis_switch_v1_1_9_axis_switch_5x1/areset_r_reg' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axis_switch_v1_1_9/hdl/verilog/axis_switch_v1_1_axis_switch.v:290]
INFO: [Synth 8-4471] merging register 'u_axi_infrastructure_v1_1_0_axic_srl_fifo_aw/areset_r1_reg' into 'u_axis_switch_v1_1_9_axis_switch_5x1/areset_r_reg' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:109]
INFO: [Synth 8-4471] merging register 'u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/areset_r1_reg' into 'u_axis_switch_v1_1_9_axis_switch_5x1/areset_r_reg' [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:109]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1544.621 ; gain = 569.480 ; free physical = 9494 ; free virtual = 19573
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1544.621 ; gain = 569.480 ; free physical = 9494 ; free virtual = 19573

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[2]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[5]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[8]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[11]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[14]' (FDSE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[1]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[4]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[7]' (FDSE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[10]' (FDSE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[13]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[3]' (FDSE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[6]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[12]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[12]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[2]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[1]' (FDRE) to 'inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[0] )
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[14]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[13]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[11]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[10]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[9]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[8]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[7]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[6]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[5]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[4]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[3]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[2]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[1]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[0]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.decode_err_r_reg) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_decoder[1].axisc_decoder_0/gen_tdest_routing.decode_err_r_reg) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_decoder[2].axisc_decoder_0/gen_tdest_routing.decode_err_r_reg) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_decoder[3].axisc_decoder_0/gen_tdest_routing.decode_err_r_reg) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_decoder[4].axisc_decoder_0/gen_tdest_routing.decode_err_r_reg) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.busy_r_reg[4]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.busy_r_reg[3]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.busy_r_reg[2]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.busy_r_reg[1]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.busy_r_reg[0]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_transfer_mux[1].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_transfer_mux[2].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_transfer_mux[3].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_1x5/gen_transfer_mux[4].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[0]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/port_priority_r_reg[12]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[2]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
INFO: [Synth 8-3332] Sequential element (u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/barrel_cntr_reg[1]) is unused and will be removed from module axi_mm2s_mapper_v1_1_8_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9493 ; free virtual = 19573
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9493 ; free virtual = 19573

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9490 ; free virtual = 19569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9490 ; free virtual = 19569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9490 ; free virtual = 19569
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9490 ; free virtual = 19569

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9490 ; free virtual = 19569
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9490 ; free virtual = 19570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9490 ; free virtual = 19569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9486 ; free virtual = 19566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9490 ; free virtual = 19570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9491 ; free virtual = 19570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9491 ; free virtual = 19570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    17|
|3     |LUT3   |    20|
|4     |LUT4   |    42|
|5     |LUT5   |    59|
|6     |LUT6   |    37|
|7     |MUXF7  |    77|
|8     |SRL16E |   131|
|9     |FDRE   |    42|
|10    |FDSE   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+--------------------------------------------------------+------+
|      |Instance                                                                   |Module                                                  |Cells |
+------+---------------------------------------------------------------------------+--------------------------------------------------------+------+
|1     |top                                                                        |                                                        |   444|
|2     |  inst                                                                     |axi_mm2s_mapper_v1_1_8_top                              |   444|
|3     |    u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar                           |axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized1 |    80|
|4     |    u_axi_infrastructure_v1_1_0_axic_srl_fifo_aw                           |axi_infrastructure_v1_1_0_axic_srl_fifo__parameterized0 |    80|
|5     |    u_axi_infrastructure_v1_1_0_axic_srl_fifo_b                            |axi_infrastructure_v1_1_0_axic_srl_fifo                 |    23|
|6     |    u_axis_switch_v1_1_9_axis_switch_1x5                                   |axis_switch_v1_1_9_axis_switch__parameterized0          |     2|
|7     |      \gen_decoder[0].axisc_decoder_0                                      |axis_switch_v1_1_9_axisc_decoder__parameterized0        |     2|
|8     |    u_axis_switch_v1_1_9_axis_switch_5x1                                   |axis_switch_v1_1_9_axis_switch                          |   217|
|9     |      \gen_decoder[0].axisc_decoder_0                                      |axis_switch_v1_1_9_axisc_decoder                        |     1|
|10    |      \gen_decoder[1].axisc_decoder_0                                      |axis_switch_v1_1_9_axisc_decoder_2                      |     1|
|11    |      \gen_decoder[2].axisc_decoder_0                                      |axis_switch_v1_1_9_axisc_decoder_3                      |     1|
|12    |      \gen_decoder[3].axisc_decoder_0                                      |axis_switch_v1_1_9_axisc_decoder_4                      |     1|
|13    |      \gen_decoder[4].axisc_decoder_0                                      |axis_switch_v1_1_9_axisc_decoder_5                      |     1|
|14    |      \gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter  |axis_switch_v1_1_9_axis_switch_arbiter                  |   117|
|15    |        \gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1  |axis_switch_v1_1_9_arb_rr                               |   117|
|16    |      \gen_transfer_mux[0].axisc_transfer_mux_0                            |axis_switch_v1_1_9_axisc_transfer_mux                   |    94|
|17    |        \gen_tdest_router.axisc_arb_responder                              |axis_switch_v1_1_9_axisc_arb_responder                  |    17|
|18    |        \gen_tdest_router.mux_enc_0                                        |axis_infrastructure_v1_1_0_mux_enc                      |    76|
|19    |        \gen_tdest_router.mux_enc_1                                        |axis_infrastructure_v1_1_0_mux_enc__parameterized0      |     1|
|20    |    u_transaction_counter_ar_to_r                                          |axi_mm2s_mapper_v1_1_8_transaction_counter              |    14|
|21    |    u_transaction_counter_aw_to_b                                          |axi_mm2s_mapper_v1_1_8_transaction_counter_0            |    13|
|22    |    u_transaction_counter_aw_to_w                                          |axi_mm2s_mapper_v1_1_8_transaction_counter_1            |    12|
+------+---------------------------------------------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9491 ; free virtual = 19570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1544.625 ; gain = 115.445 ; free physical = 9489 ; free virtual = 19569
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1544.625 ; gain = 569.484 ; free physical = 9489 ; free virtual = 19569
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/asautaux/yarr/project_pcie_3/project_pcie_3.srcs/sources_1/ip/axi_mm2s_mapper_0/axi_mm2s_mapper_0_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
196 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1544.625 ; gain = 482.930 ; free physical = 9491 ; free virtual = 19570
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1576.637 ; gain = 0.000 ; free physical = 9491 ; free virtual = 19570
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 17:00:03 2016...
