
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002422                       # Number of seconds simulated (Second)
simTicks                                   2422019000                       # Number of ticks simulated (Tick)
finalTick                                  2422019000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    118.13                       # Real time elapsed on the host (Second)
hostTickRate                                 20503598                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707392                       # Number of bytes of host memory used (Byte)
simInsts                                     16642574                       # Number of instructions simulated (Count)
simOps                                       31920221                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   140887                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     270220                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          9688077                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.582126                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.717841                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        33588343                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      117                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       33269226                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  25677                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1668233                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3048542                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9487236                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.506735                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.510402                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1715624     18.08%     18.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    786724      8.29%     26.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1148154     12.10%     38.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1199953     12.65%     51.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1023641     10.79%     61.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1039373     10.96%     72.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1310956     13.82%     86.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    673318      7.10%     93.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    589493      6.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9487236                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  550469     81.66%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     81.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  16967      2.52%     84.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     29      0.00%     84.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  13030      1.93%     86.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  8567      1.27%     87.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     87.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   15      0.00%     87.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd             16667      2.47%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     89.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   8118      1.20%     91.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   612      0.09%     91.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             59369      8.81%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              232      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass        332221      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          24924054     74.92%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult             4217      0.01%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv            301865      0.91%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd          633200      1.90%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd              680      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu           222187      0.67%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp              725      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt           220269      0.66%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc          222750      0.67%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift            664      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd      1155649      3.47%     84.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     84.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp       569268      1.71%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt         8820      0.03%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead          2039168      6.13%     92.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite          943132      2.83%     94.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead      1653290      4.97%     99.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite        37067      0.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IprAccess              0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total           33269226                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.434038                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              674076                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020261                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 64743532                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                29368527                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27189958                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  11981909                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5888283                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          5614315                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    27563604                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      6047477                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        4088852                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  27491857                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.84                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       6.72                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.42                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    144776                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             978                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          200841                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        3423102                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        997103                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        33697                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        19632                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                       3532844                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches              2404064                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict                71018                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict               1521                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode               13521                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit               57497                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         1675      0.05%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        137443      3.89%      3.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       149664      4.24%      8.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          188      0.01%      8.18% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2981798     84.40%     92.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       182504      5.17%     97.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        79572      2.25%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3532844                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1624      0.45%      0.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         3706      1.03%      1.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        16029      4.47%      5.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           81      0.02%      5.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       316645     88.33%     94.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        18743      5.23%     99.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1645      0.46%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        358473                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          130      0.18%      0.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.01%      0.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         4636      6.53%      6.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          107      0.15%      6.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        57022     80.29%     87.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         8852     12.46%     99.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          265      0.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        71018                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect         4636     34.29%     34.29% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%     34.29% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond           33      0.24%     34.53% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond         8852     65.47%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total        13521                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           51      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       133737      4.21%      4.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       133635      4.21%      8.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          107      0.00%      8.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2665152     83.96%     92.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       163761      5.16%     97.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        77927      2.45%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3174370                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           51      0.07%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         4434      6.34%      6.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          103      0.15%      6.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        56454     80.69%     87.25% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         8681     12.41%     99.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          238      0.34%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        69961                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           51      0.12%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        43399     99.88%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        43450                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect         4434     16.73%     16.73% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          103      0.39%     17.11% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond        13055     49.24%     66.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond         8681     32.74%     99.10% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.10% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          238      0.90%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total        26511                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1128780     31.95%     31.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2188579     61.95%     93.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       137443      3.89%     97.79% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        78042      2.21%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3532844                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        31752     58.34%     58.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        22646     41.61%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.01%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           21      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        54425                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2981798                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1893947                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             69961                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          25843                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              3532844                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                41879                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2492618                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.705556                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           26734                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           79760                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              78042                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1718                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1675      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       137443      3.89%      3.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       149664      4.24%      8.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          188      0.01%      8.18% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2981798     84.40%     92.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       182504      5.17%     97.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        79572      2.25%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3532844                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          238      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       137443     13.21%     13.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         4835      0.46%     13.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          188      0.02%     13.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       800370     76.94%     90.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        17580      1.69%     92.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     92.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        79572      7.65%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1040226                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          130      0.31%      0.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         4636     11.07%     11.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.38% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        28261     67.48%     78.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         8852     21.14%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        41879                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          130      0.31%      0.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         4636     11.07%     11.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        28261     67.48%     78.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         8852     21.14%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        41879                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        79760                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        78042                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1718                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          372                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        80132                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               153558                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 153553                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              19816                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 133737                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              133737                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1666246                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             58558                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9248723                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.451311                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.213701                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2127120     23.00%     23.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1599107     17.29%     40.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1236975     13.37%     53.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          881787      9.53%     63.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          199616      2.16%     65.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          184226      1.99%     67.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          142237      1.54%     68.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          392453      4.24%     73.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2485202     26.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9248723                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          36                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass       324991      1.02%      1.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24037619     75.31%     76.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         4122      0.01%     76.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       283495      0.89%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       612930      1.92%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          506      0.00%     79.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       221017      0.69%     79.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          664      0.00%     79.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       219362      0.69%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       222359      0.70%     81.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          288      0.00%     81.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      1155641      3.62%     84.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp       569268      1.78%     86.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         8820      0.03%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     86.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1965943      6.16%     92.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       923071      2.89%     95.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1334550      4.18%     99.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        35575      0.11%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     31920221                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2485202                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             16642574                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               31920221                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       16642574                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         31920221                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts         16642574                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps           31920221                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.582126                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.717841                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            4259139                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            5579937                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          27446788                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          3300493                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          958646                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       324991      1.02%      1.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     24037619     75.31%     76.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         4122      0.01%     76.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       283495      0.89%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       612930      1.92%     79.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     79.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          506      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       221017      0.69%     79.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          664      0.00%     79.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       219362      0.69%     80.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       222359      0.70%     81.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          288      0.00%     81.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      1155641      3.62%     84.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp       569268      1.78%     86.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt         8820      0.03%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     86.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1965943      6.16%     92.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       923071      2.89%     95.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1334550      4.18%     99.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        35575      0.11%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     31920221                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      3174370                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2962548                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       211771                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2665152                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       509167                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       133742                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       133737                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls          133742                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        267479                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        3901326                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3901326                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3901326                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3901326                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       187490                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          187490                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       187490                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         187490                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1796372191                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1796372191                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1796372191                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1796372191                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4088816                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4088816                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4088816                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4088816                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.045854                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.045854                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.045854                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.045854                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  9581.162681                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  9581.162681                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  9581.162681                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  9581.162681                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       282628                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          149                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        39975                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       7.070119                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          149                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       144239                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            144239                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        32399                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         32399                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        32399                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        32399                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       155091                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       155091                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       155091                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       155091                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1306990443                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1306990443                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1306990443                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1306990443                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.037931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.037931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.037931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.037931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  8427.248796                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  8427.248796                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  8427.248796                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  8427.248796                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 154581                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           15                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           15                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        82250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        82250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           18                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           18                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 27416.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 27416.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       196500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       196500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        65500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total        65500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           18                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           18                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           18                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           18                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2947238                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2947238                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       182949                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        182949                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1715039250                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1715039250                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3130187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3130187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.058447                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.058447                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  9374.411721                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  9374.411721                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        32379                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        32379                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       150570                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       150570                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1228381750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1228381750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.048103                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.048103                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  8158.210467                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  8158.210467                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       954088                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         954088                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4541                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4541                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     81332941                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     81332941                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       958629                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       958629                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004737                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004737                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 17910.799604                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 17910.799604                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4521                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4521                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     78608693                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     78608693                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004716                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004716                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17387.456979                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17387.456979                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           506.933213                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4056453                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             155093                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              26.154972                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              151750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   506.933213                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.990104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.990104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          437                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           32865909                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          32865909                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running             5032953     53.05%     53.05% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                2460848     25.94%     78.99% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing             59018      0.62%     79.61% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked             1658345     17.48%     97.09% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking           276072      2.91%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved              2146195                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 13566                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               34285681                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 72560                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            33124450                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3241647                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3672736                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         977876                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.419094                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       17081746                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      10806646                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses      5923216                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        9048643                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       5426194                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     28613713                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      33319652                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     21003024                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4650612                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     10913693                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2779262                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7176005                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  145074                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         11884                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   2158326                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 32582                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9487236                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.700765                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.617363                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4003603     42.20%     42.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   300157      3.16%     45.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   364554      3.84%     49.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   185391      1.95%     51.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   406487      4.28%     55.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   281249      2.96%     58.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   347017      3.66%     62.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   379929      4.00%     66.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3218849     33.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9487236                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples            7176005                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                  7176005    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total              7176005                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              18212619                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.879900                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3532844                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.364659                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      2225707                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst        2156062                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2156062                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2156062                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2156062                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2264                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2264                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2264                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2264                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    104967500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    104967500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    104967500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    104967500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2158326                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2158326                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2158326                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2158326                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001049                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001049                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001049                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001049                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46363.736749                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46363.736749                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46363.736749                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46363.736749                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          315                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      52.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1298                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1298                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          452                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           452                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          452                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          452                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1812                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1812                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1812                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1812                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     85188750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     85188750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     85188750                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     85188750                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 47013.658940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 47013.658940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 47013.658940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 47013.658940                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1298                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2156062                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2156062                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2264                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2264                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    104967500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    104967500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2158326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2158326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001049                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001049                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46363.736749                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46363.736749                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          452                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          452                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1812                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1812                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     85188750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     85188750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000840                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000840                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 47013.658940                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 47013.658940                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.881969                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2157873                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1811                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1191.536720                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.881969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.993910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.993910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          172                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          153                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          171                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           17268419                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          17268419                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     59018                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     283041                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   125374                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               33588460                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4317                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3423102                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  997103                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    39                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1631                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   123276                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            122                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          29051                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        30467                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                59518                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 32820462                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                32804273                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  24612279                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  39624499                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.386046                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.621138                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      270498                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  122609                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  110                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 122                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  38457                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  138                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  37509                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3300493                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              5.590179                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            14.051377                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                3049230     92.39%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19                53993      1.64%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29               129028      3.91%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                14140      0.43%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                11411      0.35%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                14633      0.44%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                16853      0.51%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                 6092      0.18%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                 1412      0.04%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                  923      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                289      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                 61      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 40      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 44      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                 31      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                 52      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 39      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                 19      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                 19      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                  9      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  8      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                  3      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                  6      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                  7      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                 20      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                 18      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279                634      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                 41      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                 49      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows             1386      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value             1618                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total              3300493                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores           4420205                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                 3402758                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  977878                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                       566                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1055                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                 2159454                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                      1325                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running             5107419     53.83%     53.83% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                2600914     27.41%     81.25% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing             59018      0.62%     81.87% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked             1160613     12.23%     94.11% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking           556266      5.86%     99.97% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         3006      0.03%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts               34040705                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                198102                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 137147                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1804                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 116783                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            58726404                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   110544201                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 34983223                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9364359                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              54917159                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3809236                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      75                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  58                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1651960                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                20266093                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                  5383972                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                         40345191                       # The number of ROB reads (Count)
system.cpu.rob.writes                        67411617                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 16642574                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   31920221                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                4259139                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   187                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               152380                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         145591                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1298                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              13462                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                7186                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                4524                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               4524                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1812                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          150569                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4919                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       464769                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   469688                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       198848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     19157248                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  19356096                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             11660                       # Total snoops (Count)
system.l2bus.snoopTraffic                       86656                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              168564                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.003577                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.059703                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    167961     99.64%     99.64% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       603      0.36%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                168564                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            150964750                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1358499                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           116320000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          312785                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       155881                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               598                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               928                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            152652                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               153580                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              928                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           152652                       # number of overall hits (Count)
system.l2cache.overallHits::total              153580                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             882                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            2441                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3323                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            882                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           2441                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3323                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     78902250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    173916500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     252818750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     78902250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    173916500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    252818750                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1810                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        155093                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           156903                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1810                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       155093                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          156903                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.487293                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.015739                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.021179                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.487293                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.015739                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.021179                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 89458.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 71248.054076                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 76081.477580                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 89458.333333                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 71248.054076                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 76081.477580                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1352                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1352                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst           238                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data          1204                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total             1442                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst          238                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data         1204                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total            1442                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          644                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1237                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1881                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          644                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1237                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher         6292                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          8173                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     61572250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    118220250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    179792500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     61572250                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    118220250                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher    513279904                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    693072404                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.355801                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.007976                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.011988                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.355801                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.007976                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.052090                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 95609.083851                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 95570.129345                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 95583.466241                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 95609.083851                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 95570.129345                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 81576.589955                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 84800.245198                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      4472                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            4                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher         6292                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total         6292                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    513279904                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total    513279904                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 81576.589955                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 81576.589955                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst          928                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           928                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          882                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          882                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     78902250                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     78902250                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         1810                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1810                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.487293                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.487293                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 89458.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 89458.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst          238                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total          238                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          644                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          644                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     61572250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     61572250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.355801                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.355801                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 95609.083851                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 95609.083851                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          3314                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             3314                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1210                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1210                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     57727000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     57727000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         4524                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         4524                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.267462                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.267462                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 47708.264463                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 47708.264463                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data          991                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total          991                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          219                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          219                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     19336500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     19336500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.048408                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.048408                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 88294.520548                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 88294.520548                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data       149338                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       149338                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         1231                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1231                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data    116189500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    116189500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data       150569                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       150569                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.008176                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.008176                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 94386.271324                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 94386.271324                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data          213                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          213                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         1018                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1018                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     98883750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     98883750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.006761                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.006761                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 97135.314342                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 97135.314342                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1298                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1298                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1298                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1298                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       144239                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       144239                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       144239                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       144239                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         1881                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued              10428                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                797                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful               3899                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.373897                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.674567                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache           2708                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR            1428                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 4136                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified          10470                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               1                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand           22                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage              282                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage          143                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children0.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children0.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children0.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children0.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children0.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children0.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children0.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children0.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children0.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children0.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children0.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children0.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children1.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children1.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children1.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children1.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children1.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children1.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children1.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children1.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children1.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children1.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children1.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children1.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children1.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children2.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children2.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children2.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children2.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children2.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children2.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children2.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children2.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children2.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children2.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children2.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children2.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children2.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children2.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children2.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children2.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children2.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3947.590164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  317610                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  8568                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 37.069328                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    71.355441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   191.021657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   554.931057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  3130.282009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.017421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.046636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.135481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.764229                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.963767                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3191                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          905                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             145                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             459                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2             554                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3            2033                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0             265                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             286                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             117                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             237                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.779053                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.220947                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               2510824                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              2510824                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      2704.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1288.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2446.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples     12545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000026000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000993928500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           148                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           148                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                23762                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2543                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         8156                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1352                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      16312                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2704                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      33                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.72                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  16312                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                  2704                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3373                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     3401                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1867                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1873                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1587                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1580                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      515                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      315                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      309                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     208                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     207                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     114                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     110                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      68                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      79                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     118                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     146                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     157                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     162                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     157                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     160                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     165                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     166                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     161                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     157                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     155                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     160                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      52                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      109.979730                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      32.772945                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     609.889836                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            130     87.84%     87.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            9      6.08%     93.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            5      3.38%     97.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            3      2.03%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7296-7423            1      0.68%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.128378                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.961315                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       2.693606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                52     35.14%     35.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4      2.70%     37.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                63     42.57%     80.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 6      4.05%     84.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 4      2.70%     87.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 5      3.38%     90.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 3      2.03%     92.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 3      2.03%     94.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 2      1.35%     95.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                 2      1.35%     97.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 1      0.68%     97.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                 2      1.35%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30                 1      0.68%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1056                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   521984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 86528                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               215516063.25136176                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               35725566.14956365                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2422012251                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      254734.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        41216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        78272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher       401408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        85856                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 17017207.544614635408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 32316839.793577175587                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 165732803.912768632174                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 35448111.678727537394                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1288                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2474                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher        12550                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         2704                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     85278298                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    163087838                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher    719800803                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  53798090724                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     66209.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     65920.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     57354.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  19895743.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        41216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        79168                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher       401536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          521920                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        41216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        41216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        86528                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        86528                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           644                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher         6274                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             8155                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1352                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1352                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        17017208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        32686779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    165785652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          215489639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     17017208                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       17017208                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     35725566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          35725566                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     35725566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       17017208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       32686779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    165785652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         251215205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 16278                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2683                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1050                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           980                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           858                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1205                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1083                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           970                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          874                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          958                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          868                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          932                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            98                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           214                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           218                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                642606939                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               32556000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           968166939                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 39477.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            59477.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 9785                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1865                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             60.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            69.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         7309                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    83.005610                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    75.917078                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    44.418503                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-63           99      1.35%      1.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127         5700     77.99%     79.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191         1029     14.08%     93.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255          363      4.97%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           80      1.09%     99.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           25      0.34%     99.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447            8      0.11%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            4      0.05%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            1      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         7309                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             520896                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           85856                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               215.066851                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                35.448112                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1944162097                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    137060000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    340796903                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                7936                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1352                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2544                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                219                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               219                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           7937                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        20207                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        20207                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   20207                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       608448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       608448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   608448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8156                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8156    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8156                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2422019000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             5110492                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           10415905                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          12052                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3896                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.l2cache.prefetcher.actionUse_0             587                       # Number of epochs where RL selected bandit index 0 (Unspecified)
system.l2cache.prefetcher.actionUse_1               7                       # Number of epochs where RL selected bandit index 1 (Unspecified)
system.l2cache.prefetcher.actionUse_2             608                       # Number of epochs where RL selected bandit index 2 (Unspecified)
system.l2cache.prefetcher.actionUse_3               9                       # Number of epochs where RL selected bandit index 3 (OFF) (Unspecified)
system.l2cache.prefetcher.children0.pfIssued         1705                       # Prefetches issued (attributed) to child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfRedundant           13                       # Redundant prefetch candidates (already tracked) for child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfUseful          720                       # Useful prefetches (demand hit prefetched line) for child 0 (Unspecified)
system.l2cache.prefetcher.children1.pfIssued           29                       # Prefetches issued (attributed) to child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfRedundant           23                       # Redundant prefetch candidates (already tracked) for child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfUseful            5                       # Useful prefetches (demand hit prefetched line) for child 1 (Unspecified)
system.l2cache.prefetcher.children2.pfIssued         5296                       # Prefetches issued (attributed) to child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfRedundant         3686                       # Redundant prefetch candidates (already tracked) for child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfUseful         2522                       # Useful prefetches (demand hit prefetched line) for child 2 (Unspecified)
system.l2cache.prefetcher.children3.pfIssued            0                       # Prefetches issued (attributed) to child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfRedundant            0                       # Redundant prefetch candidates (already tracked) for child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfUseful            0                       # Useful prefetches (demand hit prefetched line) for child 3 (Unspecified)

---------- End Simulation Statistics   ----------
