{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438534998507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438534998507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 01:03:18 2015 " "Processing started: Mon Aug 03 01:03:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438534998507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438534998507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off axi_interconnect -c axi_interconnect " "Command: quartus_map --read_settings_files=on --write_settings_files=off axi_interconnect -c axi_interconnect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438534998508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1438534998781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi/axi_write_arbiter.sv 2 2 " "Found 2 design units, including 2 entities, in source file axi/axi_write_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interface " "Found entity 1: axi_interface" {  } { { "axi/axi_interface.sv" "" { Text "C:/Users/Viago/Documents/Quartus II/axi/axi/axi_interface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438534998827 ""} { "Info" "ISGN_ENTITY_NAME" "2 axi_write_arbiter " "Found entity 2: axi_write_arbiter" {  } { { "axi/axi_write_arbiter.sv" "" { Text "C:/Users/Viago/Documents/Quartus II/axi/axi/axi_write_arbiter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438534998827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438534998827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi/axi_read_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file axi/axi_read_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_read_arbiter " "Found entity 1: axi_read_arbiter" {  } { { "axi/axi_read_arbiter.sv" "" { Text "C:/Users/Viago/Documents/Quartus II/axi/axi/axi_read_arbiter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438534998834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438534998834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi/axi_interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file axi/axi_interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interconnect " "Found entity 1: axi_interconnect" {  } { { "axi/axi_interconnect.sv" "" { Text "C:/Users/Viago/Documents/Quartus II/axi/axi/axi_interconnect.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438534998840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438534998840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi/axi_interface.sv 0 0 " "Found 0 design units, including 0 entities, in source file axi/axi_interface.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438534998843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "axi_interconnect " "Elaborating entity \"axi_interconnect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1438534998869 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "m_awvalid axi_interconnect.sv(60) " "Verilog HDL error at axi_interconnect.sv(60): can't resolve reference to object \"m_awvalid\"" {  } { { "axi/axi_interconnect.sv" "" { Text "C:/Users/Viago/Documents/Quartus II/axi/axi/axi_interconnect.sv" 60 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438534998894 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1438534998896 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438534998962 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 03 01:03:18 2015 " "Processing ended: Mon Aug 03 01:03:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438534998962 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438534998962 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438534998962 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438534998962 ""}
