
LV_BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020e0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ec  20000000  000020e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000204  200000ec  000021cc  000200ec  2**2
                  ALLOC
  3 .stack        00002000  200002f0  000023d0  000200ec  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
  6 .debug_info   000292bf  00000000  00000000  0002016d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000032cf  00000000  00000000  0004942c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000103f4  00000000  00000000  0004c6fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d40  00000000  00000000  0005caef  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001370  00000000  00000000  0005d82f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001f411  00000000  00000000  0005eb9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013c9a  00000000  00000000  0007dfb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009d6ca  00000000  00000000  00091c4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000235c  00000000  00000000  0012f314  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	f0 22 00 20 2d 01 00 00 29 01 00 00 29 01 00 00     .". -...)...)...
	...
      2c:	29 01 00 00 00 00 00 00 00 00 00 00 29 01 00 00     )...........)...
      3c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      4c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      5c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      6c:	29 01 00 00 29 01 00 00 d5 11 00 00 29 01 00 00     )...).......)...
      7c:	d5 0e 00 00 29 01 00 00 29 01 00 00 29 01 00 00     ....)...)...)...
      8c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      9c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      ac:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	200000ec 	.word	0x200000ec
      dc:	00000000 	.word	0x00000000
      e0:	000020e0 	.word	0x000020e0

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	200000f0 	.word	0x200000f0
     110:	000020e0 	.word	0x000020e0
     114:	000020e0 	.word	0x000020e0
     118:	00000000 	.word	0x00000000

0000011c <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     11c:	b510      	push	{r4, lr}
	system_init();
     11e:	4b01      	ldr	r3, [pc, #4]	; (124 <atmel_start_init+0x8>)
     120:	4798      	blx	r3
}
     122:	bd10      	pop	{r4, pc}
     124:	00000495 	.word	0x00000495

00000128 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     128:	e7fe      	b.n	128 <Dummy_Handler>
	...

0000012c <Reset_Handler>:
{
     12c:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
     12e:	4a17      	ldr	r2, [pc, #92]	; (18c <Reset_Handler+0x60>)
     130:	4b17      	ldr	r3, [pc, #92]	; (190 <Reset_Handler+0x64>)
     132:	429a      	cmp	r2, r3
     134:	d011      	beq.n	15a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     136:	001a      	movs	r2, r3
     138:	4b16      	ldr	r3, [pc, #88]	; (194 <Reset_Handler+0x68>)
     13a:	429a      	cmp	r2, r3
     13c:	d20d      	bcs.n	15a <Reset_Handler+0x2e>
     13e:	4a16      	ldr	r2, [pc, #88]	; (198 <Reset_Handler+0x6c>)
     140:	3303      	adds	r3, #3
     142:	1a9b      	subs	r3, r3, r2
     144:	089b      	lsrs	r3, r3, #2
     146:	3301      	adds	r3, #1
     148:	009b      	lsls	r3, r3, #2
     14a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     14c:	4810      	ldr	r0, [pc, #64]	; (190 <Reset_Handler+0x64>)
     14e:	490f      	ldr	r1, [pc, #60]	; (18c <Reset_Handler+0x60>)
     150:	588c      	ldr	r4, [r1, r2]
     152:	5084      	str	r4, [r0, r2]
     154:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     156:	429a      	cmp	r2, r3
     158:	d1fa      	bne.n	150 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     15a:	4a10      	ldr	r2, [pc, #64]	; (19c <Reset_Handler+0x70>)
     15c:	4b10      	ldr	r3, [pc, #64]	; (1a0 <Reset_Handler+0x74>)
     15e:	429a      	cmp	r2, r3
     160:	d20a      	bcs.n	178 <Reset_Handler+0x4c>
     162:	43d3      	mvns	r3, r2
     164:	490e      	ldr	r1, [pc, #56]	; (1a0 <Reset_Handler+0x74>)
     166:	185b      	adds	r3, r3, r1
     168:	2103      	movs	r1, #3
     16a:	438b      	bics	r3, r1
     16c:	3304      	adds	r3, #4
     16e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     170:	2100      	movs	r1, #0
     172:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     174:	4293      	cmp	r3, r2
     176:	d1fc      	bne.n	172 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     178:	4a0a      	ldr	r2, [pc, #40]	; (1a4 <Reset_Handler+0x78>)
     17a:	21ff      	movs	r1, #255	; 0xff
     17c:	4b0a      	ldr	r3, [pc, #40]	; (1a8 <Reset_Handler+0x7c>)
     17e:	438b      	bics	r3, r1
     180:	6093      	str	r3, [r2, #8]
        __libc_init_array();
     182:	4b0a      	ldr	r3, [pc, #40]	; (1ac <Reset_Handler+0x80>)
     184:	4798      	blx	r3
        main();
     186:	4b0a      	ldr	r3, [pc, #40]	; (1b0 <Reset_Handler+0x84>)
     188:	4798      	blx	r3
     18a:	e7fe      	b.n	18a <Reset_Handler+0x5e>
     18c:	000020e0 	.word	0x000020e0
     190:	20000000 	.word	0x20000000
     194:	200000ec 	.word	0x200000ec
     198:	20000004 	.word	0x20000004
     19c:	200000ec 	.word	0x200000ec
     1a0:	200002f0 	.word	0x200002f0
     1a4:	e000ed00 	.word	0xe000ed00
     1a8:	00000000 	.word	0x00000000
     1ac:	00001efd 	.word	0x00001efd
     1b0:	000015cd 	.word	0x000015cd

000001b4 <ADC_0_PORT_init>:
struct adc_sync_descriptor ADC_0;

struct temp_sync_descriptor TEMPERATURE_SENSOR_0;

void ADC_0_PORT_init(void)
{
     1b4:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     1b6:	2204      	movs	r2, #4
     1b8:	23c0      	movs	r3, #192	; 0xc0
     1ba:	05db      	lsls	r3, r3, #23
     1bc:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     1be:	2182      	movs	r1, #130	; 0x82
     1c0:	05c9      	lsls	r1, r1, #23
     1c2:	4b0a      	ldr	r3, [pc, #40]	; (1ec <ADC_0_PORT_init+0x38>)
     1c4:	628b      	str	r3, [r1, #40]	; 0x28
     1c6:	23c0      	movs	r3, #192	; 0xc0
     1c8:	061b      	lsls	r3, r3, #24
     1ca:	628b      	str	r3, [r1, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     1cc:	2342      	movs	r3, #66	; 0x42
     1ce:	5cca      	ldrb	r2, [r1, r3]
	tmp &= ~PORT_PINCFG_PMUXEN;
     1d0:	2001      	movs	r0, #1
     1d2:	4382      	bics	r2, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     1d4:	4302      	orrs	r2, r0
     1d6:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     1d8:	54ca      	strb	r2, [r1, r3]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     1da:	2231      	movs	r2, #49	; 0x31
     1dc:	5c8b      	ldrb	r3, [r1, r2]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     1de:	240f      	movs	r4, #15
     1e0:	43a3      	bics	r3, r4
	tmp |= PORT_PMUX_PMUXE(data);
     1e2:	4303      	orrs	r3, r0
     1e4:	b2db      	uxtb	r3, r3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     1e6:	548b      	strb	r3, [r1, r2]

	// Disable digital pin circuitry
	gpio_set_pin_direction(v_sense, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(v_sense, PINMUX_PA02B_ADC0_AIN0);
}
     1e8:	bd10      	pop	{r4, pc}
     1ea:	46c0      	nop			; (mov r8, r8)
     1ec:	40000004 	.word	0x40000004

000001f0 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBCMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_ADC0;
     1f0:	4a05      	ldr	r2, [pc, #20]	; (208 <ADC_0_CLOCK_init+0x18>)
     1f2:	69d1      	ldr	r1, [r2, #28]
     1f4:	2380      	movs	r3, #128	; 0x80
     1f6:	029b      	lsls	r3, r3, #10
     1f8:	430b      	orrs	r3, r1
     1fa:	61d3      	str	r3, [r2, #28]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     1fc:	2140      	movs	r1, #64	; 0x40
     1fe:	2382      	movs	r3, #130	; 0x82
     200:	005b      	lsls	r3, r3, #1
     202:	4a02      	ldr	r2, [pc, #8]	; (20c <ADC_0_CLOCK_init+0x1c>)
     204:	50d1      	str	r1, [r2, r3]

void ADC_0_CLOCK_init(void)
{
	hri_mclk_set_APBCMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}
     206:	4770      	bx	lr
     208:	40000800 	.word	0x40000800
     20c:	40001c00 	.word	0x40001c00

00000210 <ADC_0_init>:

void ADC_0_init(void)
{
     210:	b510      	push	{r4, lr}
	ADC_0_CLOCK_init();
     212:	4b06      	ldr	r3, [pc, #24]	; (22c <ADC_0_init+0x1c>)
     214:	4798      	blx	r3
	ADC_0_PORT_init();
     216:	4b06      	ldr	r3, [pc, #24]	; (230 <ADC_0_init+0x20>)
     218:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, _adc_get_adc_sync());
     21a:	4b06      	ldr	r3, [pc, #24]	; (234 <ADC_0_init+0x24>)
     21c:	4798      	blx	r3
     21e:	0002      	movs	r2, r0
     220:	4905      	ldr	r1, [pc, #20]	; (238 <ADC_0_init+0x28>)
     222:	4806      	ldr	r0, [pc, #24]	; (23c <ADC_0_init+0x2c>)
     224:	4b06      	ldr	r3, [pc, #24]	; (240 <ADC_0_init+0x30>)
     226:	4798      	blx	r3
}
     228:	bd10      	pop	{r4, pc}
     22a:	46c0      	nop			; (mov r8, r8)
     22c:	000001f1 	.word	0x000001f1
     230:	000001b5 	.word	0x000001b5
     234:	00000dc1 	.word	0x00000dc1
     238:	42004400 	.word	0x42004400
     23c:	20000244 	.word	0x20000244
     240:	000005b9 	.word	0x000005b9

00000244 <SPI_0_PORT_init>:

void SPI_0_PORT_init(void)
{
     244:	b5f0      	push	{r4, r5, r6, r7, lr}
     246:	46c6      	mov	lr, r8
     248:	b500      	push	{lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     24a:	24c0      	movs	r4, #192	; 0xc0
     24c:	05e4      	lsls	r4, r4, #23
     24e:	2380      	movs	r3, #128	; 0x80
     250:	005b      	lsls	r3, r3, #1
     252:	6063      	str	r3, [r4, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     254:	2382      	movs	r3, #130	; 0x82
     256:	05db      	lsls	r3, r3, #23
     258:	4a23      	ldr	r2, [pc, #140]	; (2e8 <SPI_0_PORT_init+0xa4>)
     25a:	629a      	str	r2, [r3, #40]	; 0x28
     25c:	4a23      	ldr	r2, [pc, #140]	; (2ec <SPI_0_PORT_init+0xa8>)
     25e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     260:	2148      	movs	r1, #72	; 0x48
     262:	5c5a      	ldrb	r2, [r3, r1]
     264:	2004      	movs	r0, #4
     266:	4382      	bics	r2, r0
     268:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     26a:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     26c:	2601      	movs	r6, #1
     26e:	43b2      	bics	r2, r6
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     270:	2501      	movs	r5, #1
     272:	432a      	orrs	r2, r5
     274:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     276:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     278:	3914      	subs	r1, #20
     27a:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     27c:	300b      	adds	r0, #11
     27e:	4684      	mov	ip, r0
     280:	4382      	bics	r2, r0
	tmp |= PORT_PMUX_PMUXE(data);
     282:	2703      	movs	r7, #3
     284:	433a      	orrs	r2, r7
     286:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     288:	545a      	strb	r2, [r3, r1]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     28a:	2280      	movs	r2, #128	; 0x80
     28c:	00d2      	lsls	r2, r2, #3
     28e:	6162      	str	r2, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     290:	60a2      	str	r2, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     292:	4a17      	ldr	r2, [pc, #92]	; (2f0 <SPI_0_PORT_init+0xac>)
     294:	629a      	str	r2, [r3, #40]	; 0x28
     296:	22c0      	movs	r2, #192	; 0xc0
     298:	0612      	lsls	r2, r2, #24
     29a:	4690      	mov	r8, r2
     29c:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     29e:	3116      	adds	r1, #22
     2a0:	5c58      	ldrb	r0, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     2a2:	43b0      	bics	r0, r6
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2a4:	4328      	orrs	r0, r5
     2a6:	b2c0      	uxtb	r0, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2a8:	5458      	strb	r0, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2aa:	2035      	movs	r0, #53	; 0x35
     2ac:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     2ae:	4662      	mov	r2, ip
     2b0:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     2b2:	4339      	orrs	r1, r7
     2b4:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2b6:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     2b8:	2180      	movs	r1, #128	; 0x80
     2ba:	0109      	lsls	r1, r1, #4
     2bc:	6161      	str	r1, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     2be:	60a1      	str	r1, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     2c0:	490c      	ldr	r1, [pc, #48]	; (2f4 <SPI_0_PORT_init+0xb0>)
     2c2:	6299      	str	r1, [r3, #40]	; 0x28
     2c4:	4642      	mov	r2, r8
     2c6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     2c8:	214b      	movs	r1, #75	; 0x4b
     2ca:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     2cc:	43b2      	bics	r2, r6
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2ce:	432a      	orrs	r2, r5
     2d0:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2d2:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2d4:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     2d6:	393c      	subs	r1, #60	; 0x3c
     2d8:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     2da:	3121      	adds	r1, #33	; 0x21
     2dc:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2de:	541a      	strb	r2, [r3, r0]

	// Set pin direction to output
	gpio_set_pin_direction(spi_sck, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(spi_sck, PINMUX_PA11D_SERCOM2_PAD3);
}
     2e0:	bc04      	pop	{r2}
     2e2:	4690      	mov	r8, r2
     2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	40020100 	.word	0x40020100
     2ec:	c0020000 	.word	0xc0020000
     2f0:	40000400 	.word	0x40000400
     2f4:	40000800 	.word	0x40000800

000002f8 <SPI_0_CLOCK_init>:
     2f8:	4b05      	ldr	r3, [pc, #20]	; (310 <SPI_0_CLOCK_init+0x18>)
     2fa:	2240      	movs	r2, #64	; 0x40
     2fc:	21d4      	movs	r1, #212	; 0xd4
     2fe:	505a      	str	r2, [r3, r1]
     300:	390c      	subs	r1, #12
     302:	505a      	str	r2, [r3, r1]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM2;
     304:	4a03      	ldr	r2, [pc, #12]	; (314 <SPI_0_CLOCK_init+0x1c>)
     306:	69d3      	ldr	r3, [r2, #28]
     308:	39c0      	subs	r1, #192	; 0xc0
     30a:	430b      	orrs	r3, r1
     30c:	61d3      	str	r3, [r2, #28]
void SPI_0_CLOCK_init(void)
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBCMASK_SERCOM2_bit(MCLK);
}
     30e:	4770      	bx	lr
     310:	40001c00 	.word	0x40001c00
     314:	40000800 	.word	0x40000800

00000318 <SPI_0_init>:

void SPI_0_init(void)
{
     318:	b510      	push	{r4, lr}
	SPI_0_CLOCK_init();
     31a:	4b04      	ldr	r3, [pc, #16]	; (32c <SPI_0_init+0x14>)
     31c:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM2);
     31e:	4904      	ldr	r1, [pc, #16]	; (330 <SPI_0_init+0x18>)
     320:	4804      	ldr	r0, [pc, #16]	; (334 <SPI_0_init+0x1c>)
     322:	4b05      	ldr	r3, [pc, #20]	; (338 <SPI_0_init+0x20>)
     324:	4798      	blx	r3
	SPI_0_PORT_init();
     326:	4b05      	ldr	r3, [pc, #20]	; (33c <SPI_0_init+0x24>)
     328:	4798      	blx	r3
}
     32a:	bd10      	pop	{r4, pc}
     32c:	000002f9 	.word	0x000002f9
     330:	42000c00 	.word	0x42000c00
     334:	20000248 	.word	0x20000248
     338:	000006e5 	.word	0x000006e5
     33c:	00000245 	.word	0x00000245

00000340 <USART_0_CLOCK_init>:
     340:	4b05      	ldr	r3, [pc, #20]	; (358 <USART_0_CLOCK_init+0x18>)
     342:	2240      	movs	r2, #64	; 0x40
     344:	21dc      	movs	r1, #220	; 0xdc
     346:	505a      	str	r2, [r3, r1]
     348:	3914      	subs	r1, #20
     34a:	505a      	str	r2, [r3, r1]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM4;
     34c:	4a03      	ldr	r2, [pc, #12]	; (35c <USART_0_CLOCK_init+0x1c>)
     34e:	69d3      	ldr	r3, [r2, #28]
     350:	39a8      	subs	r1, #168	; 0xa8
     352:	430b      	orrs	r3, r1
     354:	61d3      	str	r3, [r2, #28]
{

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_CORE, CONF_GCLK_SERCOM4_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_SLOW, CONF_GCLK_SERCOM4_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBCMASK_SERCOM4_bit(MCLK);
}
     356:	4770      	bx	lr
     358:	40001c00 	.word	0x40001c00
     35c:	40000800 	.word	0x40000800

00000360 <USART_0_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_0_PORT_init()
{
     360:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     362:	2382      	movs	r3, #130	; 0x82
     364:	05db      	lsls	r3, r3, #23
     366:	22c8      	movs	r2, #200	; 0xc8
     368:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     36a:	2501      	movs	r5, #1
     36c:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     36e:	2401      	movs	r4, #1
     370:	4321      	orrs	r1, r4
     372:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     374:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     376:	20b4      	movs	r0, #180	; 0xb4
     378:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     37a:	3ab9      	subs	r2, #185	; 0xb9
     37c:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     37e:	3a0c      	subs	r2, #12
     380:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     382:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     384:	21c9      	movs	r1, #201	; 0xc9
     386:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     388:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     38a:	4322      	orrs	r2, r4
     38c:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     38e:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     390:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     392:	39ba      	subs	r1, #186	; 0xba
     394:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     396:	3121      	adds	r1, #33	; 0x21
     398:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     39a:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(usb_tx, PINMUX_PB08D_SERCOM4_PAD0);

	gpio_set_pin_function(usb_rx, PINMUX_PB09D_SERCOM4_PAD1);
}
     39c:	bd30      	pop	{r4, r5, pc}
	...

000003a0 <USART_0_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_0_init(void)
{
     3a0:	b510      	push	{r4, lr}
     3a2:	b082      	sub	sp, #8
	USART_0_CLOCK_init();
     3a4:	4b06      	ldr	r3, [pc, #24]	; (3c0 <USART_0_init+0x20>)
     3a6:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM4, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
     3a8:	2300      	movs	r3, #0
     3aa:	9300      	str	r3, [sp, #0]
     3ac:	3310      	adds	r3, #16
     3ae:	4a05      	ldr	r2, [pc, #20]	; (3c4 <USART_0_init+0x24>)
     3b0:	4905      	ldr	r1, [pc, #20]	; (3c8 <USART_0_init+0x28>)
     3b2:	4806      	ldr	r0, [pc, #24]	; (3cc <USART_0_init+0x2c>)
     3b4:	4c06      	ldr	r4, [pc, #24]	; (3d0 <USART_0_init+0x30>)
     3b6:	47a0      	blx	r4
	USART_0_PORT_init();
     3b8:	4b06      	ldr	r3, [pc, #24]	; (3d4 <USART_0_init+0x34>)
     3ba:	4798      	blx	r3
}
     3bc:	b002      	add	sp, #8
     3be:	bd10      	pop	{r4, pc}
     3c0:	00000341 	.word	0x00000341
     3c4:	20000108 	.word	0x20000108
     3c8:	42001400 	.word	0x42001400
     3cc:	20000260 	.word	0x20000260
     3d0:	000009f1 	.word	0x000009f1
     3d4:	00000361 	.word	0x00000361

000003d8 <CAN_0_PORT_init>:

void CAN_0_PORT_init(void)
{
     3d8:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3da:	2382      	movs	r3, #130	; 0x82
     3dc:	05db      	lsls	r3, r3, #23
     3de:	2259      	movs	r2, #89	; 0x59
     3e0:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     3e2:	2501      	movs	r5, #1
     3e4:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3e6:	2401      	movs	r4, #1
     3e8:	4321      	orrs	r1, r4
     3ea:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3ec:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3ee:	203c      	movs	r0, #60	; 0x3c
     3f0:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3f2:	3a4a      	subs	r2, #74	; 0x4a
     3f4:	4011      	ands	r1, r2
	tmp |= PORT_PMUX_PMUXO(data);
     3f6:	3251      	adds	r2, #81	; 0x51
     3f8:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3fa:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3fc:	2158      	movs	r1, #88	; 0x58
     3fe:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     400:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     402:	4322      	orrs	r2, r4
     404:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     406:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     408:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     40a:	3949      	subs	r1, #73	; 0x49
     40c:	438a      	bics	r2, r1
	tmp |= PORT_PMUX_PMUXE(data);
     40e:	3909      	subs	r1, #9
     410:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     412:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(can_rx, PINMUX_PA25G_CAN0_RX);

	gpio_set_pin_function(can_tx, PINMUX_PA24G_CAN0_TX);
}
     414:	bd30      	pop	{r4, r5, pc}
	...

00000418 <CAN_0_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_0_init(void)
{
     418:	b510      	push	{r4, lr}
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_CAN0;
     41a:	4a08      	ldr	r2, [pc, #32]	; (43c <CAN_0_init+0x24>)
     41c:	6911      	ldr	r1, [r2, #16]
     41e:	2380      	movs	r3, #128	; 0x80
     420:	005b      	lsls	r3, r3, #1
     422:	430b      	orrs	r3, r1
     424:	6113      	str	r3, [r2, #16]
     426:	2140      	movs	r1, #64	; 0x40
     428:	23e8      	movs	r3, #232	; 0xe8
     42a:	4a05      	ldr	r2, [pc, #20]	; (440 <CAN_0_init+0x28>)
     42c:	50d1      	str	r1, [r2, r3]
	hri_mclk_set_AHBMASK_CAN0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, CAN0_GCLK_ID, CONF_GCLK_CAN0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	can_async_init(&CAN_0, CAN0);
     42e:	4905      	ldr	r1, [pc, #20]	; (444 <CAN_0_init+0x2c>)
     430:	4805      	ldr	r0, [pc, #20]	; (448 <CAN_0_init+0x30>)
     432:	4b06      	ldr	r3, [pc, #24]	; (44c <CAN_0_init+0x34>)
     434:	4798      	blx	r3
	CAN_0_PORT_init();
     436:	4b06      	ldr	r3, [pc, #24]	; (450 <CAN_0_init+0x38>)
     438:	4798      	blx	r3
}
     43a:	bd10      	pop	{r4, pc}
     43c:	40000800 	.word	0x40000800
     440:	40001c00 	.word	0x40001c00
     444:	42001c00 	.word	0x42001c00
     448:	20000218 	.word	0x20000218
     44c:	0000062d 	.word	0x0000062d
     450:	000003d9 	.word	0x000003d9

00000454 <TEMPERATURE_SENSOR_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TSENS;
     454:	4a05      	ldr	r2, [pc, #20]	; (46c <TEMPERATURE_SENSOR_0_CLOCK_init+0x18>)
     456:	6951      	ldr	r1, [r2, #20]
     458:	2380      	movs	r3, #128	; 0x80
     45a:	015b      	lsls	r3, r3, #5
     45c:	430b      	orrs	r3, r1
     45e:	6153      	str	r3, [r2, #20]
     460:	2140      	movs	r1, #64	; 0x40
     462:	2394      	movs	r3, #148	; 0x94
     464:	4a02      	ldr	r2, [pc, #8]	; (470 <TEMPERATURE_SENSOR_0_CLOCK_init+0x1c>)
     466:	50d1      	str	r1, [r2, r3]
void TEMPERATURE_SENSOR_0_CLOCK_init(void)
{
	hri_mclk_set_APBAMASK_TSENS_bit(MCLK);

	hri_gclk_write_PCHCTRL_reg(GCLK, TSENS_GCLK_ID, CONF_GCLK_TSENS_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}
     468:	4770      	bx	lr
     46a:	46c0      	nop			; (mov r8, r8)
     46c:	40000800 	.word	0x40000800
     470:	40001c00 	.word	0x40001c00

00000474 <TEMPERATURE_SENSOR_0_init>:

void TEMPERATURE_SENSOR_0_init(void)
{
     474:	b510      	push	{r4, lr}
	TEMPERATURE_SENSOR_0_CLOCK_init();
     476:	4b03      	ldr	r3, [pc, #12]	; (484 <TEMPERATURE_SENSOR_0_init+0x10>)
     478:	4798      	blx	r3
	temp_sync_init(&TEMPERATURE_SENSOR_0, TSENS);
     47a:	4903      	ldr	r1, [pc, #12]	; (488 <TEMPERATURE_SENSOR_0_init+0x14>)
     47c:	4803      	ldr	r0, [pc, #12]	; (48c <TEMPERATURE_SENSOR_0_init+0x18>)
     47e:	4b04      	ldr	r3, [pc, #16]	; (490 <TEMPERATURE_SENSOR_0_init+0x1c>)
     480:	4798      	blx	r3
}
     482:	bd10      	pop	{r4, pc}
     484:	00000455 	.word	0x00000455
     488:	40003000 	.word	0x40003000
     48c:	20000240 	.word	0x20000240
     490:	000007f9 	.word	0x000007f9

00000494 <system_init>:

void system_init(void)
{
     494:	b5f0      	push	{r4, r5, r6, r7, lr}
     496:	46c6      	mov	lr, r8
     498:	b500      	push	{lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     49a:	4b39      	ldr	r3, [pc, #228]	; (580 <system_init+0xec>)
     49c:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     49e:	22c0      	movs	r2, #192	; 0xc0
     4a0:	05d2      	lsls	r2, r2, #23
     4a2:	2320      	movs	r3, #32
     4a4:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4a6:	6093      	str	r3, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4a8:	2382      	movs	r3, #130	; 0x82
     4aa:	05db      	lsls	r3, r3, #23
     4ac:	4935      	ldr	r1, [pc, #212]	; (584 <system_init+0xf0>)
     4ae:	6299      	str	r1, [r3, #40]	; 0x28
     4b0:	21c0      	movs	r1, #192	; 0xc0
     4b2:	0609      	lsls	r1, r1, #24
     4b4:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4b6:	2445      	movs	r4, #69	; 0x45
     4b8:	5d19      	ldrb	r1, [r3, r4]
	tmp &= ~PORT_PINCFG_PMUXEN;
     4ba:	2001      	movs	r0, #1
     4bc:	4381      	bics	r1, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4be:	5519      	strb	r1, [r3, r4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     4c0:	2180      	movs	r1, #128	; 0x80
     4c2:	0509      	lsls	r1, r1, #20
     4c4:	6151      	str	r1, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4c6:	6091      	str	r1, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4c8:	2480      	movs	r4, #128	; 0x80
     4ca:	05e4      	lsls	r4, r4, #23
     4cc:	629c      	str	r4, [r3, #40]	; 0x28
     4ce:	492e      	ldr	r1, [pc, #184]	; (588 <system_init+0xf4>)
     4d0:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4d2:	255b      	movs	r5, #91	; 0x5b
     4d4:	5d59      	ldrb	r1, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     4d6:	4381      	bics	r1, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4d8:	5559      	strb	r1, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     4da:	2180      	movs	r1, #128	; 0x80
     4dc:	0549      	lsls	r1, r1, #21
     4de:	6151      	str	r1, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4e0:	6091      	str	r1, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4e2:	629c      	str	r4, [r3, #40]	; 0x28
     4e4:	4929      	ldr	r1, [pc, #164]	; (58c <system_init+0xf8>)
     4e6:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4e8:	3501      	adds	r5, #1
     4ea:	5d59      	ldrb	r1, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     4ec:	4381      	bics	r1, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4ee:	5559      	strb	r1, [r3, r5]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     4f0:	2184      	movs	r1, #132	; 0x84
     4f2:	4688      	mov	r8, r1
     4f4:	2704      	movs	r7, #4
     4f6:	5057      	str	r7, [r2, r1]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4f8:	3124      	adds	r1, #36	; 0x24
     4fa:	4d25      	ldr	r5, [pc, #148]	; (590 <system_init+0xfc>)
     4fc:	505d      	str	r5, [r3, r1]
     4fe:	4d25      	ldr	r5, [pc, #148]	; (594 <system_init+0x100>)
     500:	46ac      	mov	ip, r5
     502:	505d      	str	r5, [r3, r1]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     504:	25c2      	movs	r5, #194	; 0xc2
     506:	5d5e      	ldrb	r6, [r3, r5]
     508:	43be      	bics	r6, r7
     50a:	555e      	strb	r6, [r3, r5]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     50c:	5d5e      	ldrb	r6, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     50e:	4386      	bics	r6, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     510:	555e      	strb	r6, [r3, r5]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     512:	3dba      	subs	r5, #186	; 0xba
     514:	4646      	mov	r6, r8
     516:	5195      	str	r5, [r2, r6]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     518:	4d1f      	ldr	r5, [pc, #124]	; (598 <system_init+0x104>)
     51a:	505d      	str	r5, [r3, r1]
     51c:	4665      	mov	r5, ip
     51e:	505d      	str	r5, [r3, r1]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     520:	25c3      	movs	r5, #195	; 0xc3
     522:	5d5e      	ldrb	r6, [r3, r5]
     524:	43be      	bics	r6, r7
     526:	555e      	strb	r6, [r3, r5]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     528:	5d5e      	ldrb	r6, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     52a:	4386      	bics	r6, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     52c:	555e      	strb	r6, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     52e:	3790      	adds	r7, #144	; 0x90
     530:	2580      	movs	r5, #128	; 0x80
     532:	03ed      	lsls	r5, r5, #15
     534:	51d5      	str	r5, [r2, r7]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     536:	2688      	movs	r6, #136	; 0x88
     538:	46b0      	mov	r8, r6
     53a:	5195      	str	r5, [r2, r6]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     53c:	505c      	str	r4, [r3, r1]
     53e:	4d17      	ldr	r5, [pc, #92]	; (59c <system_init+0x108>)
     540:	505d      	str	r5, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     542:	25d6      	movs	r5, #214	; 0xd6
     544:	46ac      	mov	ip, r5
     546:	5d5d      	ldrb	r5, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     548:	4385      	bics	r5, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     54a:	4666      	mov	r6, ip
     54c:	559d      	strb	r5, [r3, r6]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     54e:	2580      	movs	r5, #128	; 0x80
     550:	042d      	lsls	r5, r5, #16
     552:	51d5      	str	r5, [r2, r7]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     554:	4646      	mov	r6, r8
     556:	5195      	str	r5, [r2, r6]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     558:	505c      	str	r4, [r3, r1]
     55a:	4a11      	ldr	r2, [pc, #68]	; (5a0 <system_init+0x10c>)
     55c:	505a      	str	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     55e:	312f      	adds	r1, #47	; 0x2f
     560:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     562:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     564:	545a      	strb	r2, [r3, r1]
	// Set pin direction to output
	gpio_set_pin_direction(led_2, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(led_2, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     566:	4b0f      	ldr	r3, [pc, #60]	; (5a4 <system_init+0x110>)
     568:	4798      	blx	r3

	SPI_0_init();
     56a:	4b0f      	ldr	r3, [pc, #60]	; (5a8 <system_init+0x114>)
     56c:	4798      	blx	r3
	USART_0_init();
     56e:	4b0f      	ldr	r3, [pc, #60]	; (5ac <system_init+0x118>)
     570:	4798      	blx	r3
	CAN_0_init();
     572:	4b0f      	ldr	r3, [pc, #60]	; (5b0 <system_init+0x11c>)
     574:	4798      	blx	r3

	TEMPERATURE_SENSOR_0_init();
     576:	4b0f      	ldr	r3, [pc, #60]	; (5b4 <system_init+0x120>)
     578:	4798      	blx	r3
}
     57a:	bc04      	pop	{r2}
     57c:	4690      	mov	r8, r2
     57e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     580:	00000f41 	.word	0x00000f41
     584:	40000020 	.word	0x40000020
     588:	c0000800 	.word	0xc0000800
     58c:	c0001000 	.word	0xc0001000
     590:	40020004 	.word	0x40020004
     594:	c0020000 	.word	0xc0020000
     598:	40020008 	.word	0x40020008
     59c:	c0000040 	.word	0xc0000040
     5a0:	c0000080 	.word	0xc0000080
     5a4:	00000211 	.word	0x00000211
     5a8:	00000319 	.word	0x00000319
     5ac:	000003a1 	.word	0x000003a1
     5b0:	00000419 	.word	0x00000419
     5b4:	00000475 	.word	0x00000475

000005b8 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
     5b8:	b570      	push	{r4, r5, r6, lr}
     5ba:	0004      	movs	r4, r0
     5bc:	000d      	movs	r5, r1
	ASSERT(descr && hw);
     5be:	2800      	cmp	r0, #0
     5c0:	d00c      	beq.n	5dc <adc_sync_init+0x24>
     5c2:	0008      	movs	r0, r1
     5c4:	1e43      	subs	r3, r0, #1
     5c6:	4198      	sbcs	r0, r3
     5c8:	b2c0      	uxtb	r0, r0
     5ca:	2239      	movs	r2, #57	; 0x39
     5cc:	4904      	ldr	r1, [pc, #16]	; (5e0 <adc_sync_init+0x28>)
     5ce:	4b05      	ldr	r3, [pc, #20]	; (5e4 <adc_sync_init+0x2c>)
     5d0:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
     5d2:	0029      	movs	r1, r5
     5d4:	0020      	movs	r0, r4
     5d6:	4b04      	ldr	r3, [pc, #16]	; (5e8 <adc_sync_init+0x30>)
     5d8:	4798      	blx	r3
}
     5da:	bd70      	pop	{r4, r5, r6, pc}
     5dc:	2000      	movs	r0, #0
     5de:	e7f4      	b.n	5ca <adc_sync_init+0x12>
     5e0:	00001f68 	.word	0x00001f68
     5e4:	00000b2d 	.word	0x00000b2d
     5e8:	00000d89 	.word	0x00000d89

000005ec <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     5ec:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     5f0:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     5f2:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     5f4:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     5f8:	4770      	bx	lr

000005fa <atomic_leave_critical>:
     5fa:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     5fe:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     600:	f383 8810 	msr	PRIMASK, r3
}
     604:	4770      	bx	lr

00000606 <can_tx_done>:

/**
 * \internal Callback of CAN Message Write finished
 */
static void can_tx_done(struct _can_async_device *dev)
{
     606:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.tx_done) {
     608:	69c3      	ldr	r3, [r0, #28]
     60a:	2b00      	cmp	r3, #0
     60c:	d000      	beq.n	610 <can_tx_done+0xa>
		descr->cb.tx_done(descr);
     60e:	4798      	blx	r3
	}
}
     610:	bd10      	pop	{r4, pc}

00000612 <can_rx_done>:

/**
 * \internal Callback of CAN Message Read finished
 */
static void can_rx_done(struct _can_async_device *dev)
{
     612:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.rx_done) {
     614:	6a03      	ldr	r3, [r0, #32]
     616:	2b00      	cmp	r3, #0
     618:	d000      	beq.n	61c <can_rx_done+0xa>
		descr->cb.rx_done(descr);
     61a:	4798      	blx	r3
	}
}
     61c:	bd10      	pop	{r4, pc}

0000061e <can_irq_handler>:

/**
 * \internal Callback of CAN Interrupt
 */
static void can_irq_handler(struct _can_async_device *dev, enum can_async_interrupt_type type)
{
     61e:	b510      	push	{r4, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.irq_handler) {
     620:	6a43      	ldr	r3, [r0, #36]	; 0x24
     622:	2b00      	cmp	r3, #0
     624:	d000      	beq.n	628 <can_irq_handler+0xa>
		descr->cb.irq_handler(descr, type);
     626:	4798      	blx	r3
	}
}
     628:	bd10      	pop	{r4, pc}
	...

0000062c <can_async_init>:
{
     62c:	b570      	push	{r4, r5, r6, lr}
     62e:	0005      	movs	r5, r0
     630:	000c      	movs	r4, r1
	ASSERT(descr && hw);
     632:	2800      	cmp	r0, #0
     634:	d014      	beq.n	660 <can_async_init+0x34>
     636:	0008      	movs	r0, r1
     638:	1e43      	subs	r3, r0, #1
     63a:	4198      	sbcs	r0, r3
     63c:	b2c0      	uxtb	r0, r0
     63e:	2241      	movs	r2, #65	; 0x41
     640:	4908      	ldr	r1, [pc, #32]	; (664 <can_async_init+0x38>)
     642:	4b09      	ldr	r3, [pc, #36]	; (668 <can_async_init+0x3c>)
     644:	4798      	blx	r3
	rc = _can_async_init(&descr->dev, hw);
     646:	0021      	movs	r1, r4
     648:	0028      	movs	r0, r5
     64a:	4b08      	ldr	r3, [pc, #32]	; (66c <can_async_init+0x40>)
     64c:	4798      	blx	r3
	if (rc) {
     64e:	2800      	cmp	r0, #0
     650:	d105      	bne.n	65e <can_async_init+0x32>
	descr->dev.cb.tx_done     = can_tx_done;
     652:	4b07      	ldr	r3, [pc, #28]	; (670 <can_async_init+0x44>)
     654:	606b      	str	r3, [r5, #4]
	descr->dev.cb.rx_done     = can_rx_done;
     656:	4b07      	ldr	r3, [pc, #28]	; (674 <can_async_init+0x48>)
     658:	60ab      	str	r3, [r5, #8]
	descr->dev.cb.irq_handler = can_irq_handler;
     65a:	4b07      	ldr	r3, [pc, #28]	; (678 <can_async_init+0x4c>)
     65c:	60eb      	str	r3, [r5, #12]
}
     65e:	bd70      	pop	{r4, r5, r6, pc}
     660:	2000      	movs	r0, #0
     662:	e7ec      	b.n	63e <can_async_init+0x12>
     664:	00001f84 	.word	0x00001f84
     668:	00000b2d 	.word	0x00000b2d
     66c:	00000dc5 	.word	0x00000dc5
     670:	00000607 	.word	0x00000607
     674:	00000613 	.word	0x00000613
     678:	0000061f 	.word	0x0000061f

0000067c <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     67c:	b570      	push	{r4, r5, r6, lr}
     67e:	0006      	movs	r6, r0
     680:	000c      	movs	r4, r1
     682:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
     684:	2800      	cmp	r0, #0
     686:	d00d      	beq.n	6a4 <io_write+0x28>
     688:	0008      	movs	r0, r1
     68a:	1e43      	subs	r3, r0, #1
     68c:	4198      	sbcs	r0, r3
     68e:	b2c0      	uxtb	r0, r0
     690:	2234      	movs	r2, #52	; 0x34
     692:	4905      	ldr	r1, [pc, #20]	; (6a8 <io_write+0x2c>)
     694:	4b05      	ldr	r3, [pc, #20]	; (6ac <io_write+0x30>)
     696:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     698:	6833      	ldr	r3, [r6, #0]
     69a:	002a      	movs	r2, r5
     69c:	0021      	movs	r1, r4
     69e:	0030      	movs	r0, r6
     6a0:	4798      	blx	r3
}
     6a2:	bd70      	pop	{r4, r5, r6, pc}
     6a4:	2000      	movs	r0, #0
     6a6:	e7f3      	b.n	690 <io_write+0x14>
     6a8:	00001fa0 	.word	0x00001fa0
     6ac:	00000b2d 	.word	0x00000b2d

000006b0 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     6b0:	b570      	push	{r4, r5, r6, lr}
     6b2:	0006      	movs	r6, r0
     6b4:	000c      	movs	r4, r1
     6b6:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
     6b8:	2800      	cmp	r0, #0
     6ba:	d00d      	beq.n	6d8 <io_read+0x28>
     6bc:	0008      	movs	r0, r1
     6be:	1e43      	subs	r3, r0, #1
     6c0:	4198      	sbcs	r0, r3
     6c2:	b2c0      	uxtb	r0, r0
     6c4:	223d      	movs	r2, #61	; 0x3d
     6c6:	4905      	ldr	r1, [pc, #20]	; (6dc <io_read+0x2c>)
     6c8:	4b05      	ldr	r3, [pc, #20]	; (6e0 <io_read+0x30>)
     6ca:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     6cc:	6873      	ldr	r3, [r6, #4]
     6ce:	002a      	movs	r2, r5
     6d0:	0021      	movs	r1, r4
     6d2:	0030      	movs	r0, r6
     6d4:	4798      	blx	r3
}
     6d6:	bd70      	pop	{r4, r5, r6, pc}
     6d8:	2000      	movs	r0, #0
     6da:	e7f3      	b.n	6c4 <io_read+0x14>
     6dc:	00001fa0 	.word	0x00001fa0
     6e0:	00000b2d 	.word	0x00000b2d

000006e4 <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
     6e4:	b570      	push	{r4, r5, r6, lr}
     6e6:	0004      	movs	r4, r0
     6e8:	000d      	movs	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
     6ea:	2800      	cmp	r0, #0
     6ec:	d016      	beq.n	71c <spi_m_sync_init+0x38>
     6ee:	0008      	movs	r0, r1
     6f0:	1e43      	subs	r3, r0, #1
     6f2:	4198      	sbcs	r0, r3
     6f4:	b2c0      	uxtb	r0, r0
     6f6:	2240      	movs	r2, #64	; 0x40
     6f8:	4909      	ldr	r1, [pc, #36]	; (720 <spi_m_sync_init+0x3c>)
     6fa:	4b0a      	ldr	r3, [pc, #40]	; (724 <spi_m_sync_init+0x40>)
     6fc:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
     6fe:	6065      	str	r5, [r4, #4]
	rc            = _spi_m_sync_init(&spi->dev, hw);
     700:	1d20      	adds	r0, r4, #4
     702:	0029      	movs	r1, r5
     704:	4b08      	ldr	r3, [pc, #32]	; (728 <spi_m_sync_init+0x44>)
     706:	4798      	blx	r3

	if (rc < 0) {
     708:	2800      	cmp	r0, #0
     70a:	db06      	blt.n	71a <spi_m_sync_init+0x36>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
     70c:	4b07      	ldr	r3, [pc, #28]	; (72c <spi_m_sync_init+0x48>)
     70e:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
     710:	4b07      	ldr	r3, [pc, #28]	; (730 <spi_m_sync_init+0x4c>)
     712:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
     714:	4b07      	ldr	r3, [pc, #28]	; (734 <spi_m_sync_init+0x50>)
     716:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
     718:	2000      	movs	r0, #0
}
     71a:	bd70      	pop	{r4, r5, r6, pc}
     71c:	2000      	movs	r0, #0
     71e:	e7ea      	b.n	6f6 <spi_m_sync_init+0x12>
     720:	00001fb4 	.word	0x00001fb4
     724:	00000b2d 	.word	0x00000b2d
     728:	00001241 	.word	0x00001241
     72c:	ffff8000 	.word	0xffff8000
     730:	000007bd 	.word	0x000007bd
     734:	00000781 	.word	0x00000781

00000738 <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
     738:	b530      	push	{r4, r5, lr}
     73a:	b087      	sub	sp, #28
     73c:	0004      	movs	r4, r0
     73e:	000d      	movs	r5, r1
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
     740:	2800      	cmp	r0, #0
     742:	d014      	beq.n	76e <spi_m_sync_transfer+0x36>
     744:	0008      	movs	r0, r1
     746:	1e43      	subs	r3, r0, #1
     748:	4198      	sbcs	r0, r3
     74a:	b2c0      	uxtb	r0, r0
     74c:	22b3      	movs	r2, #179	; 0xb3
     74e:	4909      	ldr	r1, [pc, #36]	; (774 <spi_m_sync_transfer+0x3c>)
     750:	4b09      	ldr	r3, [pc, #36]	; (778 <spi_m_sync_transfer+0x40>)
     752:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
     754:	682b      	ldr	r3, [r5, #0]
     756:	9303      	str	r3, [sp, #12]
	msg.rxbuf = p_xfer->rxbuf;
     758:	686b      	ldr	r3, [r5, #4]
     75a:	9304      	str	r3, [sp, #16]
	msg.size  = p_xfer->size;
     75c:	68ab      	ldr	r3, [r5, #8]
     75e:	9301      	str	r3, [sp, #4]
     760:	9305      	str	r3, [sp, #20]
	return _spi_m_sync_trans(&spi->dev, &msg);
     762:	1d20      	adds	r0, r4, #4
     764:	a903      	add	r1, sp, #12
     766:	4b05      	ldr	r3, [pc, #20]	; (77c <spi_m_sync_transfer+0x44>)
     768:	4798      	blx	r3
}
     76a:	b007      	add	sp, #28
     76c:	bd30      	pop	{r4, r5, pc}
     76e:	2000      	movs	r0, #0
     770:	e7ec      	b.n	74c <spi_m_sync_transfer+0x14>
     772:	46c0      	nop			; (mov r8, r8)
     774:	00001fb4 	.word	0x00001fb4
     778:	00000b2d 	.word	0x00000b2d
     77c:	00001339 	.word	0x00001339

00000780 <_spi_m_sync_io_write>:
{
     780:	b570      	push	{r4, r5, r6, lr}
     782:	b084      	sub	sp, #16
     784:	0004      	movs	r4, r0
     786:	000e      	movs	r6, r1
     788:	0015      	movs	r5, r2
	ASSERT(io);
     78a:	1e43      	subs	r3, r0, #1
     78c:	4198      	sbcs	r0, r3
     78e:	b2c0      	uxtb	r0, r0
     790:	22a3      	movs	r2, #163	; 0xa3
     792:	4907      	ldr	r1, [pc, #28]	; (7b0 <_spi_m_sync_io_write+0x30>)
     794:	4b07      	ldr	r3, [pc, #28]	; (7b4 <_spi_m_sync_io_write+0x34>)
     796:	4798      	blx	r3
	xfer.rxbuf = 0;
     798:	2300      	movs	r3, #0
     79a:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
     79c:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
     79e:	9503      	str	r5, [sp, #12]
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     7a0:	0020      	movs	r0, r4
     7a2:	380c      	subs	r0, #12
	return spi_m_sync_transfer(spi, &xfer);
     7a4:	a901      	add	r1, sp, #4
     7a6:	4b04      	ldr	r3, [pc, #16]	; (7b8 <_spi_m_sync_io_write+0x38>)
     7a8:	4798      	blx	r3
}
     7aa:	b004      	add	sp, #16
     7ac:	bd70      	pop	{r4, r5, r6, pc}
     7ae:	46c0      	nop			; (mov r8, r8)
     7b0:	00001fb4 	.word	0x00001fb4
     7b4:	00000b2d 	.word	0x00000b2d
     7b8:	00000739 	.word	0x00000739

000007bc <_spi_m_sync_io_read>:
{
     7bc:	b570      	push	{r4, r5, r6, lr}
     7be:	b084      	sub	sp, #16
     7c0:	0004      	movs	r4, r0
     7c2:	000e      	movs	r6, r1
     7c4:	0015      	movs	r5, r2
	ASSERT(io);
     7c6:	1e43      	subs	r3, r0, #1
     7c8:	4198      	sbcs	r0, r3
     7ca:	b2c0      	uxtb	r0, r0
     7cc:	2287      	movs	r2, #135	; 0x87
     7ce:	4907      	ldr	r1, [pc, #28]	; (7ec <_spi_m_sync_io_read+0x30>)
     7d0:	4b07      	ldr	r3, [pc, #28]	; (7f0 <_spi_m_sync_io_read+0x34>)
     7d2:	4798      	blx	r3
	xfer.rxbuf = buf;
     7d4:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
     7d6:	2300      	movs	r3, #0
     7d8:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
     7da:	9503      	str	r5, [sp, #12]
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     7dc:	0020      	movs	r0, r4
     7de:	380c      	subs	r0, #12
	return spi_m_sync_transfer(spi, &xfer);
     7e0:	a901      	add	r1, sp, #4
     7e2:	4b04      	ldr	r3, [pc, #16]	; (7f4 <_spi_m_sync_io_read+0x38>)
     7e4:	4798      	blx	r3
}
     7e6:	b004      	add	sp, #16
     7e8:	bd70      	pop	{r4, r5, r6, pc}
     7ea:	46c0      	nop			; (mov r8, r8)
     7ec:	00001fb4 	.word	0x00001fb4
     7f0:	00000b2d 	.word	0x00000b2d
     7f4:	00000739 	.word	0x00000739

000007f8 <temp_sync_init>:

/**
 * \brief              Initialize Temperature Descriptor
 */
int32_t temp_sync_init(struct temp_sync_descriptor *const descr, void *const hw)
{
     7f8:	b570      	push	{r4, r5, r6, lr}
     7fa:	0004      	movs	r4, r0
     7fc:	000d      	movs	r5, r1
	ASSERT(descr && hw);
     7fe:	2800      	cmp	r0, #0
     800:	d00c      	beq.n	81c <temp_sync_init+0x24>
     802:	0008      	movs	r0, r1
     804:	1e43      	subs	r3, r0, #1
     806:	4198      	sbcs	r0, r3
     808:	b2c0      	uxtb	r0, r0
     80a:	222b      	movs	r2, #43	; 0x2b
     80c:	4904      	ldr	r1, [pc, #16]	; (820 <temp_sync_init+0x28>)
     80e:	4b05      	ldr	r3, [pc, #20]	; (824 <temp_sync_init+0x2c>)
     810:	4798      	blx	r3
	return _temp_sync_init(&descr->dev, hw);
     812:	0029      	movs	r1, r5
     814:	0020      	movs	r0, r4
     816:	4b04      	ldr	r3, [pc, #16]	; (828 <temp_sync_init+0x30>)
     818:	4798      	blx	r3
}
     81a:	bd70      	pop	{r4, r5, r6, pc}
     81c:	2000      	movs	r0, #0
     81e:	e7f4      	b.n	80a <temp_sync_init+0x12>
     820:	00001fd0 	.word	0x00001fd0
     824:	00000b2d 	.word	0x00000b2d
     828:	00001449 	.word	0x00001449

0000082c <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
     82c:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
     82e:	3808      	subs	r0, #8

	descr->stat = 0;
     830:	2300      	movs	r3, #0
     832:	6303      	str	r3, [r0, #48]	; 0x30
	if (descr->usart_cb.tx_done) {
     834:	6a43      	ldr	r3, [r0, #36]	; 0x24
     836:	2b00      	cmp	r3, #0
     838:	d000      	beq.n	83c <usart_transmission_complete+0x10>
		descr->usart_cb.tx_done(descr);
     83a:	4798      	blx	r3
	}
}
     83c:	bd10      	pop	{r4, pc}

0000083e <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
     83e:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
     840:	3808      	subs	r0, #8

	descr->stat = 0;
     842:	2300      	movs	r3, #0
     844:	6303      	str	r3, [r0, #48]	; 0x30
	if (descr->usart_cb.error) {
     846:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
     848:	2b00      	cmp	r3, #0
     84a:	d000      	beq.n	84e <usart_error+0x10>
		descr->usart_cb.error(descr);
     84c:	4798      	blx	r3
	}
}
     84e:	bd10      	pop	{r4, pc}

00000850 <usart_fill_rx_buffer>:
{
     850:	b510      	push	{r4, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
     852:	0004      	movs	r4, r0
	ringbuffer_put(&descr->rx, data);
     854:	302c      	adds	r0, #44	; 0x2c
     856:	4b04      	ldr	r3, [pc, #16]	; (868 <usart_fill_rx_buffer+0x18>)
     858:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
     85a:	6a23      	ldr	r3, [r4, #32]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
     85c:	3c08      	subs	r4, #8
	if (descr->usart_cb.rx_done) {
     85e:	2b00      	cmp	r3, #0
     860:	d001      	beq.n	866 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
     862:	0020      	movs	r0, r4
     864:	4798      	blx	r3
}
     866:	bd10      	pop	{r4, pc}
     868:	00000bd1 	.word	0x00000bd1

0000086c <usart_async_write>:
{
     86c:	b570      	push	{r4, r5, r6, lr}
     86e:	0004      	movs	r4, r0
     870:	000e      	movs	r6, r1
     872:	0015      	movs	r5, r2
	ASSERT(descr && buf && length);
     874:	2800      	cmp	r0, #0
     876:	d01d      	beq.n	8b4 <usart_async_write+0x48>
     878:	2900      	cmp	r1, #0
     87a:	d01d      	beq.n	8b8 <usart_async_write+0x4c>
     87c:	0010      	movs	r0, r2
     87e:	1e43      	subs	r3, r0, #1
     880:	4198      	sbcs	r0, r3
     882:	223c      	movs	r2, #60	; 0x3c
     884:	32ff      	adds	r2, #255	; 0xff
     886:	490f      	ldr	r1, [pc, #60]	; (8c4 <usart_async_write+0x58>)
     888:	4b0f      	ldr	r3, [pc, #60]	; (8c8 <usart_async_write+0x5c>)
     88a:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
     88c:	2344      	movs	r3, #68	; 0x44
     88e:	5ae2      	ldrh	r2, [r4, r3]
     890:	3308      	adds	r3, #8
     892:	5ae3      	ldrh	r3, [r4, r3]
     894:	429a      	cmp	r2, r3
     896:	d111      	bne.n	8bc <usart_async_write+0x50>
	descr->tx_buffer        = (uint8_t *)buf;
     898:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
     89a:	234c      	movs	r3, #76	; 0x4c
     89c:	52e5      	strh	r5, [r4, r3]
	descr->tx_por           = 0;
     89e:	2200      	movs	r2, #0
     8a0:	3b08      	subs	r3, #8
     8a2:	52e2      	strh	r2, [r4, r3]
	descr->stat             = USART_ASYNC_STATUS_BUSY;
     8a4:	3b43      	subs	r3, #67	; 0x43
     8a6:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
     8a8:	0020      	movs	r0, r4
     8aa:	3008      	adds	r0, #8
     8ac:	4b07      	ldr	r3, [pc, #28]	; (8cc <usart_async_write+0x60>)
     8ae:	4798      	blx	r3
	return (int32_t)length;
     8b0:	0028      	movs	r0, r5
}
     8b2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
     8b4:	2000      	movs	r0, #0
     8b6:	e7e4      	b.n	882 <usart_async_write+0x16>
     8b8:	2000      	movs	r0, #0
     8ba:	e7e2      	b.n	882 <usart_async_write+0x16>
		return ERR_NO_RESOURCE;
     8bc:	201c      	movs	r0, #28
     8be:	4240      	negs	r0, r0
     8c0:	e7f7      	b.n	8b2 <usart_async_write+0x46>
     8c2:	46c0      	nop			; (mov r8, r8)
     8c4:	00001fec 	.word	0x00001fec
     8c8:	00000b2d 	.word	0x00000b2d
     8cc:	00001151 	.word	0x00001151

000008d0 <usart_process_byte_sent>:
{
     8d0:	b570      	push	{r4, r5, r6, lr}
     8d2:	0004      	movs	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
     8d4:	0001      	movs	r1, r0
     8d6:	3908      	subs	r1, #8
     8d8:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
     8da:	224c      	movs	r2, #76	; 0x4c
     8dc:	5a8a      	ldrh	r2, [r1, r2]
     8de:	429a      	cmp	r2, r3
     8e0:	d00c      	beq.n	8fc <usart_process_byte_sent+0x2c>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
     8e2:	000a      	movs	r2, r1
     8e4:	6c89      	ldr	r1, [r1, #72]	; 0x48
     8e6:	1c5d      	adds	r5, r3, #1
     8e8:	2044      	movs	r0, #68	; 0x44
     8ea:	5215      	strh	r5, [r2, r0]
     8ec:	5cc9      	ldrb	r1, [r1, r3]
     8ee:	0020      	movs	r0, r4
     8f0:	4b04      	ldr	r3, [pc, #16]	; (904 <usart_process_byte_sent+0x34>)
     8f2:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
     8f4:	0020      	movs	r0, r4
     8f6:	4b04      	ldr	r3, [pc, #16]	; (908 <usart_process_byte_sent+0x38>)
     8f8:	4798      	blx	r3
}
     8fa:	bd70      	pop	{r4, r5, r6, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
     8fc:	4b03      	ldr	r3, [pc, #12]	; (90c <usart_process_byte_sent+0x3c>)
     8fe:	4798      	blx	r3
}
     900:	e7fb      	b.n	8fa <usart_process_byte_sent+0x2a>
     902:	46c0      	nop			; (mov r8, r8)
     904:	00001149 	.word	0x00001149
     908:	00001151 	.word	0x00001151
     90c:	00001159 	.word	0x00001159

00000910 <usart_async_read>:
{
     910:	b5f0      	push	{r4, r5, r6, r7, lr}
     912:	46ce      	mov	lr, r9
     914:	4647      	mov	r7, r8
     916:	b580      	push	{r7, lr}
     918:	b085      	sub	sp, #20
     91a:	0005      	movs	r5, r0
     91c:	000e      	movs	r6, r1
     91e:	0017      	movs	r7, r2
	ASSERT(descr && buf && length);
     920:	2800      	cmp	r0, #0
     922:	d015      	beq.n	950 <usart_async_read+0x40>
     924:	2900      	cmp	r1, #0
     926:	d013      	beq.n	950 <usart_async_read+0x40>
     928:	2a00      	cmp	r2, #0
     92a:	d12a      	bne.n	982 <usart_async_read+0x72>
     92c:	22ac      	movs	r2, #172	; 0xac
     92e:	0052      	lsls	r2, r2, #1
     930:	4929      	ldr	r1, [pc, #164]	; (9d8 <usart_async_read+0xc8>)
     932:	2000      	movs	r0, #0
     934:	4b29      	ldr	r3, [pc, #164]	; (9dc <usart_async_read+0xcc>)
     936:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
     938:	a803      	add	r0, sp, #12
     93a:	4b29      	ldr	r3, [pc, #164]	; (9e0 <usart_async_read+0xd0>)
     93c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
     93e:	0028      	movs	r0, r5
     940:	3034      	adds	r0, #52	; 0x34
     942:	4b28      	ldr	r3, [pc, #160]	; (9e4 <usart_async_read+0xd4>)
     944:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
     946:	a803      	add	r0, sp, #12
     948:	4b27      	ldr	r3, [pc, #156]	; (9e8 <usart_async_read+0xd8>)
     94a:	4798      	blx	r3
	uint16_t                       was_read = 0;
     94c:	2500      	movs	r5, #0
	return (int32_t)was_read;
     94e:	e03c      	b.n	9ca <usart_async_read+0xba>
	ASSERT(descr && buf && length);
     950:	22ac      	movs	r2, #172	; 0xac
     952:	0052      	lsls	r2, r2, #1
     954:	4920      	ldr	r1, [pc, #128]	; (9d8 <usart_async_read+0xc8>)
     956:	2000      	movs	r0, #0
     958:	4b20      	ldr	r3, [pc, #128]	; (9dc <usart_async_read+0xcc>)
     95a:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
     95c:	a803      	add	r0, sp, #12
     95e:	4b20      	ldr	r3, [pc, #128]	; (9e0 <usart_async_read+0xd0>)
     960:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
     962:	3534      	adds	r5, #52	; 0x34
     964:	0028      	movs	r0, r5
     966:	9501      	str	r5, [sp, #4]
     968:	4b1e      	ldr	r3, [pc, #120]	; (9e4 <usart_async_read+0xd4>)
     96a:	4798      	blx	r3
     96c:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
     96e:	a803      	add	r0, sp, #12
     970:	4b1d      	ldr	r3, [pc, #116]	; (9e8 <usart_async_read+0xd8>)
     972:	4798      	blx	r3
	uint16_t                       was_read = 0;
     974:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
     976:	4643      	mov	r3, r8
     978:	2b00      	cmp	r3, #0
     97a:	d026      	beq.n	9ca <usart_async_read+0xba>
     97c:	2f00      	cmp	r7, #0
     97e:	d116      	bne.n	9ae <usart_async_read+0x9e>
     980:	e023      	b.n	9ca <usart_async_read+0xba>
	ASSERT(descr && buf && length);
     982:	22ac      	movs	r2, #172	; 0xac
     984:	0052      	lsls	r2, r2, #1
     986:	4914      	ldr	r1, [pc, #80]	; (9d8 <usart_async_read+0xc8>)
     988:	2001      	movs	r0, #1
     98a:	4b14      	ldr	r3, [pc, #80]	; (9dc <usart_async_read+0xcc>)
     98c:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
     98e:	a803      	add	r0, sp, #12
     990:	4b13      	ldr	r3, [pc, #76]	; (9e0 <usart_async_read+0xd0>)
     992:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
     994:	3534      	adds	r5, #52	; 0x34
     996:	0028      	movs	r0, r5
     998:	9501      	str	r5, [sp, #4]
     99a:	4b12      	ldr	r3, [pc, #72]	; (9e4 <usart_async_read+0xd4>)
     99c:	4798      	blx	r3
     99e:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
     9a0:	a803      	add	r0, sp, #12
     9a2:	4b11      	ldr	r3, [pc, #68]	; (9e8 <usart_async_read+0xd8>)
     9a4:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
     9a6:	4643      	mov	r3, r8
	uint16_t                       was_read = 0;
     9a8:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
     9aa:	2b00      	cmp	r3, #0
     9ac:	d00d      	beq.n	9ca <usart_async_read+0xba>
{
     9ae:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
     9b0:	4b0e      	ldr	r3, [pc, #56]	; (9ec <usart_async_read+0xdc>)
     9b2:	4699      	mov	r9, r3
     9b4:	1c65      	adds	r5, r4, #1
     9b6:	b2ad      	uxth	r5, r5
     9b8:	1931      	adds	r1, r6, r4
     9ba:	9801      	ldr	r0, [sp, #4]
     9bc:	47c8      	blx	r9
     9be:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
     9c0:	4544      	cmp	r4, r8
     9c2:	d202      	bcs.n	9ca <usart_async_read+0xba>
     9c4:	b2a3      	uxth	r3, r4
     9c6:	429f      	cmp	r7, r3
     9c8:	d8f4      	bhi.n	9b4 <usart_async_read+0xa4>
}
     9ca:	0028      	movs	r0, r5
     9cc:	b005      	add	sp, #20
     9ce:	bc0c      	pop	{r2, r3}
     9d0:	4690      	mov	r8, r2
     9d2:	4699      	mov	r9, r3
     9d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9d6:	46c0      	nop			; (mov r8, r8)
     9d8:	00001fec 	.word	0x00001fec
     9dc:	00000b2d 	.word	0x00000b2d
     9e0:	000005ed 	.word	0x000005ed
     9e4:	00000c11 	.word	0x00000c11
     9e8:	000005fb 	.word	0x000005fb
     9ec:	00000b89 	.word	0x00000b89

000009f0 <usart_async_init>:
{
     9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     9f2:	0004      	movs	r4, r0
     9f4:	000d      	movs	r5, r1
     9f6:	0016      	movs	r6, r2
     9f8:	001f      	movs	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
     9fa:	2800      	cmp	r0, #0
     9fc:	d026      	beq.n	a4c <usart_async_init+0x5c>
     9fe:	2900      	cmp	r1, #0
     a00:	d026      	beq.n	a50 <usart_async_init+0x60>
     a02:	2a00      	cmp	r2, #0
     a04:	d026      	beq.n	a54 <usart_async_init+0x64>
     a06:	0018      	movs	r0, r3
     a08:	1e43      	subs	r3, r0, #1
     a0a:	4198      	sbcs	r0, r3
     a0c:	223a      	movs	r2, #58	; 0x3a
     a0e:	4914      	ldr	r1, [pc, #80]	; (a60 <usart_async_init+0x70>)
     a10:	4b14      	ldr	r3, [pc, #80]	; (a64 <usart_async_init+0x74>)
     a12:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
     a14:	0020      	movs	r0, r4
     a16:	3034      	adds	r0, #52	; 0x34
     a18:	003a      	movs	r2, r7
     a1a:	0031      	movs	r1, r6
     a1c:	4b12      	ldr	r3, [pc, #72]	; (a68 <usart_async_init+0x78>)
     a1e:	4798      	blx	r3
     a20:	2800      	cmp	r0, #0
     a22:	d119      	bne.n	a58 <usart_async_init+0x68>
	init_status = _usart_async_init(&descr->device, hw);
     a24:	0020      	movs	r0, r4
     a26:	3008      	adds	r0, #8
     a28:	0029      	movs	r1, r5
     a2a:	4b10      	ldr	r3, [pc, #64]	; (a6c <usart_async_init+0x7c>)
     a2c:	4798      	blx	r3
	if (init_status) {
     a2e:	2800      	cmp	r0, #0
     a30:	d10b      	bne.n	a4a <usart_async_init+0x5a>
	descr->io.read  = usart_async_read;
     a32:	4b0f      	ldr	r3, [pc, #60]	; (a70 <usart_async_init+0x80>)
     a34:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_async_write;
     a36:	4b0f      	ldr	r3, [pc, #60]	; (a74 <usart_async_init+0x84>)
     a38:	6023      	str	r3, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
     a3a:	4b0f      	ldr	r3, [pc, #60]	; (a78 <usart_async_init+0x88>)
     a3c:	60a3      	str	r3, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
     a3e:	4b0f      	ldr	r3, [pc, #60]	; (a7c <usart_async_init+0x8c>)
     a40:	60e3      	str	r3, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
     a42:	4b0f      	ldr	r3, [pc, #60]	; (a80 <usart_async_init+0x90>)
     a44:	6123      	str	r3, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
     a46:	4b0f      	ldr	r3, [pc, #60]	; (a84 <usart_async_init+0x94>)
     a48:	6163      	str	r3, [r4, #20]
}
     a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
     a4c:	2000      	movs	r0, #0
     a4e:	e7dd      	b.n	a0c <usart_async_init+0x1c>
     a50:	2000      	movs	r0, #0
     a52:	e7db      	b.n	a0c <usart_async_init+0x1c>
     a54:	2000      	movs	r0, #0
     a56:	e7d9      	b.n	a0c <usart_async_init+0x1c>
		return ERR_INVALID_ARG;
     a58:	200d      	movs	r0, #13
     a5a:	4240      	negs	r0, r0
     a5c:	e7f5      	b.n	a4a <usart_async_init+0x5a>
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	00001fec 	.word	0x00001fec
     a64:	00000b2d 	.word	0x00000b2d
     a68:	00000b35 	.word	0x00000b35
     a6c:	000010b9 	.word	0x000010b9
     a70:	00000911 	.word	0x00000911
     a74:	0000086d 	.word	0x0000086d
     a78:	000008d1 	.word	0x000008d1
     a7c:	00000851 	.word	0x00000851
     a80:	0000082d 	.word	0x0000082d
     a84:	0000083f 	.word	0x0000083f

00000a88 <usart_async_enable>:
{
     a88:	b510      	push	{r4, lr}
     a8a:	0004      	movs	r4, r0
	ASSERT(descr);
     a8c:	1e43      	subs	r3, r0, #1
     a8e:	4198      	sbcs	r0, r3
     a90:	b2c0      	uxtb	r0, r0
     a92:	2261      	movs	r2, #97	; 0x61
     a94:	4904      	ldr	r1, [pc, #16]	; (aa8 <usart_async_enable+0x20>)
     a96:	4b05      	ldr	r3, [pc, #20]	; (aac <usart_async_enable+0x24>)
     a98:	4798      	blx	r3
	_usart_async_enable(&descr->device);
     a9a:	0020      	movs	r0, r4
     a9c:	3008      	adds	r0, #8
     a9e:	4b04      	ldr	r3, [pc, #16]	; (ab0 <usart_async_enable+0x28>)
     aa0:	4798      	blx	r3
}
     aa2:	2000      	movs	r0, #0
     aa4:	bd10      	pop	{r4, pc}
     aa6:	46c0      	nop			; (mov r8, r8)
     aa8:	00001fec 	.word	0x00001fec
     aac:	00000b2d 	.word	0x00000b2d
     ab0:	00001135 	.word	0x00001135

00000ab4 <usart_async_register_callback>:
{
     ab4:	b570      	push	{r4, r5, r6, lr}
     ab6:	0005      	movs	r5, r0
     ab8:	000e      	movs	r6, r1
     aba:	0014      	movs	r4, r2
	ASSERT(descr);
     abc:	1e43      	subs	r3, r0, #1
     abe:	4198      	sbcs	r0, r3
     ac0:	b2c0      	uxtb	r0, r0
     ac2:	2283      	movs	r2, #131	; 0x83
     ac4:	4916      	ldr	r1, [pc, #88]	; (b20 <usart_async_register_callback+0x6c>)
     ac6:	4b17      	ldr	r3, [pc, #92]	; (b24 <usart_async_register_callback+0x70>)
     ac8:	4798      	blx	r3
	switch (type) {
     aca:	2e01      	cmp	r6, #1
     acc:	d011      	beq.n	af2 <usart_async_register_callback+0x3e>
     ace:	2e00      	cmp	r6, #0
     ad0:	d004      	beq.n	adc <usart_async_register_callback+0x28>
     ad2:	2e02      	cmp	r6, #2
     ad4:	d018      	beq.n	b08 <usart_async_register_callback+0x54>
		return ERR_INVALID_ARG;
     ad6:	200d      	movs	r0, #13
     ad8:	4240      	negs	r0, r0
     ada:	e009      	b.n	af0 <usart_async_register_callback+0x3c>
		descr->usart_cb.rx_done = cb;
     adc:	62ac      	str	r4, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
     ade:	1e62      	subs	r2, r4, #1
     ae0:	4194      	sbcs	r4, r2
     ae2:	b2e2      	uxtb	r2, r4
     ae4:	0028      	movs	r0, r5
     ae6:	3008      	adds	r0, #8
     ae8:	2101      	movs	r1, #1
     aea:	4b0f      	ldr	r3, [pc, #60]	; (b28 <usart_async_register_callback+0x74>)
     aec:	4798      	blx	r3
	return ERR_NONE;
     aee:	2000      	movs	r0, #0
}
     af0:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
     af2:	626c      	str	r4, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
     af4:	1e62      	subs	r2, r4, #1
     af6:	4194      	sbcs	r4, r2
     af8:	b2e2      	uxtb	r2, r4
     afa:	0028      	movs	r0, r5
     afc:	3008      	adds	r0, #8
     afe:	2102      	movs	r1, #2
     b00:	4b09      	ldr	r3, [pc, #36]	; (b28 <usart_async_register_callback+0x74>)
     b02:	4798      	blx	r3
	return ERR_NONE;
     b04:	2000      	movs	r0, #0
		break;
     b06:	e7f3      	b.n	af0 <usart_async_register_callback+0x3c>
		descr->usart_cb.error = cb;
     b08:	62ec      	str	r4, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
     b0a:	1e62      	subs	r2, r4, #1
     b0c:	4194      	sbcs	r4, r2
     b0e:	b2e2      	uxtb	r2, r4
     b10:	0028      	movs	r0, r5
     b12:	3008      	adds	r0, #8
     b14:	2103      	movs	r1, #3
     b16:	4b04      	ldr	r3, [pc, #16]	; (b28 <usart_async_register_callback+0x74>)
     b18:	4798      	blx	r3
	return ERR_NONE;
     b1a:	2000      	movs	r0, #0
		break;
     b1c:	e7e8      	b.n	af0 <usart_async_register_callback+0x3c>
     b1e:	46c0      	nop			; (mov r8, r8)
     b20:	00001fec 	.word	0x00001fec
     b24:	00000b2d 	.word	0x00000b2d
     b28:	00001161 	.word	0x00001161

00000b2c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     b2c:	2800      	cmp	r0, #0
     b2e:	d100      	bne.n	b32 <assert+0x6>
		__asm("BKPT #0");
     b30:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     b32:	4770      	bx	lr

00000b34 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
     b34:	b570      	push	{r4, r5, r6, lr}
     b36:	0004      	movs	r4, r0
     b38:	000e      	movs	r6, r1
     b3a:	0015      	movs	r5, r2
	ASSERT(rb && buf && size);
     b3c:	2800      	cmp	r0, #0
     b3e:	d00b      	beq.n	b58 <ringbuffer_init+0x24>
     b40:	2900      	cmp	r1, #0
     b42:	d018      	beq.n	b76 <ringbuffer_init+0x42>
     b44:	2001      	movs	r0, #1
     b46:	2a00      	cmp	r2, #0
     b48:	d107      	bne.n	b5a <ringbuffer_init+0x26>
     b4a:	2228      	movs	r2, #40	; 0x28
     b4c:	490c      	ldr	r1, [pc, #48]	; (b80 <ringbuffer_init+0x4c>)
     b4e:	2000      	movs	r0, #0
     b50:	4b0c      	ldr	r3, [pc, #48]	; (b84 <ringbuffer_init+0x50>)
     b52:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
     b54:	1e6b      	subs	r3, r5, #1
     b56:	e007      	b.n	b68 <ringbuffer_init+0x34>
	ASSERT(rb && buf && size);
     b58:	2000      	movs	r0, #0
     b5a:	2228      	movs	r2, #40	; 0x28
     b5c:	4908      	ldr	r1, [pc, #32]	; (b80 <ringbuffer_init+0x4c>)
     b5e:	4b09      	ldr	r3, [pc, #36]	; (b84 <ringbuffer_init+0x50>)
     b60:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
     b62:	1e6b      	subs	r3, r5, #1
     b64:	422b      	tst	r3, r5
     b66:	d108      	bne.n	b7a <ringbuffer_init+0x46>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
     b68:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
     b6a:	2300      	movs	r3, #0
     b6c:	60a3      	str	r3, [r4, #8]
	rb->write_index = rb->read_index;
     b6e:	60e3      	str	r3, [r4, #12]
	rb->buf         = (uint8_t *)buf;
     b70:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
     b72:	2000      	movs	r0, #0
}
     b74:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
     b76:	2000      	movs	r0, #0
     b78:	e7ef      	b.n	b5a <ringbuffer_init+0x26>
		return ERR_INVALID_ARG;
     b7a:	200d      	movs	r0, #13
     b7c:	4240      	negs	r0, r0
     b7e:	e7f9      	b.n	b74 <ringbuffer_init+0x40>
     b80:	0000200c 	.word	0x0000200c
     b84:	00000b2d 	.word	0x00000b2d

00000b88 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
     b88:	b570      	push	{r4, r5, r6, lr}
     b8a:	0004      	movs	r4, r0
     b8c:	000d      	movs	r5, r1
	ASSERT(rb && data);
     b8e:	2800      	cmp	r0, #0
     b90:	d015      	beq.n	bbe <ringbuffer_get+0x36>
     b92:	0008      	movs	r0, r1
     b94:	1e43      	subs	r3, r0, #1
     b96:	4198      	sbcs	r0, r3
     b98:	b2c0      	uxtb	r0, r0
     b9a:	2240      	movs	r2, #64	; 0x40
     b9c:	490a      	ldr	r1, [pc, #40]	; (bc8 <ringbuffer_get+0x40>)
     b9e:	4b0b      	ldr	r3, [pc, #44]	; (bcc <ringbuffer_get+0x44>)
     ba0:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
     ba2:	68a3      	ldr	r3, [r4, #8]
     ba4:	68e2      	ldr	r2, [r4, #12]
     ba6:	429a      	cmp	r2, r3
     ba8:	d00b      	beq.n	bc2 <ringbuffer_get+0x3a>
		*data = rb->buf[rb->read_index & rb->size];
     baa:	6862      	ldr	r2, [r4, #4]
     bac:	4013      	ands	r3, r2
     bae:	6822      	ldr	r2, [r4, #0]
     bb0:	5cd3      	ldrb	r3, [r2, r3]
     bb2:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
     bb4:	68a3      	ldr	r3, [r4, #8]
     bb6:	3301      	adds	r3, #1
     bb8:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
     bba:	2000      	movs	r0, #0
	}

	return ERR_NOT_FOUND;
}
     bbc:	bd70      	pop	{r4, r5, r6, pc}
     bbe:	2000      	movs	r0, #0
     bc0:	e7eb      	b.n	b9a <ringbuffer_get+0x12>
	return ERR_NOT_FOUND;
     bc2:	200a      	movs	r0, #10
     bc4:	4240      	negs	r0, r0
     bc6:	e7f9      	b.n	bbc <ringbuffer_get+0x34>
     bc8:	0000200c 	.word	0x0000200c
     bcc:	00000b2d 	.word	0x00000b2d

00000bd0 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
     bd0:	b570      	push	{r4, r5, r6, lr}
     bd2:	0004      	movs	r4, r0
     bd4:	000d      	movs	r5, r1
	ASSERT(rb);
     bd6:	1e43      	subs	r3, r0, #1
     bd8:	4198      	sbcs	r0, r3
     bda:	b2c0      	uxtb	r0, r0
     bdc:	2251      	movs	r2, #81	; 0x51
     bde:	490a      	ldr	r1, [pc, #40]	; (c08 <ringbuffer_put+0x38>)
     be0:	4b0a      	ldr	r3, [pc, #40]	; (c0c <ringbuffer_put+0x3c>)
     be2:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
     be4:	6863      	ldr	r3, [r4, #4]
     be6:	68e2      	ldr	r2, [r4, #12]
     be8:	4013      	ands	r3, r2
     bea:	6822      	ldr	r2, [r4, #0]
     bec:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
     bee:	68e3      	ldr	r3, [r4, #12]
     bf0:	6861      	ldr	r1, [r4, #4]
     bf2:	68a2      	ldr	r2, [r4, #8]
     bf4:	1a9a      	subs	r2, r3, r2
     bf6:	428a      	cmp	r2, r1
     bf8:	d901      	bls.n	bfe <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
     bfa:	1a59      	subs	r1, r3, r1
     bfc:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
     bfe:	3301      	adds	r3, #1
     c00:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
     c02:	2000      	movs	r0, #0
     c04:	bd70      	pop	{r4, r5, r6, pc}
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	0000200c 	.word	0x0000200c
     c0c:	00000b2d 	.word	0x00000b2d

00000c10 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
     c10:	b510      	push	{r4, lr}
     c12:	0004      	movs	r4, r0
	ASSERT(rb);
     c14:	1e43      	subs	r3, r0, #1
     c16:	4198      	sbcs	r0, r3
     c18:	b2c0      	uxtb	r0, r0
     c1a:	2267      	movs	r2, #103	; 0x67
     c1c:	4903      	ldr	r1, [pc, #12]	; (c2c <ringbuffer_num+0x1c>)
     c1e:	4b04      	ldr	r3, [pc, #16]	; (c30 <ringbuffer_num+0x20>)
     c20:	4798      	blx	r3

	return rb->write_index - rb->read_index;
     c22:	68e0      	ldr	r0, [r4, #12]
     c24:	68a3      	ldr	r3, [r4, #8]
     c26:	1ac0      	subs	r0, r0, r3
}
     c28:	bd10      	pop	{r4, pc}
     c2a:	46c0      	nop			; (mov r8, r8)
     c2c:	0000200c 	.word	0x0000200c
     c30:	00000b2d 	.word	0x00000b2d

00000c34 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
     c34:	b510      	push	{r4, lr}
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
     c36:	8c03      	ldrh	r3, [r0, #32]

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
     c38:	07db      	lsls	r3, r3, #31
     c3a:	d418      	bmi.n	c6e <_adc_init+0x3a>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     c3c:	2203      	movs	r2, #3
     c3e:	8c03      	ldrh	r3, [r0, #32]
     c40:	4213      	tst	r3, r2
     c42:	d1fc      	bne.n	c3e <_adc_init+0xa>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
     c44:	7803      	ldrb	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
     c46:	079b      	lsls	r3, r3, #30
     c48:	d50b      	bpl.n	c62 <_adc_init+0x2e>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     c4a:	7803      	ldrb	r3, [r0, #0]
     c4c:	2202      	movs	r2, #2
     c4e:	4393      	bics	r3, r2
     c50:	7003      	strb	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     c52:	3201      	adds	r2, #1
     c54:	8c03      	ldrh	r3, [r0, #32]
     c56:	4213      	tst	r3, r2
     c58:	d1fc      	bne.n	c54 <_adc_init+0x20>
     c5a:	2202      	movs	r2, #2
     c5c:	8c03      	ldrh	r3, [r0, #32]
     c5e:	4213      	tst	r3, r2
     c60:	d1fc      	bne.n	c5c <_adc_init+0x28>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
     c62:	2301      	movs	r3, #1
     c64:	7003      	strb	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     c66:	2203      	movs	r2, #3
     c68:	8c03      	ldrh	r3, [r0, #32]
     c6a:	4213      	tst	r3, r2
     c6c:	d1fc      	bne.n	c68 <_adc_init+0x34>
     c6e:	2201      	movs	r2, #1
     c70:	8c03      	ldrh	r3, [r0, #32]
     c72:	4213      	tst	r3, r2
     c74:	d1fc      	bne.n	c70 <_adc_init+0x3c>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
     c76:	00ca      	lsls	r2, r1, #3
     c78:	1a52      	subs	r2, r2, r1
     c7a:	0092      	lsls	r2, r2, #2
     c7c:	4b36      	ldr	r3, [pc, #216]	; (d58 <_adc_init+0x124>)
     c7e:	189b      	adds	r3, r3, r2
     c80:	789a      	ldrb	r2, [r3, #2]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
     c82:	7042      	strb	r2, [r0, #1]
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
     c84:	78da      	ldrb	r2, [r3, #3]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
     c86:	7082      	strb	r2, [r0, #2]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
     c88:	791a      	ldrb	r2, [r3, #4]
}

static inline void hri_adc_write_EVCTRL_reg(const void *const hw, hri_adc_evctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->EVCTRL.reg = data;
     c8a:	70c2      	strb	r2, [r0, #3]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
     c8c:	88db      	ldrh	r3, [r3, #6]
}

static inline void hri_adc_write_INPUTCTRL_reg(const void *const hw, hri_adc_inputctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->INPUTCTRL.reg = data;
     c8e:	8103      	strh	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     c90:	8c03      	ldrh	r3, [r0, #32]
     c92:	055b      	lsls	r3, r3, #21
     c94:	d1fc      	bne.n	c90 <_adc_init+0x5c>
	hri_adc_write_CTRLC_reg(hw, _adcs[i].ctrl_c);
     c96:	00cb      	lsls	r3, r1, #3
     c98:	1a5b      	subs	r3, r3, r1
     c9a:	009b      	lsls	r3, r3, #2
     c9c:	4a2e      	ldr	r2, [pc, #184]	; (d58 <_adc_init+0x124>)
     c9e:	18d3      	adds	r3, r2, r3
     ca0:	891b      	ldrh	r3, [r3, #8]
}

static inline void hri_adc_write_CTRLC_reg(const void *const hw, hri_adc_ctrlc_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLC.reg = data;
     ca2:	8143      	strh	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     ca4:	8c03      	ldrh	r3, [r0, #32]
     ca6:	055b      	lsls	r3, r3, #21
     ca8:	d1fc      	bne.n	ca4 <_adc_init+0x70>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
     caa:	00cb      	lsls	r3, r1, #3
     cac:	1a5b      	subs	r3, r3, r1
     cae:	009b      	lsls	r3, r3, #2
     cb0:	4a29      	ldr	r2, [pc, #164]	; (d58 <_adc_init+0x124>)
     cb2:	18d3      	adds	r3, r2, r3
     cb4:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
     cb6:	7303      	strb	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     cb8:	8c03      	ldrh	r3, [r0, #32]
     cba:	055b      	lsls	r3, r3, #21
     cbc:	d1fc      	bne.n	cb8 <_adc_init+0x84>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
     cbe:	00cb      	lsls	r3, r1, #3
     cc0:	1a5b      	subs	r3, r3, r1
     cc2:	009b      	lsls	r3, r3, #2
     cc4:	4a24      	ldr	r2, [pc, #144]	; (d58 <_adc_init+0x124>)
     cc6:	18d3      	adds	r3, r2, r3
     cc8:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
     cca:	7343      	strb	r3, [r0, #13]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     ccc:	8c03      	ldrh	r3, [r0, #32]
     cce:	055b      	lsls	r3, r3, #21
     cd0:	d1fc      	bne.n	ccc <_adc_init+0x98>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
     cd2:	00cb      	lsls	r3, r1, #3
     cd4:	1a5b      	subs	r3, r3, r1
     cd6:	009b      	lsls	r3, r3, #2
     cd8:	4a1f      	ldr	r2, [pc, #124]	; (d58 <_adc_init+0x124>)
     cda:	18d3      	adds	r3, r2, r3
     cdc:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
     cde:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     ce0:	2240      	movs	r2, #64	; 0x40
     ce2:	8c03      	ldrh	r3, [r0, #32]
     ce4:	4213      	tst	r3, r2
     ce6:	d1fc      	bne.n	ce2 <_adc_init+0xae>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
     ce8:	00cb      	lsls	r3, r1, #3
     cea:	1a5b      	subs	r3, r3, r1
     cec:	009b      	lsls	r3, r3, #2
     cee:	4a1a      	ldr	r2, [pc, #104]	; (d58 <_adc_init+0x124>)
     cf0:	18d3      	adds	r3, r2, r3
     cf2:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
     cf4:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     cf6:	2280      	movs	r2, #128	; 0x80
     cf8:	8c03      	ldrh	r3, [r0, #32]
     cfa:	4213      	tst	r3, r2
     cfc:	d1fc      	bne.n	cf8 <_adc_init+0xc4>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
     cfe:	00cb      	lsls	r3, r1, #3
     d00:	1a5b      	subs	r3, r3, r1
     d02:	009b      	lsls	r3, r3, #2
     d04:	4a14      	ldr	r2, [pc, #80]	; (d58 <_adc_init+0x124>)
     d06:	18d3      	adds	r3, r2, r3
     d08:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
     d0a:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d0c:	2280      	movs	r2, #128	; 0x80
     d0e:	0052      	lsls	r2, r2, #1
     d10:	8c03      	ldrh	r3, [r0, #32]
     d12:	4213      	tst	r3, r2
     d14:	d1fc      	bne.n	d10 <_adc_init+0xdc>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
     d16:	00cb      	lsls	r3, r1, #3
     d18:	1a5b      	subs	r3, r3, r1
     d1a:	009b      	lsls	r3, r3, #2
     d1c:	4a0e      	ldr	r2, [pc, #56]	; (d58 <_adc_init+0x124>)
     d1e:	18d3      	adds	r3, r2, r3
     d20:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
     d22:	8283      	strh	r3, [r0, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d24:	2280      	movs	r2, #128	; 0x80
     d26:	0092      	lsls	r2, r2, #2
     d28:	8c03      	ldrh	r3, [r0, #32]
     d2a:	4213      	tst	r3, r2
     d2c:	d1fc      	bne.n	d28 <_adc_init+0xf4>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
     d2e:	4c0a      	ldr	r4, [pc, #40]	; (d58 <_adc_init+0x124>)
     d30:	00cb      	lsls	r3, r1, #3
     d32:	1a5a      	subs	r2, r3, r1
     d34:	0092      	lsls	r2, r2, #2
     d36:	18a2      	adds	r2, r4, r2
     d38:	7d12      	ldrb	r2, [r2, #20]
}

static inline void hri_adc_write_DBGCTRL_reg(const void *const hw, hri_adc_dbgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->DBGCTRL.reg = data;
     d3a:	7702      	strb	r2, [r0, #28]
}

static inline void hri_adc_write_SEQCTRL_reg(const void *const hw, hri_adc_seqctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SEQCTRL.reg = data;
     d3c:	2200      	movs	r2, #0
     d3e:	6282      	str	r2, [r0, #40]	; 0x28
	hri_adc_write_SEQCTRL_reg(hw, _adcs[i].seq_ctrl);
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
     d40:	1a59      	subs	r1, r3, r1
     d42:	0089      	lsls	r1, r1, #2
     d44:	1861      	adds	r1, r4, r1
     d46:	784b      	ldrb	r3, [r1, #1]
	((Adc *)hw)->CTRLA.reg = data;
     d48:	7003      	strb	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d4a:	3203      	adds	r2, #3
     d4c:	8c03      	ldrh	r3, [r0, #32]
     d4e:	4213      	tst	r3, r2
     d50:	d1fc      	bne.n	d4c <_adc_init+0x118>

	return ERR_NONE;
}
     d52:	2000      	movs	r0, #0
     d54:	bd10      	pop	{r4, pc}
     d56:	46c0      	nop			; (mov r8, r8)
     d58:	00002030 	.word	0x00002030

00000d5c <_adc_get_regs>:
{
     d5c:	b510      	push	{r4, lr}
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
     d5e:	4b07      	ldr	r3, [pc, #28]	; (d7c <_adc_get_regs+0x20>)
     d60:	469c      	mov	ip, r3
     d62:	4460      	add	r0, ip
     d64:	0a80      	lsrs	r0, r0, #10
		if (_adcs[i].number == n) {
     d66:	b2c0      	uxtb	r0, r0
     d68:	2800      	cmp	r0, #0
     d6a:	d004      	beq.n	d76 <_adc_get_regs+0x1a>
	ASSERT(false);
     d6c:	228d      	movs	r2, #141	; 0x8d
     d6e:	4904      	ldr	r1, [pc, #16]	; (d80 <_adc_get_regs+0x24>)
     d70:	2000      	movs	r0, #0
     d72:	4b04      	ldr	r3, [pc, #16]	; (d84 <_adc_get_regs+0x28>)
     d74:	4798      	blx	r3
}
     d76:	2000      	movs	r0, #0
     d78:	bd10      	pop	{r4, pc}
     d7a:	46c0      	nop			; (mov r8, r8)
     d7c:	bdffbc00 	.word	0xbdffbc00
     d80:	0000204c 	.word	0x0000204c
     d84:	00000b2d 	.word	0x00000b2d

00000d88 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
     d88:	b570      	push	{r4, r5, r6, lr}
     d8a:	0005      	movs	r5, r0
     d8c:	000c      	movs	r4, r1
	ASSERT(device);
     d8e:	1e43      	subs	r3, r0, #1
     d90:	4198      	sbcs	r0, r3
     d92:	b2c0      	uxtb	r0, r0
     d94:	22d4      	movs	r2, #212	; 0xd4
     d96:	4906      	ldr	r1, [pc, #24]	; (db0 <_adc_sync_init+0x28>)
     d98:	4b06      	ldr	r3, [pc, #24]	; (db4 <_adc_sync_init+0x2c>)
     d9a:	4798      	blx	r3

	device->hw = hw;
     d9c:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
     d9e:	0020      	movs	r0, r4
     da0:	4b05      	ldr	r3, [pc, #20]	; (db8 <_adc_sync_init+0x30>)
     da2:	4798      	blx	r3
     da4:	0001      	movs	r1, r0
     da6:	0020      	movs	r0, r4
     da8:	4b04      	ldr	r3, [pc, #16]	; (dbc <_adc_sync_init+0x34>)
     daa:	4798      	blx	r3
}
     dac:	bd70      	pop	{r4, r5, r6, pc}
     dae:	46c0      	nop			; (mov r8, r8)
     db0:	0000204c 	.word	0x0000204c
     db4:	00000b2d 	.word	0x00000b2d
     db8:	00000d5d 	.word	0x00000d5d
     dbc:	00000c35 	.word	0x00000c35

00000dc0 <_adc_get_adc_sync>:
 * \brief Retrieve ADC sync helper functions
 */
void *_adc_get_adc_sync(void)
{
	return (void *)NULL;
}
     dc0:	2000      	movs	r0, #0
     dc2:	4770      	bx	lr

00000dc4 <_can_async_init>:

/**
 * \brief Initialize CAN.
 */
int32_t _can_async_init(struct _can_async_device *const dev, void *const hw)
{
     dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
	dev->hw = hw;
     dc6:	6001      	str	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_INIT_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_INIT;
     dc8:	698b      	ldr	r3, [r1, #24]
     dca:	2201      	movs	r2, #1
     dcc:	4313      	orrs	r3, r2
     dce:	618b      	str	r3, [r1, #24]
	hri_can_set_CCCR_INIT_bit(dev->hw);
	while (hri_can_get_CCCR_INIT_bit(dev->hw) == 0)
     dd0:	6802      	ldr	r2, [r0, #0]

static inline bool hri_can_get_CCCR_INIT_bit(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Can *)hw)->CCCR.reg;
	tmp = (tmp & CAN_CCCR_INIT) >> CAN_CCCR_INIT_Pos;
     dd2:	2401      	movs	r4, #1
	tmp = ((Can *)hw)->CCCR.reg;
     dd4:	6993      	ldr	r3, [r2, #24]
     dd6:	421c      	tst	r4, r3
     dd8:	d0fc      	beq.n	dd4 <_can_async_init+0x10>
}

static inline void hri_can_set_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_CCE;
     dda:	6993      	ldr	r3, [r2, #24]
     ddc:	2402      	movs	r4, #2
     dde:	4323      	orrs	r3, r4
     de0:	6193      	str	r3, [r2, #24]
		;
	hri_can_set_CCCR_CCE_bit(dev->hw);

#ifdef CONF_CAN0_ENABLED
	if (hw == CAN0) {
     de2:	4b34      	ldr	r3, [pc, #208]	; (eb4 <_can_async_init+0xf0>)
     de4:	4299      	cmp	r1, r3
     de6:	d010      	beq.n	e0a <_can_async_init+0x46>
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

	/* Disable CCE to prevent Configuration Change */
	hri_can_clear_CCCR_CCE_bit(dev->hw);
     de8:	6802      	ldr	r2, [r0, #0]
}

static inline void hri_can_clear_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_CCE;
     dea:	6993      	ldr	r3, [r2, #24]
     dec:	2102      	movs	r1, #2
     dee:	438b      	bics	r3, r1
     df0:	6193      	str	r3, [r2, #24]
	hri_can_clear_CCCR_INIT_bit(dev->hw);
     df2:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_INIT;
     df4:	6993      	ldr	r3, [r2, #24]
     df6:	3901      	subs	r1, #1
     df8:	438b      	bics	r3, r1
     dfa:	6193      	str	r3, [r2, #24]
	while (hri_can_get_CCCR_INIT_bit(dev->hw)) {
     dfc:	6801      	ldr	r1, [r0, #0]
	tmp = (tmp & CAN_CCCR_INIT) >> CAN_CCCR_INIT_Pos;
     dfe:	2201      	movs	r2, #1
	tmp = ((Can *)hw)->CCCR.reg;
     e00:	698b      	ldr	r3, [r1, #24]
     e02:	421a      	tst	r2, r3
     e04:	d1fc      	bne.n	e00 <_can_async_init+0x3c>
	};

	return ERR_NONE;
}
     e06:	2000      	movs	r0, #0
     e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_can0_dev    = dev;
     e0a:	4b2b      	ldr	r3, [pc, #172]	; (eb8 <_can_async_init+0xf4>)
     e0c:	001a      	movs	r2, r3
     e0e:	c201      	stmia	r2!, {r0}
		dev->context = (void *)&_can0_context;
     e10:	492a      	ldr	r1, [pc, #168]	; (ebc <_can_async_init+0xf8>)
     e12:	6181      	str	r1, [r0, #24]
		hri_can_set_CCCR_reg(dev->hw, CONF_CAN0_CCCR_REG);
     e14:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_reg(const void *const hw, hri_can_cccr_reg_t mask)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= mask;
     e16:	698c      	ldr	r4, [r1, #24]
     e18:	618c      	str	r4, [r1, #24]
		hri_can_write_MRCFG_reg(dev->hw, CONF_CAN0_MRCFG_REG);
     e1a:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->MRCFG.reg = data;
     e1c:	2400      	movs	r4, #0
     e1e:	608c      	str	r4, [r1, #8]
		hri_can_write_NBTP_reg(dev->hw, CONF_CAN0_BTP_REG);
     e20:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_NBTP_reg(const void *const hw, hri_can_nbtp_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->NBTP.reg = data;
     e22:	4d27      	ldr	r5, [pc, #156]	; (ec0 <_can_async_init+0xfc>)
     e24:	61cd      	str	r5, [r1, #28]
		hri_can_write_DBTP_reg(dev->hw, CONF_CAN0_DBTP_REG);
     e26:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->DBTP.reg = data;
     e28:	4d26      	ldr	r5, [pc, #152]	; (ec4 <_can_async_init+0x100>)
     e2a:	60cd      	str	r5, [r1, #12]
		hri_can_write_RXF0C_reg(dev->hw, CONF_CAN0_RXF0C_REG | CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo));
     e2c:	4d26      	ldr	r5, [pc, #152]	; (ec8 <_can_async_init+0x104>)
     e2e:	042d      	lsls	r5, r5, #16
     e30:	0c2d      	lsrs	r5, r5, #16
     e32:	2180      	movs	r1, #128	; 0x80
     e34:	0289      	lsls	r1, r1, #10
     e36:	430d      	orrs	r5, r1
}

static inline void hri_can_write_RXF0C_reg(const void *const hw, hri_can_rxf0c_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXF0C.reg = data;
     e38:	26a0      	movs	r6, #160	; 0xa0
     e3a:	6807      	ldr	r7, [r0, #0]
     e3c:	51bd      	str	r5, [r7, r6]
}

static inline void hri_can_write_RXESC_reg(const void *const hw, hri_can_rxesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXESC.reg = data;
     e3e:	25bc      	movs	r5, #188	; 0xbc
     e40:	6806      	ldr	r6, [r0, #0]
     e42:	5174      	str	r4, [r6, r5]
}

static inline void hri_can_write_TXESC_reg(const void *const hw, hri_can_txesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXESC.reg = data;
     e44:	350c      	adds	r5, #12
     e46:	6806      	ldr	r6, [r0, #0]
     e48:	5174      	str	r4, [r6, r5]
		hri_can_write_TXBC_reg(dev->hw, CONF_CAN0_TXBC_REG | CAN_TXBC_TBSA((uint32_t)can0_tx_fifo));
     e4a:	4d20      	ldr	r5, [pc, #128]	; (ecc <_can_async_init+0x108>)
     e4c:	042d      	lsls	r5, r5, #16
     e4e:	0c2d      	lsrs	r5, r5, #16
     e50:	2680      	movs	r6, #128	; 0x80
     e52:	04b6      	lsls	r6, r6, #18
     e54:	4335      	orrs	r5, r6
	((Can *)hw)->TXBC.reg = data;
     e56:	26c0      	movs	r6, #192	; 0xc0
     e58:	6807      	ldr	r7, [r0, #0]
     e5a:	51bd      	str	r5, [r7, r6]
		hri_can_write_TXEFC_reg(dev->hw, CONF_CAN0_TXEFC_REG | CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo));
     e5c:	0412      	lsls	r2, r2, #16
     e5e:	0c12      	lsrs	r2, r2, #16
     e60:	430a      	orrs	r2, r1
}

static inline void hri_can_write_TXEFC_reg(const void *const hw, hri_can_txefc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXEFC.reg = data;
     e62:	25f0      	movs	r5, #240	; 0xf0
     e64:	6806      	ldr	r6, [r0, #0]
     e66:	5172      	str	r2, [r6, r5]
	((Can *)hw)->GFC.reg = data;
     e68:	3d70      	subs	r5, #112	; 0x70
     e6a:	2228      	movs	r2, #40	; 0x28
     e6c:	6806      	ldr	r6, [r0, #0]
     e6e:	5172      	str	r2, [r6, r5]
		hri_can_write_SIDFC_reg(dev->hw, CONF_CAN0_SIDFC_REG | CAN_SIDFC_FLSSA((uint32_t)can0_rx_std_filter));
     e70:	001a      	movs	r2, r3
     e72:	3214      	adds	r2, #20
     e74:	0412      	lsls	r2, r2, #16
     e76:	0c12      	lsrs	r2, r2, #16
     e78:	430a      	orrs	r2, r1
	((Can *)hw)->SIDFC.reg = data;
     e7a:	2684      	movs	r6, #132	; 0x84
     e7c:	6807      	ldr	r7, [r0, #0]
     e7e:	51ba      	str	r2, [r7, r6]
		hri_can_write_XIDFC_reg(dev->hw, CONF_CAN0_XIDFC_REG | CAN_XIDFC_FLESA((uint32_t)can0_rx_ext_filter));
     e80:	331c      	adds	r3, #28
     e82:	041b      	lsls	r3, r3, #16
     e84:	0c1b      	lsrs	r3, r3, #16
     e86:	430b      	orrs	r3, r1
	((Can *)hw)->XIDFC.reg = data;
     e88:	2288      	movs	r2, #136	; 0x88
     e8a:	6801      	ldr	r1, [r0, #0]
     e8c:	508b      	str	r3, [r1, r2]
	((Can *)hw)->XIDAM.reg = data;
     e8e:	2390      	movs	r3, #144	; 0x90
     e90:	6802      	ldr	r2, [r0, #0]
     e92:	50d4      	str	r4, [r2, r3]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     e94:	4b0e      	ldr	r3, [pc, #56]	; (ed0 <_can_async_init+0x10c>)
     e96:	2280      	movs	r2, #128	; 0x80
     e98:	0212      	lsls	r2, r2, #8
     e9a:	515a      	str	r2, [r3, r5]
  __ASM volatile ("dsb 0xF":::"memory");
     e9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     ea0:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     ea4:	21c0      	movs	r1, #192	; 0xc0
     ea6:	0049      	lsls	r1, r1, #1
     ea8:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     eaa:	601a      	str	r2, [r3, #0]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
     eac:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->ILE.reg = data;
     eae:	2201      	movs	r2, #1
     eb0:	65da      	str	r2, [r3, #92]	; 0x5c
     eb2:	e799      	b.n	de8 <_can_async_init+0x24>
     eb4:	42001c00 	.word	0x42001c00
     eb8:	20000118 	.word	0x20000118
     ebc:	20000000 	.word	0x20000000
     ec0:	06020a07 	.word	0x06020a07
     ec4:	00000a33 	.word	0x00000a33
     ec8:	200002b0 	.word	0x200002b0
     ecc:	200002d0 	.word	0x200002d0
     ed0:	e000e100 	.word	0xe000e100

00000ed4 <CAN0_Handler>:

/*
 * \brief CAN interrupt handler
 */
void CAN0_Handler(void)
{
     ed4:	b570      	push	{r4, r5, r6, lr}
	struct _can_async_device *dev = _can0_dev;
     ed6:	4b19      	ldr	r3, [pc, #100]	; (f3c <CAN0_Handler+0x68>)
     ed8:	681d      	ldr	r5, [r3, #0]
	uint32_t                  ir;
	ir = hri_can_read_IR_reg(dev->hw);
     eda:	682b      	ldr	r3, [r5, #0]
	return ((Can *)hw)->IR.reg;
     edc:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & CAN_IR_RF0N) {
     ede:	07e3      	lsls	r3, r4, #31
     ee0:	d414      	bmi.n	f0c <CAN0_Handler+0x38>
		dev->cb.rx_done(dev);
	}

	if (ir & CAN_IR_TC) {
     ee2:	05a3      	lsls	r3, r4, #22
     ee4:	d416      	bmi.n	f14 <CAN0_Handler+0x40>
		dev->cb.tx_done(dev);
	}

	if (ir & CAN_IR_BO) {
     ee6:	01a3      	lsls	r3, r4, #6
     ee8:	d418      	bmi.n	f1c <CAN0_Handler+0x48>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & CAN_IR_EW) {
     eea:	01e3      	lsls	r3, r4, #7
     eec:	d41b      	bmi.n	f26 <CAN0_Handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & CAN_IR_EP) {
     eee:	0223      	lsls	r3, r4, #8
     ef0:	d507      	bpl.n	f02 <CAN0_Handler+0x2e>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
     ef2:	682b      	ldr	r3, [r5, #0]
	return (((Can *)hw)->PSR.reg & CAN_PSR_EP) >> CAN_PSR_EP_Pos;
     ef4:	6c59      	ldr	r1, [r3, #68]	; 0x44
     ef6:	0689      	lsls	r1, r1, #26
     ef8:	0fc9      	lsrs	r1, r1, #31
     efa:	3101      	adds	r1, #1
     efc:	0028      	movs	r0, r5
     efe:	68eb      	ldr	r3, [r5, #12]
     f00:	4798      	blx	r3
	}

	if (ir & CAN_IR_RF0L) {
     f02:	0723      	lsls	r3, r4, #28
     f04:	d414      	bmi.n	f30 <CAN0_Handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_can_write_IR_reg(dev->hw, ir);
     f06:	682b      	ldr	r3, [r5, #0]
	((Can *)hw)->IR.reg = data;
     f08:	651c      	str	r4, [r3, #80]	; 0x50
}
     f0a:	bd70      	pop	{r4, r5, r6, pc}
		dev->cb.rx_done(dev);
     f0c:	0028      	movs	r0, r5
     f0e:	68ab      	ldr	r3, [r5, #8]
     f10:	4798      	blx	r3
     f12:	e7e6      	b.n	ee2 <CAN0_Handler+0xe>
		dev->cb.tx_done(dev);
     f14:	0028      	movs	r0, r5
     f16:	686b      	ldr	r3, [r5, #4]
     f18:	4798      	blx	r3
     f1a:	e7e4      	b.n	ee6 <CAN0_Handler+0x12>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
     f1c:	2103      	movs	r1, #3
     f1e:	0028      	movs	r0, r5
     f20:	68eb      	ldr	r3, [r5, #12]
     f22:	4798      	blx	r3
     f24:	e7e1      	b.n	eea <CAN0_Handler+0x16>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
     f26:	2100      	movs	r1, #0
     f28:	0028      	movs	r0, r5
     f2a:	68eb      	ldr	r3, [r5, #12]
     f2c:	4798      	blx	r3
     f2e:	e7de      	b.n	eee <CAN0_Handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
     f30:	2104      	movs	r1, #4
     f32:	0028      	movs	r0, r5
     f34:	68eb      	ldr	r3, [r5, #12]
     f36:	4798      	blx	r3
     f38:	e7e5      	b.n	f06 <CAN0_Handler+0x32>
     f3a:	46c0      	nop			; (mov r8, r8)
     f3c:	20000118 	.word	0x20000118

00000f40 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     f40:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     f42:	4b08      	ldr	r3, [pc, #32]	; (f64 <_init_chip+0x24>)
     f44:	685a      	ldr	r2, [r3, #4]
     f46:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
     f48:	4b07      	ldr	r3, [pc, #28]	; (f68 <_init_chip+0x28>)
     f4a:	4798      	blx	r3
	_oscctrl_init_sources();
     f4c:	4b07      	ldr	r3, [pc, #28]	; (f6c <_init_chip+0x2c>)
     f4e:	4798      	blx	r3
	_mclk_init();
     f50:	4b07      	ldr	r3, [pc, #28]	; (f70 <_init_chip+0x30>)
     f52:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
     f54:	4b07      	ldr	r3, [pc, #28]	; (f74 <_init_chip+0x34>)
     f56:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     f58:	20ff      	movs	r0, #255	; 0xff
     f5a:	4b07      	ldr	r3, [pc, #28]	; (f78 <_init_chip+0x38>)
     f5c:	4798      	blx	r3

	_div_init();
     f5e:	4b07      	ldr	r3, [pc, #28]	; (f7c <_init_chip+0x3c>)
     f60:	4798      	blx	r3
#endif

#if (CONF_PORT_EVCTRL_PORT_0 | CONF_PORT_EVCTRL_PORT_1 | CONF_PORT_EVCTRL_PORT_2 | CONF_PORT_EVCTRL_PORT_3)
	_port_event_init();
#endif
}
     f62:	bd10      	pop	{r4, pc}
     f64:	41004000 	.word	0x41004000
     f68:	00000fc1 	.word	0x00000fc1
     f6c:	00000fd9 	.word	0x00000fd9
     f70:	00000fb5 	.word	0x00000fb5
     f74:	00001019 	.word	0x00001019
     f78:	00000f91 	.word	0x00000f91
     f7c:	00000f81 	.word	0x00000f81

00000f80 <_div_init>:

static inline void hri_divas_write_CTRLA_DLZ_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	DIVAS_CRITICAL_SECTION_ENTER();
	tmp = ((Divas *)hw)->CTRLA.reg;
     f80:	2290      	movs	r2, #144	; 0x90
     f82:	05d2      	lsls	r2, r2, #23
     f84:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~DIVAS_CTRLA_DLZ;
     f86:	2102      	movs	r1, #2
     f88:	438b      	bics	r3, r1
	tmp |= value << DIVAS_CTRLA_DLZ_Pos;
	((Divas *)hw)->CTRLA.reg = tmp;
     f8a:	7013      	strb	r3, [r2, #0]
 * \brief Initialize hardware for division operation
 */
void _div_init(void)
{
	hri_divas_write_CTRLA_DLZ_bit(DIVAS, CONF_DIVAS_DLZ);
}
     f8c:	4770      	bx	lr
	...

00000f90 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
     f90:	07c3      	lsls	r3, r0, #31
     f92:	d507      	bpl.n	fa4 <_gclk_init_generators_by_fref+0x14>
	((Gclk *)hw)->GENCTRL[index].reg = data;
     f94:	4a04      	ldr	r2, [pc, #16]	; (fa8 <_gclk_init_generators_by_fref+0x18>)
     f96:	4b05      	ldr	r3, [pc, #20]	; (fac <_gclk_init_generators_by_fref+0x1c>)
     f98:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
     f9a:	0019      	movs	r1, r3
     f9c:	4a04      	ldr	r2, [pc, #16]	; (fb0 <_gclk_init_generators_by_fref+0x20>)
     f9e:	684b      	ldr	r3, [r1, #4]
     fa0:	4213      	tst	r3, r2
     fa2:	d1fc      	bne.n	f9e <_gclk_init_generators_by_fref+0xe>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
}
     fa4:	4770      	bx	lr
     fa6:	46c0      	nop			; (mov r8, r8)
     fa8:	00010106 	.word	0x00010106
     fac:	40001c00 	.word	0x40001c00
     fb0:	000007fd 	.word	0x000007fd

00000fb4 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
     fb4:	2201      	movs	r2, #1
     fb6:	4b01      	ldr	r3, [pc, #4]	; (fbc <_mclk_init+0x8>)
     fb8:	711a      	strb	r2, [r3, #4]
 */
void _mclk_init(void)
{
	void *hw = (void *)MCLK;
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_CPUDIV(CONF_MCLK_CPUDIV));
}
     fba:	4770      	bx	lr
     fbc:	40000800 	.word	0x40000800

00000fc0 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
     fc0:	4b04      	ldr	r3, [pc, #16]	; (fd4 <_osc32kctrl_init_sources+0x14>)
     fc2:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSC32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSC32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
     fc4:	21f8      	movs	r1, #248	; 0xf8
     fc6:	0149      	lsls	r1, r1, #5
     fc8:	400a      	ands	r2, r1
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
     fca:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
     fcc:	2201      	movs	r2, #1
     fce:	611a      	str	r2, [r3, #16]
		;
#endif
#endif
	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
     fd0:	4770      	bx	lr
     fd2:	46c0      	nop			; (mov r8, r8)
     fd4:	40001400 	.word	0x40001400

00000fd8 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_OSC48MCTRL_reg(const void *const hw, hri_oscctrl_osc48mctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC48MCTRL.reg = data;
     fd8:	4b0e      	ldr	r3, [pc, #56]	; (1014 <_oscctrl_init_sources+0x3c>)
     fda:	2202      	movs	r2, #2
     fdc:	751a      	strb	r2, [r3, #20]
}

static inline void hri_oscctrl_write_OSC48MDIV_reg(const void *const hw, hri_oscctrl_osc48mdiv_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC48MDIV.reg = data;
     fde:	3209      	adds	r2, #9
     fe0:	755a      	strb	r2, [r3, #21]
	while (((Oscctrl *)hw)->OSC48MSYNCBUSY.reg & reg) {
     fe2:	0019      	movs	r1, r3
     fe4:	3a07      	subs	r2, #7
     fe6:	698b      	ldr	r3, [r1, #24]
     fe8:	421a      	tst	r2, r3
     fea:	d1fc      	bne.n	fe6 <_oscctrl_init_sources+0xe>
	return (((Oscctrl *)hw)->OSC48MSYNCBUSY.reg & OSCCTRL_OSC48MSYNCBUSY_OSC48MDIV)
     fec:	4909      	ldr	r1, [pc, #36]	; (1014 <_oscctrl_init_sources+0x3c>)
#if CONF_OSC48M_CONFIG == 1
	hri_oscctrl_write_OSC48MCTRL_reg(hw,
	                                 (CONF_OSC48M_RUNSTDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos)
	                                     | (CONF_OSC48M_ENABLE << OSCCTRL_OSC48MCTRL_ENABLE_Pos));
	hri_oscctrl_write_OSC48MDIV_reg(hw, OSCCTRL_OSC48MDIV_DIV(CONF_OSC48M_DIV));
	while (hri_oscctrl_get_OSC48MSYNCBUSY_OSC48MDIV_bit(hw))
     fee:	2204      	movs	r2, #4
     ff0:	698b      	ldr	r3, [r1, #24]
     ff2:	421a      	tst	r2, r3
     ff4:	d1fc      	bne.n	ff0 <_oscctrl_init_sources+0x18>
}

static inline void hri_oscctrl_write_OSC48MSTUP_reg(const void *const hw, hri_oscctrl_osc48mstup_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC48MSTUP.reg = data;
     ff6:	2207      	movs	r2, #7
     ff8:	4b06      	ldr	r3, [pc, #24]	; (1014 <_oscctrl_init_sources+0x3c>)
     ffa:	759a      	strb	r2, [r3, #22]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_OSC48MRDY) >> OSCCTRL_STATUS_OSC48MRDY_Pos;
     ffc:	0019      	movs	r1, r3
#endif
#endif

#if CONF_OSC48M_CONFIG == 1
#if CONF_OSC48M_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_OSC48MRDY_bit(hw))
     ffe:	3209      	adds	r2, #9
    1000:	68cb      	ldr	r3, [r1, #12]
    1002:	421a      	tst	r2, r3
    1004:	d0fc      	beq.n	1000 <_oscctrl_init_sources+0x28>
	((Oscctrl *)hw)->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ONDEMAND;
    1006:	4a03      	ldr	r2, [pc, #12]	; (1014 <_oscctrl_init_sources+0x3c>)
    1008:	7d13      	ldrb	r3, [r2, #20]
    100a:	2180      	movs	r1, #128	; 0x80
    100c:	430b      	orrs	r3, r1
    100e:	7513      	strb	r3, [r2, #20]
#if CONF_OSC48M_ONDEMAND == 1
	hri_oscctrl_set_OSC48MCTRL_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
    1010:	4770      	bx	lr
    1012:	46c0      	nop			; (mov r8, r8)
    1014:	40001000 	.word	0x40001000

00001018 <_oscctrl_init_referenced_generators>:
#if CONF_DPLL_ONDEMAND == 1
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
    1018:	4770      	bx	lr
	...

0000101c <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    101c:	b510      	push	{r4, lr}
    101e:	0004      	movs	r4, r0
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    1020:	4b1f      	ldr	r3, [pc, #124]	; (10a0 <_usart_init+0x84>)
    1022:	18c3      	adds	r3, r0, r3
    1024:	0a9b      	lsrs	r3, r3, #10
		if (_usarts[i].number == sercom_offset) {
    1026:	b2db      	uxtb	r3, r3
    1028:	2b04      	cmp	r3, #4
    102a:	d004      	beq.n	1036 <_usart_init+0x1a>
	ASSERT(false);
    102c:	4a1d      	ldr	r2, [pc, #116]	; (10a4 <_usart_init+0x88>)
    102e:	491e      	ldr	r1, [pc, #120]	; (10a8 <_usart_init+0x8c>)
    1030:	2000      	movs	r0, #0
    1032:	4b1e      	ldr	r3, [pc, #120]	; (10ac <_usart_init+0x90>)
    1034:	4798      	blx	r3
	};
}

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    1036:	69e3      	ldr	r3, [r4, #28]
	uint8_t i = _get_sercom_index(hw);

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    1038:	07db      	lsls	r3, r3, #31
    103a:	d418      	bmi.n	106e <_usart_init+0x52>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    103c:	2203      	movs	r2, #3
    103e:	69e3      	ldr	r3, [r4, #28]
    1040:	421a      	tst	r2, r3
    1042:	d1fc      	bne.n	103e <_usart_init+0x22>
static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1044:	6823      	ldr	r3, [r4, #0]
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    1046:	079b      	lsls	r3, r3, #30
    1048:	d50b      	bpl.n	1062 <_usart_init+0x46>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    104a:	6823      	ldr	r3, [r4, #0]
    104c:	2202      	movs	r2, #2
    104e:	4393      	bics	r3, r2
    1050:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1052:	3201      	adds	r2, #1
    1054:	69e3      	ldr	r3, [r4, #28]
    1056:	421a      	tst	r2, r3
    1058:	d1fc      	bne.n	1054 <_usart_init+0x38>
    105a:	2202      	movs	r2, #2
    105c:	69e3      	ldr	r3, [r4, #28]
    105e:	421a      	tst	r2, r3
    1060:	d1fc      	bne.n	105c <_usart_init+0x40>
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1062:	2305      	movs	r3, #5
    1064:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1066:	2203      	movs	r2, #3
    1068:	69e3      	ldr	r3, [r4, #28]
    106a:	421a      	tst	r2, r3
    106c:	d1fc      	bne.n	1068 <_usart_init+0x4c>
    106e:	2201      	movs	r2, #1
    1070:	69e3      	ldr	r3, [r4, #28]
    1072:	421a      	tst	r2, r3
    1074:	d1fc      	bne.n	1070 <_usart_init+0x54>
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1076:	4b0e      	ldr	r3, [pc, #56]	; (10b0 <_usart_init+0x94>)
    1078:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    107a:	2203      	movs	r2, #3
    107c:	69e3      	ldr	r3, [r4, #28]
    107e:	421a      	tst	r2, r3
    1080:	d1fc      	bne.n	107c <_usart_init+0x60>
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    1082:	23c0      	movs	r3, #192	; 0xc0
    1084:	029b      	lsls	r3, r3, #10
    1086:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1088:	2207      	movs	r2, #7
    108a:	69e3      	ldr	r3, [r4, #28]
    108c:	421a      	tst	r2, r3
    108e:	d1fc      	bne.n	108a <_usart_init+0x6e>
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    1090:	4b08      	ldr	r3, [pc, #32]	; (10b4 <_usart_init+0x98>)
    1092:	81a3      	strh	r3, [r4, #12]
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    1094:	2300      	movs	r3, #0
    1096:	73a3      	strb	r3, [r4, #14]
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    1098:	2230      	movs	r2, #48	; 0x30
    109a:	54a3      	strb	r3, [r4, r2]

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);

	return ERR_NONE;
}
    109c:	2000      	movs	r0, #0
    109e:	bd10      	pop	{r4, pc}
    10a0:	bdfffc00 	.word	0xbdfffc00
    10a4:	0000025e 	.word	0x0000025e
    10a8:	00002064 	.word	0x00002064
    10ac:	00000b2d 	.word	0x00000b2d
    10b0:	40100004 	.word	0x40100004
    10b4:	fffff62b 	.word	0xfffff62b

000010b8 <_usart_async_init>:
{
    10b8:	b570      	push	{r4, r5, r6, lr}
    10ba:	0005      	movs	r5, r0
    10bc:	000c      	movs	r4, r1
	ASSERT(device);
    10be:	1e43      	subs	r3, r0, #1
    10c0:	4198      	sbcs	r0, r3
    10c2:	b2c0      	uxtb	r0, r0
    10c4:	22c4      	movs	r2, #196	; 0xc4
    10c6:	4914      	ldr	r1, [pc, #80]	; (1118 <_usart_async_init+0x60>)
    10c8:	4b14      	ldr	r3, [pc, #80]	; (111c <_usart_async_init+0x64>)
    10ca:	4798      	blx	r3
	init_status = _usart_init(hw);
    10cc:	0020      	movs	r0, r4
    10ce:	4b14      	ldr	r3, [pc, #80]	; (1120 <_usart_async_init+0x68>)
    10d0:	4798      	blx	r3
	if (init_status) {
    10d2:	2800      	cmp	r0, #0
    10d4:	d000      	beq.n	10d8 <_usart_async_init+0x20>
}
    10d6:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    10d8:	61ac      	str	r4, [r5, #24]
	if (hw == SERCOM4) {
    10da:	4b12      	ldr	r3, [pc, #72]	; (1124 <_usart_async_init+0x6c>)
    10dc:	429c      	cmp	r4, r3
    10de:	d017      	beq.n	1110 <_usart_async_init+0x58>
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    10e0:	4b11      	ldr	r3, [pc, #68]	; (1128 <_usart_async_init+0x70>)
    10e2:	469c      	mov	ip, r3
    10e4:	4464      	add	r4, ip
    10e6:	0aa4      	lsrs	r4, r4, #10
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
	return SERCOM0_IRQn + _sercom_get_hardware_index(hw);
    10e8:	3409      	adds	r4, #9
  if ((int32_t)(IRQn) >= 0)
    10ea:	b2e3      	uxtb	r3, r4
    10ec:	0622      	lsls	r2, r4, #24
    10ee:	d4f2      	bmi.n	10d6 <_usart_async_init+0x1e>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    10f0:	221f      	movs	r2, #31
    10f2:	401a      	ands	r2, r3
    10f4:	2301      	movs	r3, #1
    10f6:	4093      	lsls	r3, r2
    10f8:	4a0c      	ldr	r2, [pc, #48]	; (112c <_usart_async_init+0x74>)
    10fa:	2180      	movs	r1, #128	; 0x80
    10fc:	5053      	str	r3, [r2, r1]
  __ASM volatile ("dsb 0xF":::"memory");
    10fe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1102:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1106:	3101      	adds	r1, #1
    1108:	31ff      	adds	r1, #255	; 0xff
    110a:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    110c:	6013      	str	r3, [r2, #0]
    110e:	e7e2      	b.n	10d6 <_usart_async_init+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    1110:	4b07      	ldr	r3, [pc, #28]	; (1130 <_usart_async_init+0x78>)
    1112:	601d      	str	r5, [r3, #0]
	return SERCOM0_IRQn + _sercom_get_hardware_index(hw);
    1114:	230d      	movs	r3, #13
    1116:	e7eb      	b.n	10f0 <_usart_async_init+0x38>
    1118:	00002064 	.word	0x00002064
    111c:	00000b2d 	.word	0x00000b2d
    1120:	0000101d 	.word	0x0000101d
    1124:	42001400 	.word	0x42001400
    1128:	bdfffc00 	.word	0xbdfffc00
    112c:	e000e100 	.word	0xe000e100
    1130:	20000144 	.word	0x20000144

00001134 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    1134:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1136:	6813      	ldr	r3, [r2, #0]
    1138:	2102      	movs	r1, #2
    113a:	430b      	orrs	r3, r1
    113c:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    113e:	3101      	adds	r1, #1
    1140:	69d3      	ldr	r3, [r2, #28]
    1142:	4219      	tst	r1, r3
    1144:	d1fc      	bne.n	1140 <_usart_async_enable+0xc>
}
    1146:	4770      	bx	lr

00001148 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    1148:	6983      	ldr	r3, [r0, #24]
    114a:	b289      	uxth	r1, r1
	((Sercom *)hw)->USART.DATA.reg = data;
    114c:	8519      	strh	r1, [r3, #40]	; 0x28
}
    114e:	4770      	bx	lr

00001150 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    1150:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    1152:	2201      	movs	r2, #1
    1154:	759a      	strb	r2, [r3, #22]
}
    1156:	4770      	bx	lr

00001158 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    1158:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    115a:	2202      	movs	r2, #2
    115c:	759a      	strb	r2, [r3, #22]
}
    115e:	4770      	bx	lr

00001160 <_usart_async_set_irq_state>:
{
    1160:	b570      	push	{r4, r5, r6, lr}
    1162:	0004      	movs	r4, r0
    1164:	000d      	movs	r5, r1
    1166:	0016      	movs	r6, r2
	ASSERT(device);
    1168:	1e43      	subs	r3, r0, #1
    116a:	4198      	sbcs	r0, r3
    116c:	b2c0      	uxtb	r0, r0
    116e:	4a16      	ldr	r2, [pc, #88]	; (11c8 <_usart_async_set_irq_state+0x68>)
    1170:	4916      	ldr	r1, [pc, #88]	; (11cc <_usart_async_set_irq_state+0x6c>)
    1172:	4b17      	ldr	r3, [pc, #92]	; (11d0 <_usart_async_set_irq_state+0x70>)
    1174:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    1176:	2302      	movs	r3, #2
    1178:	002a      	movs	r2, r5
    117a:	439a      	bics	r2, r3
    117c:	d10e      	bne.n	119c <_usart_async_set_irq_state+0x3c>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    117e:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    1180:	2e00      	cmp	r6, #0
    1182:	d105      	bne.n	1190 <_usart_async_set_irq_state+0x30>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    1184:	2201      	movs	r2, #1
    1186:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    1188:	69a3      	ldr	r3, [r4, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    118a:	3201      	adds	r2, #1
    118c:	751a      	strb	r2, [r3, #20]
}
    118e:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    1190:	2201      	movs	r2, #1
    1192:	759a      	strb	r2, [r3, #22]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    1194:	69a3      	ldr	r3, [r4, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    1196:	3201      	adds	r2, #1
    1198:	759a      	strb	r2, [r3, #22]
    119a:	e7f8      	b.n	118e <_usart_async_set_irq_state+0x2e>
	} else if (USART_ASYNC_RX_DONE == type) {
    119c:	2d01      	cmp	r5, #1
    119e:	d007      	beq.n	11b0 <_usart_async_set_irq_state+0x50>
	} else if (USART_ASYNC_ERROR == type) {
    11a0:	2d03      	cmp	r5, #3
    11a2:	d1f4      	bne.n	118e <_usart_async_set_irq_state+0x2e>
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    11a4:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    11a6:	2e00      	cmp	r6, #0
    11a8:	d00b      	beq.n	11c2 <_usart_async_set_irq_state+0x62>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    11aa:	2280      	movs	r2, #128	; 0x80
    11ac:	759a      	strb	r2, [r3, #22]
}
    11ae:	e7ee      	b.n	118e <_usart_async_set_irq_state+0x2e>
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    11b0:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
    11b2:	2e00      	cmp	r6, #0
    11b4:	d102      	bne.n	11bc <_usart_async_set_irq_state+0x5c>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    11b6:	2204      	movs	r2, #4
    11b8:	751a      	strb	r2, [r3, #20]
    11ba:	e7e8      	b.n	118e <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    11bc:	2204      	movs	r2, #4
    11be:	759a      	strb	r2, [r3, #22]
    11c0:	e7e5      	b.n	118e <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    11c2:	2280      	movs	r2, #128	; 0x80
    11c4:	751a      	strb	r2, [r3, #20]
    11c6:	e7e2      	b.n	118e <_usart_async_set_irq_state+0x2e>
    11c8:	0000021e 	.word	0x0000021e
    11cc:	00002064 	.word	0x00002064
    11d0:	00000b2d 	.word	0x00000b2d

000011d4 <SERCOM4_Handler>:

	return NULL;
}

void SERCOM4_Handler(void)
{
    11d4:	b510      	push	{r4, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    11d6:	4b19      	ldr	r3, [pc, #100]	; (123c <SERCOM4_Handler+0x68>)
    11d8:	6818      	ldr	r0, [r3, #0]
	void *hw = device->hw;
    11da:	6984      	ldr	r4, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    11dc:	7e23      	ldrb	r3, [r4, #24]
	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    11de:	07db      	lsls	r3, r3, #31
    11e0:	d502      	bpl.n	11e8 <SERCOM4_Handler+0x14>
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    11e2:	7da3      	ldrb	r3, [r4, #22]
    11e4:	07db      	lsls	r3, r3, #31
    11e6:	d40f      	bmi.n	1208 <SERCOM4_Handler+0x34>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    11e8:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    11ea:	079b      	lsls	r3, r3, #30
    11ec:	d502      	bpl.n	11f4 <SERCOM4_Handler+0x20>
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    11ee:	7da3      	ldrb	r3, [r4, #22]
    11f0:	079b      	lsls	r3, r3, #30
    11f2:	d40e      	bmi.n	1212 <SERCOM4_Handler+0x3e>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    11f4:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    11f6:	075b      	lsls	r3, r3, #29
    11f8:	d515      	bpl.n	1226 <SERCOM4_Handler+0x52>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    11fa:	8b62      	ldrh	r2, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    11fc:	2337      	movs	r3, #55	; 0x37
    11fe:	421a      	tst	r2, r3
    1200:	d00c      	beq.n	121c <SERCOM4_Handler+0x48>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    1202:	3348      	adds	r3, #72	; 0x48
    1204:	8363      	strh	r3, [r4, #26]
}
    1206:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    1208:	2301      	movs	r3, #1
    120a:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    120c:	6803      	ldr	r3, [r0, #0]
    120e:	4798      	blx	r3
    1210:	e7f9      	b.n	1206 <SERCOM4_Handler+0x32>
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    1212:	2302      	movs	r3, #2
    1214:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    1216:	6883      	ldr	r3, [r0, #8]
    1218:	4798      	blx	r3
    121a:	e7f4      	b.n	1206 <SERCOM4_Handler+0x32>
	return ((Sercom *)hw)->USART.DATA.reg;
    121c:	8d21      	ldrh	r1, [r4, #40]	; 0x28
		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    121e:	b2c9      	uxtb	r1, r1
    1220:	6843      	ldr	r3, [r0, #4]
    1222:	4798      	blx	r3
    1224:	e7ef      	b.n	1206 <SERCOM4_Handler+0x32>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    1226:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    1228:	09db      	lsrs	r3, r3, #7
    122a:	d0ec      	beq.n	1206 <SERCOM4_Handler+0x32>
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    122c:	2380      	movs	r3, #128	; 0x80
    122e:	7623      	strb	r3, [r4, #24]
		device->usart_cb.error_cb(device);
    1230:	68c3      	ldr	r3, [r0, #12]
    1232:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    1234:	8b63      	ldrh	r3, [r4, #26]
    1236:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    1238:	8363      	strh	r3, [r4, #26]
}
    123a:	e7e4      	b.n	1206 <SERCOM4_Handler+0x32>
    123c:	20000144 	.word	0x20000144

00001240 <_spi_m_sync_init>:

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    1240:	b570      	push	{r4, r5, r6, lr}
    1242:	0005      	movs	r5, r0
    1244:	000c      	movs	r4, r1
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    1246:	4b35      	ldr	r3, [pc, #212]	; (131c <_spi_m_sync_init+0xdc>)
    1248:	18cb      	adds	r3, r1, r3
    124a:	0a9b      	lsrs	r3, r3, #10
		if (sercomspi_regs[i].n == n) {
    124c:	b2db      	uxtb	r3, r3
    124e:	2b02      	cmp	r3, #2
    1250:	d00b      	beq.n	126a <_spi_m_sync_init+0x2a>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    1252:	2800      	cmp	r0, #0
    1254:	d051      	beq.n	12fa <_spi_m_sync_init+0xba>
    1256:	1e60      	subs	r0, r4, #1
    1258:	4184      	sbcs	r4, r0
    125a:	b2e0      	uxtb	r0, r4
    125c:	4a30      	ldr	r2, [pc, #192]	; (1320 <_spi_m_sync_init+0xe0>)
    125e:	4931      	ldr	r1, [pc, #196]	; (1324 <_spi_m_sync_init+0xe4>)
    1260:	4b31      	ldr	r3, [pc, #196]	; (1328 <_spi_m_sync_init+0xe8>)
    1262:	4798      	blx	r3

	if (regs == NULL) {
		return ERR_INVALID_ARG;
    1264:	200d      	movs	r0, #13
    1266:	4240      	negs	r0, r0
    1268:	e046      	b.n	12f8 <_spi_m_sync_init+0xb8>
	ASSERT(dev && hw);
    126a:	2800      	cmp	r0, #0
    126c:	d14d      	bne.n	130a <_spi_m_sync_init+0xca>
    126e:	4a2c      	ldr	r2, [pc, #176]	; (1320 <_spi_m_sync_init+0xe0>)
    1270:	492c      	ldr	r1, [pc, #176]	; (1324 <_spi_m_sync_init+0xe4>)
    1272:	2000      	movs	r0, #0
    1274:	4b2c      	ldr	r3, [pc, #176]	; (1328 <_spi_m_sync_init+0xe8>)
    1276:	4798      	blx	r3
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    1278:	69e3      	ldr	r3, [r4, #28]
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    127a:	07db      	lsls	r3, r3, #31
    127c:	d418      	bmi.n	12b0 <_spi_m_sync_init+0x70>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    127e:	2203      	movs	r2, #3
    1280:	69e3      	ldr	r3, [r4, #28]
    1282:	421a      	tst	r2, r3
    1284:	d1fc      	bne.n	1280 <_spi_m_sync_init+0x40>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    1286:	6823      	ldr	r3, [r4, #0]
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    1288:	079b      	lsls	r3, r3, #30
    128a:	d50b      	bpl.n	12a4 <_spi_m_sync_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    128c:	6823      	ldr	r3, [r4, #0]
    128e:	2202      	movs	r2, #2
    1290:	4393      	bics	r3, r2
    1292:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1294:	3201      	adds	r2, #1
    1296:	69e3      	ldr	r3, [r4, #28]
    1298:	421a      	tst	r2, r3
    129a:	d1fc      	bne.n	1296 <_spi_m_sync_init+0x56>
    129c:	2202      	movs	r2, #2
    129e:	69e3      	ldr	r3, [r4, #28]
    12a0:	421a      	tst	r2, r3
    12a2:	d1fc      	bne.n	129e <_spi_m_sync_init+0x5e>
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    12a4:	230d      	movs	r3, #13
    12a6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    12a8:	2203      	movs	r2, #3
    12aa:	69e3      	ldr	r3, [r4, #28]
    12ac:	421a      	tst	r2, r3
    12ae:	d1fc      	bne.n	12aa <_spi_m_sync_init+0x6a>
    12b0:	2201      	movs	r2, #1
    12b2:	69e3      	ldr	r3, [r4, #28]
    12b4:	421a      	tst	r2, r3
    12b6:	d1fc      	bne.n	12b2 <_spi_m_sync_init+0x72>
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    12b8:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    12ba:	0020      	movs	r0, r4
    12bc:	1e43      	subs	r3, r0, #1
    12be:	4198      	sbcs	r0, r3
    12c0:	b2c0      	uxtb	r0, r0
    12c2:	4a1a      	ldr	r2, [pc, #104]	; (132c <_spi_m_sync_init+0xec>)
    12c4:	4917      	ldr	r1, [pc, #92]	; (1324 <_spi_m_sync_init+0xe4>)
    12c6:	4b18      	ldr	r3, [pc, #96]	; (1328 <_spi_m_sync_init+0xe8>)
    12c8:	4798      	blx	r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    12ca:	4b19      	ldr	r3, [pc, #100]	; (1330 <_spi_m_sync_init+0xf0>)
    12cc:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    12ce:	2203      	movs	r2, #3
    12d0:	69e3      	ldr	r3, [r4, #28]
    12d2:	421a      	tst	r2, r3
    12d4:	d1fc      	bne.n	12d0 <_spi_m_sync_init+0x90>
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    12d6:	2380      	movs	r3, #128	; 0x80
    12d8:	029b      	lsls	r3, r3, #10
    12da:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    12dc:	2207      	movs	r2, #7
    12de:	69e3      	ldr	r3, [r4, #28]
    12e0:	421a      	tst	r2, r3
    12e2:	d1fc      	bne.n	12de <_spi_m_sync_init+0x9e>
	((Sercom *)hw)->SPI.BAUD.reg = data;
    12e4:	2327      	movs	r3, #39	; 0x27
    12e6:	7323      	strb	r3, [r4, #12]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    12e8:	2200      	movs	r2, #0
    12ea:	3309      	adds	r3, #9
    12ec:	54e2      	strb	r2, [r4, r3]
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    12ee:	3b2f      	subs	r3, #47	; 0x2f
    12f0:	712b      	strb	r3, [r5, #4]

	dev->dummy_byte = regs->dummy_byte;
    12f2:	4b10      	ldr	r3, [pc, #64]	; (1334 <_spi_m_sync_init+0xf4>)
    12f4:	80eb      	strh	r3, [r5, #6]

	return ERR_NONE;
    12f6:	2000      	movs	r0, #0
}
    12f8:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    12fa:	4a09      	ldr	r2, [pc, #36]	; (1320 <_spi_m_sync_init+0xe0>)
    12fc:	4909      	ldr	r1, [pc, #36]	; (1324 <_spi_m_sync_init+0xe4>)
    12fe:	2000      	movs	r0, #0
    1300:	4b09      	ldr	r3, [pc, #36]	; (1328 <_spi_m_sync_init+0xe8>)
    1302:	4798      	blx	r3
		return ERR_INVALID_ARG;
    1304:	200d      	movs	r0, #13
    1306:	4240      	negs	r0, r0
    1308:	e7f6      	b.n	12f8 <_spi_m_sync_init+0xb8>
	ASSERT(dev && hw);
    130a:	0008      	movs	r0, r1
    130c:	1e43      	subs	r3, r0, #1
    130e:	4198      	sbcs	r0, r3
    1310:	b2c0      	uxtb	r0, r0
    1312:	4a03      	ldr	r2, [pc, #12]	; (1320 <_spi_m_sync_init+0xe0>)
    1314:	4903      	ldr	r1, [pc, #12]	; (1324 <_spi_m_sync_init+0xe4>)
    1316:	4b04      	ldr	r3, [pc, #16]	; (1328 <_spi_m_sync_init+0xe8>)
    1318:	4798      	blx	r3
    131a:	e7ad      	b.n	1278 <_spi_m_sync_init+0x38>
    131c:	bdfffc00 	.word	0xbdfffc00
    1320:	00000948 	.word	0x00000948
    1324:	00002064 	.word	0x00002064
    1328:	00000b2d 	.word	0x00000b2d
    132c:	0000090d 	.word	0x0000090d
    1330:	0001000c 	.word	0x0001000c
    1334:	000001ff 	.word	0x000001ff

00001338 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    1338:	b5f0      	push	{r4, r5, r6, r7, lr}
    133a:	46de      	mov	lr, fp
    133c:	4657      	mov	r7, sl
    133e:	464e      	mov	r6, r9
    1340:	4645      	mov	r5, r8
    1342:	b5e0      	push	{r5, r6, r7, lr}
    1344:	b083      	sub	sp, #12
    1346:	4681      	mov	r9, r0
    1348:	000e      	movs	r6, r1
	void *                 hw   = dev->prvt;
    134a:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    134c:	680b      	ldr	r3, [r1, #0]
    134e:	4698      	mov	r8, r3
    1350:	684d      	ldr	r5, [r1, #4]
    1352:	7903      	ldrb	r3, [r0, #4]
    1354:	9301      	str	r3, [sp, #4]

	ASSERT(dev && hw);
    1356:	2800      	cmp	r0, #0
    1358:	d015      	beq.n	1386 <_spi_m_sync_trans+0x4e>
    135a:	0020      	movs	r0, r4
    135c:	1e43      	subs	r3, r0, #1
    135e:	4198      	sbcs	r0, r3
    1360:	b2c0      	uxtb	r0, r0
    1362:	4a36      	ldr	r2, [pc, #216]	; (143c <_spi_m_sync_trans+0x104>)
    1364:	4936      	ldr	r1, [pc, #216]	; (1440 <_spi_m_sync_trans+0x108>)
    1366:	4b37      	ldr	r3, [pc, #220]	; (1444 <_spi_m_sync_trans+0x10c>)
    1368:	4798      	blx	r3
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    136a:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    136c:	075b      	lsls	r3, r3, #29
    136e:	d13f      	bne.n	13f0 <_spi_m_sync_trans+0xb8>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1370:	2303      	movs	r3, #3
    1372:	69e0      	ldr	r0, [r4, #28]
    1374:	4018      	ands	r0, r3
    1376:	d1fc      	bne.n	1372 <_spi_m_sync_trans+0x3a>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    1378:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    137a:	079b      	lsls	r3, r3, #30
    137c:	d53b      	bpl.n	13f6 <_spi_m_sync_trans+0xbe>
    137e:	0002      	movs	r2, r0
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    1380:	2301      	movs	r3, #1
    1382:	469c      	mov	ip, r3
    1384:	e009      	b.n	139a <_spi_m_sync_trans+0x62>
    1386:	2000      	movs	r0, #0
    1388:	e7eb      	b.n	1362 <_spi_m_sync_trans+0x2a>
		*ctrl->rxbuf++ = (uint8_t)data;
    138a:	3501      	adds	r5, #1
	ctrl->rxcnt++;
    138c:	3201      	adds	r2, #1
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    138e:	b25b      	sxtb	r3, r3
    1390:	2b00      	cmp	r3, #0
    1392:	db16      	blt.n	13c2 <_spi_m_sync_trans+0x8a>
		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    1394:	68b3      	ldr	r3, [r6, #8]
    1396:	4283      	cmp	r3, r0
    1398:	d927      	bls.n	13ea <_spi_m_sync_trans+0xb2>
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    139a:	7e23      	ldrb	r3, [r4, #24]
    139c:	b2db      	uxtb	r3, r3
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    139e:	2104      	movs	r1, #4
    13a0:	4219      	tst	r1, r3
    13a2:	d02b      	beq.n	13fc <_spi_m_sync_trans+0xc4>
	return ((Sercom *)hw)->SPI.DATA.reg;
    13a4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    13a6:	2d00      	cmp	r5, #0
    13a8:	d0f0      	beq.n	138c <_spi_m_sync_trans+0x54>
		*ctrl->rxbuf++ = (uint8_t)data;
    13aa:	702f      	strb	r7, [r5, #0]
		if (ctrl->char_size > 1) {
    13ac:	9901      	ldr	r1, [sp, #4]
    13ae:	2901      	cmp	r1, #1
    13b0:	d9eb      	bls.n	138a <_spi_m_sync_trans+0x52>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    13b2:	0a3f      	lsrs	r7, r7, #8
    13b4:	706f      	strb	r7, [r5, #1]
    13b6:	3502      	adds	r5, #2
    13b8:	e7e8      	b.n	138c <_spi_m_sync_trans+0x54>
		data = *ctrl->txbuf++;
    13ba:	2101      	movs	r1, #1
    13bc:	468b      	mov	fp, r1
    13be:	44d8      	add	r8, fp
    13c0:	e037      	b.n	1432 <_spi_m_sync_trans+0xfa>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    13c2:	2301      	movs	r3, #1
    13c4:	425b      	negs	r3, r3
    13c6:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    13c8:	3381      	adds	r3, #129	; 0x81
    13ca:	7623      	strb	r3, [r4, #24]
		return ERR_OVERFLOW;
    13cc:	2013      	movs	r0, #19
    13ce:	4240      	negs	r0, r0
	tmp &= mask;
    13d0:	2203      	movs	r2, #3
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    13d2:	7e23      	ldrb	r3, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    13d4:	4213      	tst	r3, r2
    13d6:	d0fc      	beq.n	13d2 <_spi_m_sync_trans+0x9a>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    13d8:	2303      	movs	r3, #3
    13da:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    13dc:	b003      	add	sp, #12
    13de:	bc3c      	pop	{r2, r3, r4, r5}
    13e0:	4690      	mov	r8, r2
    13e2:	4699      	mov	r9, r3
    13e4:	46a2      	mov	sl, r4
    13e6:	46ab      	mov	fp, r5
    13e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    13ea:	4293      	cmp	r3, r2
    13ec:	d8d5      	bhi.n	139a <_spi_m_sync_trans+0x62>
    13ee:	e7ef      	b.n	13d0 <_spi_m_sync_trans+0x98>
		return ERR_BUSY;
    13f0:	2004      	movs	r0, #4
    13f2:	4240      	negs	r0, r0
    13f4:	e7f2      	b.n	13dc <_spi_m_sync_trans+0xa4>
		return ERR_NOT_INITIALIZED;
    13f6:	2014      	movs	r0, #20
    13f8:	4240      	negs	r0, r0
    13fa:	e7ef      	b.n	13dc <_spi_m_sync_trans+0xa4>
			if (ctrl.rxcnt >= ctrl.txcnt) {
    13fc:	4290      	cmp	r0, r2
    13fe:	d8c6      	bhi.n	138e <_spi_m_sync_trans+0x56>
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    1400:	4667      	mov	r7, ip
    1402:	421f      	tst	r7, r3
    1404:	d0c3      	beq.n	138e <_spi_m_sync_trans+0x56>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    1406:	464f      	mov	r7, r9
    1408:	88ff      	ldrh	r7, [r7, #6]
    140a:	46ba      	mov	sl, r7
	if (ctrl->txbuf) {
    140c:	4647      	mov	r7, r8
    140e:	2f00      	cmp	r7, #0
    1410:	d00f      	beq.n	1432 <_spi_m_sync_trans+0xfa>
		data = *ctrl->txbuf++;
    1412:	783f      	ldrb	r7, [r7, #0]
    1414:	46ba      	mov	sl, r7
		if (ctrl->char_size > 1) {
    1416:	9901      	ldr	r1, [sp, #4]
    1418:	2901      	cmp	r1, #1
    141a:	d9ce      	bls.n	13ba <_spi_m_sync_trans+0x82>
			data |= (*ctrl->txbuf) << 8;
    141c:	4647      	mov	r7, r8
    141e:	787f      	ldrb	r7, [r7, #1]
    1420:	023f      	lsls	r7, r7, #8
    1422:	46bb      	mov	fp, r7
    1424:	4657      	mov	r7, sl
    1426:	4659      	mov	r1, fp
    1428:	430f      	orrs	r7, r1
    142a:	46ba      	mov	sl, r7
			ctrl->txbuf++;
    142c:	2102      	movs	r1, #2
    142e:	468b      	mov	fp, r1
    1430:	44d8      	add	r8, fp
	ctrl->txcnt++;
    1432:	3001      	adds	r0, #1
	((Sercom *)hw)->SPI.DATA.reg = data;
    1434:	4657      	mov	r7, sl
    1436:	62a7      	str	r7, [r4, #40]	; 0x28
    1438:	e7a9      	b.n	138e <_spi_m_sync_trans+0x56>
    143a:	46c0      	nop			; (mov r8, r8)
    143c:	00000aa8 	.word	0x00000aa8
    1440:	00002064 	.word	0x00002064
    1444:	00000b2d 	.word	0x00000b2d

00001448 <_temp_sync_init>:

/**
 * \brief              Initialize Temperature Sensor
 */
int32_t _temp_sync_init(struct _temp_sync_device *const dev, void *const hw)
{
    1448:	b570      	push	{r4, r5, r6, lr}
    144a:	0005      	movs	r5, r0
    144c:	000c      	movs	r4, r1
	};
}

static inline bool hri_tsens_is_syncing(const void *const hw, hri_tsens_syncbusy_reg_t reg)
{
	return ((Tsens *)hw)->SYNCBUSY.reg & reg;
    144e:	688b      	ldr	r3, [r1, #8]
 *
 * \param[in] dev      The pointer to device instance
 */
static inline int32_t _temp_init_calibration(void *const hw)
{
	if (!hri_tsens_is_syncing(hw, TSENS_SYNCBUSY_SWRST)) {
    1450:	07db      	lsls	r3, r3, #31
    1452:	d52d      	bpl.n	14b0 <_temp_sync_init+0x68>
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    1454:	2201      	movs	r2, #1
    1456:	68a3      	ldr	r3, [r4, #8]
    1458:	421a      	tst	r2, r3
    145a:	d1fc      	bne.n	1456 <_temp_sync_init+0xe>
		}
		hri_tsens_write_CTRLA_reg(hw, TSENS_CTRLA_SWRST);
	}
	hri_tsens_wait_for_sync(hw, TSENS_SYNCBUSY_SWRST);

	hri_tsens_write_CAL_reg(hw, TSENS_CAL_TCAL(CONF_TSENS_CAL_TCAL) | TSENS_CAL_FCAL(CONF_TSENS_CAL_FCAL));
    145c:	4921      	ldr	r1, [pc, #132]	; (14e4 <_temp_sync_init+0x9c>)
    145e:	680b      	ldr	r3, [r1, #0]
    1460:	021a      	lsls	r2, r3, #8
    1462:	20fc      	movs	r0, #252	; 0xfc
    1464:	0180      	lsls	r0, r0, #6
    1466:	4002      	ands	r2, r0
    1468:	051b      	lsls	r3, r3, #20
    146a:	0e9b      	lsrs	r3, r3, #26
    146c:	4313      	orrs	r3, r2
}

static inline void hri_tsens_write_CAL_reg(const void *const hw, hri_tsens_cal_reg_t data)
{
	TSENS_CRITICAL_SECTION_ENTER();
	((Tsens *)hw)->CAL.reg = data;
    146e:	6223      	str	r3, [r4, #32]
	hri_tsens_write_GAIN_reg(hw, CONF_TSENS_CAL_GAIN);
    1470:	4e1d      	ldr	r6, [pc, #116]	; (14e8 <_temp_sync_init+0xa0>)
    1472:	6833      	ldr	r3, [r6, #0]
    1474:	0518      	lsls	r0, r3, #20
    1476:	23f0      	movs	r3, #240	; 0xf0
    1478:	041b      	lsls	r3, r3, #16
    147a:	4018      	ands	r0, r3
    147c:	680b      	ldr	r3, [r1, #0]
    147e:	0b1b      	lsrs	r3, r3, #12
    1480:	4318      	orrs	r0, r3
    1482:	4b1a      	ldr	r3, [pc, #104]	; (14ec <_temp_sync_init+0xa4>)
    1484:	4798      	blx	r3
    1486:	491a      	ldr	r1, [pc, #104]	; (14f0 <_temp_sync_init+0xa8>)
    1488:	4b1a      	ldr	r3, [pc, #104]	; (14f4 <_temp_sync_init+0xac>)
    148a:	4798      	blx	r3
    148c:	4b1a      	ldr	r3, [pc, #104]	; (14f8 <_temp_sync_init+0xb0>)
    148e:	4798      	blx	r3
	((Tsens *)hw)->GAIN.reg = data;
    1490:	61a0      	str	r0, [r4, #24]
	hri_tsens_write_OFFSET_reg(hw, CONF_TSENS_CAL_OFFSET);
    1492:	6833      	ldr	r3, [r6, #0]
    1494:	011b      	lsls	r3, r3, #4
    1496:	0a1b      	lsrs	r3, r3, #8
	((Tsens *)hw)->OFFSET.reg = data;
    1498:	61e3      	str	r3, [r4, #28]
	dev->hw = hw;
    149a:	602c      	str	r4, [r5, #0]
	((Tsens *)hw)->CTRLA.reg = data;
    149c:	2300      	movs	r3, #0
    149e:	7023      	strb	r3, [r4, #0]
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    14a0:	2203      	movs	r2, #3
    14a2:	68a3      	ldr	r3, [r4, #8]
    14a4:	421a      	tst	r2, r3
    14a6:	d1fc      	bne.n	14a2 <_temp_sync_init+0x5a>
	((Tsens *)hw)->CTRLC.reg = data;
    14a8:	2300      	movs	r3, #0
    14aa:	70a3      	strb	r3, [r4, #2]
}
    14ac:	2000      	movs	r0, #0
    14ae:	bd70      	pop	{r4, r5, r6, pc}
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    14b0:	2203      	movs	r2, #3
    14b2:	68a3      	ldr	r3, [r4, #8]
    14b4:	421a      	tst	r2, r3
    14b6:	d1fc      	bne.n	14b2 <_temp_sync_init+0x6a>
	tmp = ((Tsens *)hw)->CTRLA.reg;
    14b8:	7823      	ldrb	r3, [r4, #0]
		if (hri_tsens_get_CTRLA_reg(hw, TSENS_CTRLA_ENABLE)) {
    14ba:	079b      	lsls	r3, r3, #30
    14bc:	d50b      	bpl.n	14d6 <_temp_sync_init+0x8e>
	((Tsens *)hw)->CTRLA.reg &= ~TSENS_CTRLA_ENABLE;
    14be:	7823      	ldrb	r3, [r4, #0]
    14c0:	2202      	movs	r2, #2
    14c2:	4393      	bics	r3, r2
    14c4:	7023      	strb	r3, [r4, #0]
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    14c6:	3201      	adds	r2, #1
    14c8:	68a3      	ldr	r3, [r4, #8]
    14ca:	421a      	tst	r2, r3
    14cc:	d1fc      	bne.n	14c8 <_temp_sync_init+0x80>
    14ce:	2202      	movs	r2, #2
    14d0:	68a3      	ldr	r3, [r4, #8]
    14d2:	421a      	tst	r2, r3
    14d4:	d1fc      	bne.n	14d0 <_temp_sync_init+0x88>
	((Tsens *)hw)->CTRLA.reg = data;
    14d6:	2301      	movs	r3, #1
    14d8:	7023      	strb	r3, [r4, #0]
	while (((Tsens *)hw)->SYNCBUSY.reg & reg) {
    14da:	2203      	movs	r2, #3
    14dc:	68a3      	ldr	r3, [r4, #8]
    14de:	421a      	tst	r2, r3
    14e0:	d1fc      	bne.n	14dc <_temp_sync_init+0x94>
    14e2:	e7b7      	b.n	1454 <_temp_sync_init+0xc>
    14e4:	00806030 	.word	0x00806030
    14e8:	00806034 	.word	0x00806034
    14ec:	00001c71 	.word	0x00001c71
    14f0:	3daaaaab 	.word	0x3daaaaab
    14f4:	000016b9 	.word	0x000016b9
    14f8:	00001689 	.word	0x00001689

000014fc <serial_tx_cb>:

static void serial_tx_cb(const struct usart_async_descriptor *const io_descr) {
	
	// Do nothing when tx interrupt is called
	
}
    14fc:	4770      	bx	lr
	...

00001500 <serial_rx_cb>:
{
    1500:	b510      	push	{r4, lr}
    1502:	b082      	sub	sp, #8
	count = io_read(&USART_0.io, &ch, 1);
    1504:	2201      	movs	r2, #1
    1506:	466b      	mov	r3, sp
    1508:	1dd9      	adds	r1, r3, #7
    150a:	481f      	ldr	r0, [pc, #124]	; (1588 <serial_rx_cb+0x88>)
    150c:	4b1f      	ldr	r3, [pc, #124]	; (158c <serial_rx_cb+0x8c>)
    150e:	4798      	blx	r3
    1510:	b2c1      	uxtb	r1, r0
	if(serial_receiving == 0)
    1512:	4b1f      	ldr	r3, [pc, #124]	; (1590 <serial_rx_cb+0x90>)
    1514:	781b      	ldrb	r3, [r3, #0]
    1516:	2b00      	cmp	r3, #0
    1518:	d112      	bne.n	1540 <serial_rx_cb+0x40>
		if (ch != '\r' && ch != '\n')
    151a:	466b      	mov	r3, sp
    151c:	79da      	ldrb	r2, [r3, #7]
    151e:	2a0d      	cmp	r2, #13
    1520:	d024      	beq.n	156c <serial_rx_cb+0x6c>
    1522:	2a0a      	cmp	r2, #10
    1524:	d022      	beq.n	156c <serial_rx_cb+0x6c>
			serial_receiving =1;
    1526:	4b1a      	ldr	r3, [pc, #104]	; (1590 <serial_rx_cb+0x90>)
    1528:	2001      	movs	r0, #1
    152a:	7018      	strb	r0, [r3, #0]
			serial_received_bytes_counter = 0;
    152c:	2000      	movs	r0, #0
    152e:	7058      	strb	r0, [r3, #1]
			rx_buffer[serial_received_bytes_counter] = ch;
    1530:	7858      	ldrb	r0, [r3, #1]
    1532:	1818      	adds	r0, r3, r0
    1534:	7102      	strb	r2, [r0, #4]
			serial_received_bytes_counter += count;
    1536:	7858      	ldrb	r0, [r3, #1]
    1538:	1840      	adds	r0, r0, r1
    153a:	b2c0      	uxtb	r0, r0
    153c:	7058      	strb	r0, [r3, #1]
    153e:	e015      	b.n	156c <serial_rx_cb+0x6c>
		rx_buffer[serial_received_bytes_counter] = ch;
    1540:	4b13      	ldr	r3, [pc, #76]	; (1590 <serial_rx_cb+0x90>)
    1542:	785a      	ldrb	r2, [r3, #1]
    1544:	4668      	mov	r0, sp
    1546:	79c4      	ldrb	r4, [r0, #7]
    1548:	189a      	adds	r2, r3, r2
    154a:	7114      	strb	r4, [r2, #4]
		serial_received_bytes_counter += count;
    154c:	7858      	ldrb	r0, [r3, #1]
    154e:	1840      	adds	r0, r0, r1
    1550:	b2c0      	uxtb	r0, r0
    1552:	7058      	strb	r0, [r3, #1]
		if (ch == '\r' || ch == '\n')
    1554:	2c0d      	cmp	r4, #13
    1556:	d00b      	beq.n	1570 <serial_rx_cb+0x70>
    1558:	2c0a      	cmp	r4, #10
    155a:	d009      	beq.n	1570 <serial_rx_cb+0x70>
		if(serial_received_bytes_counter >= SERIAL_BUF_SIZE)
    155c:	4b0c      	ldr	r3, [pc, #48]	; (1590 <serial_rx_cb+0x90>)
    155e:	785b      	ldrb	r3, [r3, #1]
    1560:	b2db      	uxtb	r3, r3
    1562:	2bc7      	cmp	r3, #199	; 0xc7
    1564:	d902      	bls.n	156c <serial_rx_cb+0x6c>
			serial_received_bytes_counter = 0;
    1566:	2200      	movs	r2, #0
    1568:	4b09      	ldr	r3, [pc, #36]	; (1590 <serial_rx_cb+0x90>)
    156a:	705a      	strb	r2, [r3, #1]
}
    156c:	b002      	add	sp, #8
    156e:	bd10      	pop	{r4, pc}
			serial_complete = 1;
    1570:	4a08      	ldr	r2, [pc, #32]	; (1594 <serial_rx_cb+0x94>)
    1572:	2101      	movs	r1, #1
    1574:	234c      	movs	r3, #76	; 0x4c
    1576:	54d1      	strb	r1, [r2, r3]
			total_bytes = serial_received_bytes_counter - 2;
    1578:	4b05      	ldr	r3, [pc, #20]	; (1590 <serial_rx_cb+0x90>)
    157a:	785b      	ldrb	r3, [r3, #1]
    157c:	3b02      	subs	r3, #2
    157e:	b2db      	uxtb	r3, r3
    1580:	314c      	adds	r1, #76	; 0x4c
    1582:	5453      	strb	r3, [r2, r1]
    1584:	e7ea      	b.n	155c <serial_rx_cb+0x5c>
    1586:	46c0      	nop			; (mov r8, r8)
    1588:	20000260 	.word	0x20000260
    158c:	000006b1 	.word	0x000006b1
    1590:	20000148 	.word	0x20000148
    1594:	200001c8 	.word	0x200001c8

00001598 <uart_init>:

void uart_init(){
    1598:	b570      	push	{r4, r5, r6, lr}
	
	usart_async_register_callback(&USART_0, USART_ASYNC_TXC_CB, serial_tx_cb);
    159a:	4c07      	ldr	r4, [pc, #28]	; (15b8 <uart_init+0x20>)
    159c:	4a07      	ldr	r2, [pc, #28]	; (15bc <uart_init+0x24>)
    159e:	2101      	movs	r1, #1
    15a0:	0020      	movs	r0, r4
    15a2:	4d07      	ldr	r5, [pc, #28]	; (15c0 <uart_init+0x28>)
    15a4:	47a8      	blx	r5
	usart_async_register_callback(&USART_0, USART_ASYNC_RXC_CB, serial_rx_cb);
    15a6:	4a07      	ldr	r2, [pc, #28]	; (15c4 <uart_init+0x2c>)
    15a8:	2100      	movs	r1, #0
    15aa:	0020      	movs	r0, r4
    15ac:	47a8      	blx	r5
	usart_async_enable(&USART_0);
    15ae:	0020      	movs	r0, r4
    15b0:	4b05      	ldr	r3, [pc, #20]	; (15c8 <uart_init+0x30>)
    15b2:	4798      	blx	r3
	
}
    15b4:	bd70      	pop	{r4, r5, r6, pc}
    15b6:	46c0      	nop			; (mov r8, r8)
    15b8:	20000260 	.word	0x20000260
    15bc:	000014fd 	.word	0x000014fd
    15c0:	00000ab5 	.word	0x00000ab5
    15c4:	00001501 	.word	0x00001501
    15c8:	00000a89 	.word	0x00000a89

000015cc <main>:

int main(void)
{
    15cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    15ce:	4b25      	ldr	r3, [pc, #148]	; (1664 <main+0x98>)
    15d0:	4798      	blx	r3
	uart_init();
    15d2:	4b25      	ldr	r3, [pc, #148]	; (1668 <main+0x9c>)
    15d4:	4798      	blx	r3
	

	/* Replace with your application code */
	while (1) {
		
		if(serial_receiving == 1)
    15d6:	4f25      	ldr	r7, [pc, #148]	; (166c <main+0xa0>)
		{
			if(serial_complete == 1)
    15d8:	4d25      	ldr	r5, [pc, #148]	; (1670 <main+0xa4>)
				if(rx_buffer[0] == 'o' && rx_buffer[1] == 'f' && rx_buffer[2] =='f'){
					gpio_set_pin_level(relay_signal, false);
				}
				
				//copy message to tx buffer
				memcpy(&tx_buffer[14], &rx_buffer[0], SERIAL_BUF_SIZE);
    15da:	4e26      	ldr	r6, [pc, #152]	; (1674 <main+0xa8>)
    15dc:	360e      	adds	r6, #14
    15de:	1d3c      	adds	r4, r7, #4
    15e0:	e018      	b.n	1614 <main+0x48>
				if(rx_buffer[0] == 'o' && rx_buffer[1] == 'n'){
    15e2:	4b22      	ldr	r3, [pc, #136]	; (166c <main+0xa0>)
    15e4:	795b      	ldrb	r3, [r3, #5]
    15e6:	2b6e      	cmp	r3, #110	; 0x6e
    15e8:	d12a      	bne.n	1640 <main+0x74>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    15ea:	3a78      	subs	r2, #120	; 0x78
    15ec:	618a      	str	r2, [r1, #24]
    15ee:	e027      	b.n	1640 <main+0x74>
				memcpy(&tx_buffer[14], &rx_buffer[0], SERIAL_BUF_SIZE);
    15f0:	22c8      	movs	r2, #200	; 0xc8
    15f2:	0021      	movs	r1, r4
    15f4:	0030      	movs	r0, r6
    15f6:	4b20      	ldr	r3, [pc, #128]	; (1678 <main+0xac>)
    15f8:	4798      	blx	r3
				//print
				io_write(&USART_0.io, tx_buffer, total_bytes + 16);
    15fa:	234d      	movs	r3, #77	; 0x4d
    15fc:	4a1c      	ldr	r2, [pc, #112]	; (1670 <main+0xa4>)
    15fe:	5cd2      	ldrb	r2, [r2, r3]
    1600:	3210      	adds	r2, #16
    1602:	491c      	ldr	r1, [pc, #112]	; (1674 <main+0xa8>)
    1604:	481d      	ldr	r0, [pc, #116]	; (167c <main+0xb0>)
    1606:	4b1e      	ldr	r3, [pc, #120]	; (1680 <main+0xb4>)
    1608:	4798      	blx	r3
				//clear memory
				memset(&rx_buffer, 0x00, SERIAL_BUF_SIZE);
    160a:	22c8      	movs	r2, #200	; 0xc8
    160c:	2100      	movs	r1, #0
    160e:	0020      	movs	r0, r4
    1610:	4b1c      	ldr	r3, [pc, #112]	; (1684 <main+0xb8>)
    1612:	4798      	blx	r3
			if(serial_complete == 1)
    1614:	224c      	movs	r2, #76	; 0x4c
		if(serial_receiving == 1)
    1616:	783b      	ldrb	r3, [r7, #0]
    1618:	2b01      	cmp	r3, #1
    161a:	d1fc      	bne.n	1616 <main+0x4a>
			if(serial_complete == 1)
    161c:	5cab      	ldrb	r3, [r5, r2]
    161e:	2b01      	cmp	r3, #1
    1620:	d1f9      	bne.n	1616 <main+0x4a>
				serial_receiving = 0;
    1622:	4b12      	ldr	r3, [pc, #72]	; (166c <main+0xa0>)
    1624:	2200      	movs	r2, #0
    1626:	701a      	strb	r2, [r3, #0]
				serial_complete = 0;
    1628:	214c      	movs	r1, #76	; 0x4c
    162a:	4811      	ldr	r0, [pc, #68]	; (1670 <main+0xa4>)
    162c:	5442      	strb	r2, [r0, r1]
    162e:	2080      	movs	r0, #128	; 0x80
    1630:	03c0      	lsls	r0, r0, #15
    1632:	3298      	adds	r2, #152	; 0x98
    1634:	21c0      	movs	r1, #192	; 0xc0
    1636:	05c9      	lsls	r1, r1, #23
    1638:	5088      	str	r0, [r1, r2]
				if(rx_buffer[0] == 'o' && rx_buffer[1] == 'n'){
    163a:	791b      	ldrb	r3, [r3, #4]
    163c:	2b6f      	cmp	r3, #111	; 0x6f
    163e:	d0d0      	beq.n	15e2 <main+0x16>
				if(rx_buffer[0] == 'o' && rx_buffer[1] == 'f' && rx_buffer[2] =='f'){
    1640:	4b0a      	ldr	r3, [pc, #40]	; (166c <main+0xa0>)
    1642:	791b      	ldrb	r3, [r3, #4]
    1644:	2b6f      	cmp	r3, #111	; 0x6f
    1646:	d1d3      	bne.n	15f0 <main+0x24>
    1648:	4b08      	ldr	r3, [pc, #32]	; (166c <main+0xa0>)
    164a:	795b      	ldrb	r3, [r3, #5]
    164c:	2b66      	cmp	r3, #102	; 0x66
    164e:	d1cf      	bne.n	15f0 <main+0x24>
    1650:	4b06      	ldr	r3, [pc, #24]	; (166c <main+0xa0>)
    1652:	799b      	ldrb	r3, [r3, #6]
    1654:	2b66      	cmp	r3, #102	; 0x66
    1656:	d1cb      	bne.n	15f0 <main+0x24>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1658:	2220      	movs	r2, #32
    165a:	23c0      	movs	r3, #192	; 0xc0
    165c:	05db      	lsls	r3, r3, #23
    165e:	615a      	str	r2, [r3, #20]
    1660:	e7c6      	b.n	15f0 <main+0x24>
    1662:	46c0      	nop			; (mov r8, r8)
    1664:	0000011d 	.word	0x0000011d
    1668:	00001599 	.word	0x00001599
    166c:	20000148 	.word	0x20000148
    1670:	200001c8 	.word	0x200001c8
    1674:	20000014 	.word	0x20000014
    1678:	00001f45 	.word	0x00001f45
    167c:	20000260 	.word	0x20000260
    1680:	0000067d 	.word	0x0000067d
    1684:	00001f57 	.word	0x00001f57

00001688 <__aeabi_f2uiz>:
    1688:	219e      	movs	r1, #158	; 0x9e
    168a:	b510      	push	{r4, lr}
    168c:	05c9      	lsls	r1, r1, #23
    168e:	1c04      	adds	r4, r0, #0
    1690:	f000 fb64 	bl	1d5c <__aeabi_fcmpge>
    1694:	2800      	cmp	r0, #0
    1696:	d103      	bne.n	16a0 <__aeabi_f2uiz+0x18>
    1698:	1c20      	adds	r0, r4, #0
    169a:	f000 fac9 	bl	1c30 <__aeabi_f2iz>
    169e:	bd10      	pop	{r4, pc}
    16a0:	219e      	movs	r1, #158	; 0x9e
    16a2:	1c20      	adds	r0, r4, #0
    16a4:	05c9      	lsls	r1, r1, #23
    16a6:	f000 f927 	bl	18f8 <__aeabi_fsub>
    16aa:	f000 fac1 	bl	1c30 <__aeabi_f2iz>
    16ae:	2380      	movs	r3, #128	; 0x80
    16b0:	061b      	lsls	r3, r3, #24
    16b2:	469c      	mov	ip, r3
    16b4:	4460      	add	r0, ip
    16b6:	e7f2      	b.n	169e <__aeabi_f2uiz+0x16>

000016b8 <__aeabi_fmul>:
    16b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16ba:	4657      	mov	r7, sl
    16bc:	464e      	mov	r6, r9
    16be:	4645      	mov	r5, r8
    16c0:	46de      	mov	lr, fp
    16c2:	b5e0      	push	{r5, r6, r7, lr}
    16c4:	0247      	lsls	r7, r0, #9
    16c6:	0046      	lsls	r6, r0, #1
    16c8:	4688      	mov	r8, r1
    16ca:	0a7f      	lsrs	r7, r7, #9
    16cc:	0e36      	lsrs	r6, r6, #24
    16ce:	0fc4      	lsrs	r4, r0, #31
    16d0:	2e00      	cmp	r6, #0
    16d2:	d047      	beq.n	1764 <__aeabi_fmul+0xac>
    16d4:	2eff      	cmp	r6, #255	; 0xff
    16d6:	d024      	beq.n	1722 <__aeabi_fmul+0x6a>
    16d8:	00fb      	lsls	r3, r7, #3
    16da:	2780      	movs	r7, #128	; 0x80
    16dc:	04ff      	lsls	r7, r7, #19
    16de:	431f      	orrs	r7, r3
    16e0:	2300      	movs	r3, #0
    16e2:	4699      	mov	r9, r3
    16e4:	469a      	mov	sl, r3
    16e6:	3e7f      	subs	r6, #127	; 0x7f
    16e8:	4643      	mov	r3, r8
    16ea:	025d      	lsls	r5, r3, #9
    16ec:	0058      	lsls	r0, r3, #1
    16ee:	0fdb      	lsrs	r3, r3, #31
    16f0:	0a6d      	lsrs	r5, r5, #9
    16f2:	0e00      	lsrs	r0, r0, #24
    16f4:	4698      	mov	r8, r3
    16f6:	d043      	beq.n	1780 <__aeabi_fmul+0xc8>
    16f8:	28ff      	cmp	r0, #255	; 0xff
    16fa:	d03b      	beq.n	1774 <__aeabi_fmul+0xbc>
    16fc:	00eb      	lsls	r3, r5, #3
    16fe:	2580      	movs	r5, #128	; 0x80
    1700:	2200      	movs	r2, #0
    1702:	04ed      	lsls	r5, r5, #19
    1704:	431d      	orrs	r5, r3
    1706:	387f      	subs	r0, #127	; 0x7f
    1708:	1836      	adds	r6, r6, r0
    170a:	1c73      	adds	r3, r6, #1
    170c:	4641      	mov	r1, r8
    170e:	469b      	mov	fp, r3
    1710:	464b      	mov	r3, r9
    1712:	4061      	eors	r1, r4
    1714:	4313      	orrs	r3, r2
    1716:	2b0f      	cmp	r3, #15
    1718:	d864      	bhi.n	17e4 <__aeabi_fmul+0x12c>
    171a:	4875      	ldr	r0, [pc, #468]	; (18f0 <__aeabi_fmul+0x238>)
    171c:	009b      	lsls	r3, r3, #2
    171e:	58c3      	ldr	r3, [r0, r3]
    1720:	469f      	mov	pc, r3
    1722:	2f00      	cmp	r7, #0
    1724:	d142      	bne.n	17ac <__aeabi_fmul+0xf4>
    1726:	2308      	movs	r3, #8
    1728:	4699      	mov	r9, r3
    172a:	3b06      	subs	r3, #6
    172c:	26ff      	movs	r6, #255	; 0xff
    172e:	469a      	mov	sl, r3
    1730:	e7da      	b.n	16e8 <__aeabi_fmul+0x30>
    1732:	4641      	mov	r1, r8
    1734:	2a02      	cmp	r2, #2
    1736:	d028      	beq.n	178a <__aeabi_fmul+0xd2>
    1738:	2a03      	cmp	r2, #3
    173a:	d100      	bne.n	173e <__aeabi_fmul+0x86>
    173c:	e0ce      	b.n	18dc <__aeabi_fmul+0x224>
    173e:	2a01      	cmp	r2, #1
    1740:	d000      	beq.n	1744 <__aeabi_fmul+0x8c>
    1742:	e0ac      	b.n	189e <__aeabi_fmul+0x1e6>
    1744:	4011      	ands	r1, r2
    1746:	2000      	movs	r0, #0
    1748:	2200      	movs	r2, #0
    174a:	b2cc      	uxtb	r4, r1
    174c:	0240      	lsls	r0, r0, #9
    174e:	05d2      	lsls	r2, r2, #23
    1750:	0a40      	lsrs	r0, r0, #9
    1752:	07e4      	lsls	r4, r4, #31
    1754:	4310      	orrs	r0, r2
    1756:	4320      	orrs	r0, r4
    1758:	bc3c      	pop	{r2, r3, r4, r5}
    175a:	4690      	mov	r8, r2
    175c:	4699      	mov	r9, r3
    175e:	46a2      	mov	sl, r4
    1760:	46ab      	mov	fp, r5
    1762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1764:	2f00      	cmp	r7, #0
    1766:	d115      	bne.n	1794 <__aeabi_fmul+0xdc>
    1768:	2304      	movs	r3, #4
    176a:	4699      	mov	r9, r3
    176c:	3b03      	subs	r3, #3
    176e:	2600      	movs	r6, #0
    1770:	469a      	mov	sl, r3
    1772:	e7b9      	b.n	16e8 <__aeabi_fmul+0x30>
    1774:	20ff      	movs	r0, #255	; 0xff
    1776:	2202      	movs	r2, #2
    1778:	2d00      	cmp	r5, #0
    177a:	d0c5      	beq.n	1708 <__aeabi_fmul+0x50>
    177c:	2203      	movs	r2, #3
    177e:	e7c3      	b.n	1708 <__aeabi_fmul+0x50>
    1780:	2d00      	cmp	r5, #0
    1782:	d119      	bne.n	17b8 <__aeabi_fmul+0x100>
    1784:	2000      	movs	r0, #0
    1786:	2201      	movs	r2, #1
    1788:	e7be      	b.n	1708 <__aeabi_fmul+0x50>
    178a:	2401      	movs	r4, #1
    178c:	22ff      	movs	r2, #255	; 0xff
    178e:	400c      	ands	r4, r1
    1790:	2000      	movs	r0, #0
    1792:	e7db      	b.n	174c <__aeabi_fmul+0x94>
    1794:	0038      	movs	r0, r7
    1796:	f000 faeb 	bl	1d70 <__clzsi2>
    179a:	2676      	movs	r6, #118	; 0x76
    179c:	1f43      	subs	r3, r0, #5
    179e:	409f      	lsls	r7, r3
    17a0:	2300      	movs	r3, #0
    17a2:	4276      	negs	r6, r6
    17a4:	1a36      	subs	r6, r6, r0
    17a6:	4699      	mov	r9, r3
    17a8:	469a      	mov	sl, r3
    17aa:	e79d      	b.n	16e8 <__aeabi_fmul+0x30>
    17ac:	230c      	movs	r3, #12
    17ae:	4699      	mov	r9, r3
    17b0:	3b09      	subs	r3, #9
    17b2:	26ff      	movs	r6, #255	; 0xff
    17b4:	469a      	mov	sl, r3
    17b6:	e797      	b.n	16e8 <__aeabi_fmul+0x30>
    17b8:	0028      	movs	r0, r5
    17ba:	f000 fad9 	bl	1d70 <__clzsi2>
    17be:	1f43      	subs	r3, r0, #5
    17c0:	409d      	lsls	r5, r3
    17c2:	2376      	movs	r3, #118	; 0x76
    17c4:	425b      	negs	r3, r3
    17c6:	1a18      	subs	r0, r3, r0
    17c8:	2200      	movs	r2, #0
    17ca:	e79d      	b.n	1708 <__aeabi_fmul+0x50>
    17cc:	2080      	movs	r0, #128	; 0x80
    17ce:	2400      	movs	r4, #0
    17d0:	03c0      	lsls	r0, r0, #15
    17d2:	22ff      	movs	r2, #255	; 0xff
    17d4:	e7ba      	b.n	174c <__aeabi_fmul+0x94>
    17d6:	003d      	movs	r5, r7
    17d8:	4652      	mov	r2, sl
    17da:	e7ab      	b.n	1734 <__aeabi_fmul+0x7c>
    17dc:	003d      	movs	r5, r7
    17de:	0021      	movs	r1, r4
    17e0:	4652      	mov	r2, sl
    17e2:	e7a7      	b.n	1734 <__aeabi_fmul+0x7c>
    17e4:	0c3b      	lsrs	r3, r7, #16
    17e6:	469c      	mov	ip, r3
    17e8:	042a      	lsls	r2, r5, #16
    17ea:	0c12      	lsrs	r2, r2, #16
    17ec:	0c2b      	lsrs	r3, r5, #16
    17ee:	0014      	movs	r4, r2
    17f0:	4660      	mov	r0, ip
    17f2:	4665      	mov	r5, ip
    17f4:	043f      	lsls	r7, r7, #16
    17f6:	0c3f      	lsrs	r7, r7, #16
    17f8:	437c      	muls	r4, r7
    17fa:	4342      	muls	r2, r0
    17fc:	435d      	muls	r5, r3
    17fe:	437b      	muls	r3, r7
    1800:	0c27      	lsrs	r7, r4, #16
    1802:	189b      	adds	r3, r3, r2
    1804:	18ff      	adds	r7, r7, r3
    1806:	42ba      	cmp	r2, r7
    1808:	d903      	bls.n	1812 <__aeabi_fmul+0x15a>
    180a:	2380      	movs	r3, #128	; 0x80
    180c:	025b      	lsls	r3, r3, #9
    180e:	469c      	mov	ip, r3
    1810:	4465      	add	r5, ip
    1812:	0424      	lsls	r4, r4, #16
    1814:	043a      	lsls	r2, r7, #16
    1816:	0c24      	lsrs	r4, r4, #16
    1818:	1912      	adds	r2, r2, r4
    181a:	0193      	lsls	r3, r2, #6
    181c:	1e5c      	subs	r4, r3, #1
    181e:	41a3      	sbcs	r3, r4
    1820:	0c3f      	lsrs	r7, r7, #16
    1822:	0e92      	lsrs	r2, r2, #26
    1824:	197d      	adds	r5, r7, r5
    1826:	431a      	orrs	r2, r3
    1828:	01ad      	lsls	r5, r5, #6
    182a:	4315      	orrs	r5, r2
    182c:	012b      	lsls	r3, r5, #4
    182e:	d504      	bpl.n	183a <__aeabi_fmul+0x182>
    1830:	2301      	movs	r3, #1
    1832:	465e      	mov	r6, fp
    1834:	086a      	lsrs	r2, r5, #1
    1836:	401d      	ands	r5, r3
    1838:	4315      	orrs	r5, r2
    183a:	0032      	movs	r2, r6
    183c:	327f      	adds	r2, #127	; 0x7f
    183e:	2a00      	cmp	r2, #0
    1840:	dd25      	ble.n	188e <__aeabi_fmul+0x1d6>
    1842:	076b      	lsls	r3, r5, #29
    1844:	d004      	beq.n	1850 <__aeabi_fmul+0x198>
    1846:	230f      	movs	r3, #15
    1848:	402b      	ands	r3, r5
    184a:	2b04      	cmp	r3, #4
    184c:	d000      	beq.n	1850 <__aeabi_fmul+0x198>
    184e:	3504      	adds	r5, #4
    1850:	012b      	lsls	r3, r5, #4
    1852:	d503      	bpl.n	185c <__aeabi_fmul+0x1a4>
    1854:	0032      	movs	r2, r6
    1856:	4b27      	ldr	r3, [pc, #156]	; (18f4 <__aeabi_fmul+0x23c>)
    1858:	3280      	adds	r2, #128	; 0x80
    185a:	401d      	ands	r5, r3
    185c:	2afe      	cmp	r2, #254	; 0xfe
    185e:	dc94      	bgt.n	178a <__aeabi_fmul+0xd2>
    1860:	2401      	movs	r4, #1
    1862:	01a8      	lsls	r0, r5, #6
    1864:	0a40      	lsrs	r0, r0, #9
    1866:	b2d2      	uxtb	r2, r2
    1868:	400c      	ands	r4, r1
    186a:	e76f      	b.n	174c <__aeabi_fmul+0x94>
    186c:	2080      	movs	r0, #128	; 0x80
    186e:	03c0      	lsls	r0, r0, #15
    1870:	4207      	tst	r7, r0
    1872:	d007      	beq.n	1884 <__aeabi_fmul+0x1cc>
    1874:	4205      	tst	r5, r0
    1876:	d105      	bne.n	1884 <__aeabi_fmul+0x1cc>
    1878:	4328      	orrs	r0, r5
    187a:	0240      	lsls	r0, r0, #9
    187c:	0a40      	lsrs	r0, r0, #9
    187e:	4644      	mov	r4, r8
    1880:	22ff      	movs	r2, #255	; 0xff
    1882:	e763      	b.n	174c <__aeabi_fmul+0x94>
    1884:	4338      	orrs	r0, r7
    1886:	0240      	lsls	r0, r0, #9
    1888:	0a40      	lsrs	r0, r0, #9
    188a:	22ff      	movs	r2, #255	; 0xff
    188c:	e75e      	b.n	174c <__aeabi_fmul+0x94>
    188e:	2401      	movs	r4, #1
    1890:	1aa3      	subs	r3, r4, r2
    1892:	2b1b      	cmp	r3, #27
    1894:	dd05      	ble.n	18a2 <__aeabi_fmul+0x1ea>
    1896:	400c      	ands	r4, r1
    1898:	2200      	movs	r2, #0
    189a:	2000      	movs	r0, #0
    189c:	e756      	b.n	174c <__aeabi_fmul+0x94>
    189e:	465e      	mov	r6, fp
    18a0:	e7cb      	b.n	183a <__aeabi_fmul+0x182>
    18a2:	002a      	movs	r2, r5
    18a4:	2020      	movs	r0, #32
    18a6:	40da      	lsrs	r2, r3
    18a8:	1ac3      	subs	r3, r0, r3
    18aa:	409d      	lsls	r5, r3
    18ac:	002b      	movs	r3, r5
    18ae:	1e5d      	subs	r5, r3, #1
    18b0:	41ab      	sbcs	r3, r5
    18b2:	4313      	orrs	r3, r2
    18b4:	075a      	lsls	r2, r3, #29
    18b6:	d004      	beq.n	18c2 <__aeabi_fmul+0x20a>
    18b8:	220f      	movs	r2, #15
    18ba:	401a      	ands	r2, r3
    18bc:	2a04      	cmp	r2, #4
    18be:	d000      	beq.n	18c2 <__aeabi_fmul+0x20a>
    18c0:	3304      	adds	r3, #4
    18c2:	015a      	lsls	r2, r3, #5
    18c4:	d504      	bpl.n	18d0 <__aeabi_fmul+0x218>
    18c6:	2401      	movs	r4, #1
    18c8:	2201      	movs	r2, #1
    18ca:	400c      	ands	r4, r1
    18cc:	2000      	movs	r0, #0
    18ce:	e73d      	b.n	174c <__aeabi_fmul+0x94>
    18d0:	2401      	movs	r4, #1
    18d2:	019b      	lsls	r3, r3, #6
    18d4:	0a58      	lsrs	r0, r3, #9
    18d6:	400c      	ands	r4, r1
    18d8:	2200      	movs	r2, #0
    18da:	e737      	b.n	174c <__aeabi_fmul+0x94>
    18dc:	2080      	movs	r0, #128	; 0x80
    18de:	2401      	movs	r4, #1
    18e0:	03c0      	lsls	r0, r0, #15
    18e2:	4328      	orrs	r0, r5
    18e4:	0240      	lsls	r0, r0, #9
    18e6:	0a40      	lsrs	r0, r0, #9
    18e8:	400c      	ands	r4, r1
    18ea:	22ff      	movs	r2, #255	; 0xff
    18ec:	e72e      	b.n	174c <__aeabi_fmul+0x94>
    18ee:	46c0      	nop			; (mov r8, r8)
    18f0:	00002080 	.word	0x00002080
    18f4:	f7ffffff 	.word	0xf7ffffff

000018f8 <__aeabi_fsub>:
    18f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    18fa:	464f      	mov	r7, r9
    18fc:	46d6      	mov	lr, sl
    18fe:	4646      	mov	r6, r8
    1900:	0044      	lsls	r4, r0, #1
    1902:	b5c0      	push	{r6, r7, lr}
    1904:	0fc2      	lsrs	r2, r0, #31
    1906:	0247      	lsls	r7, r0, #9
    1908:	0248      	lsls	r0, r1, #9
    190a:	0a40      	lsrs	r0, r0, #9
    190c:	4684      	mov	ip, r0
    190e:	4666      	mov	r6, ip
    1910:	0a7b      	lsrs	r3, r7, #9
    1912:	0048      	lsls	r0, r1, #1
    1914:	0fc9      	lsrs	r1, r1, #31
    1916:	469a      	mov	sl, r3
    1918:	0e24      	lsrs	r4, r4, #24
    191a:	0015      	movs	r5, r2
    191c:	00db      	lsls	r3, r3, #3
    191e:	0e00      	lsrs	r0, r0, #24
    1920:	4689      	mov	r9, r1
    1922:	00f6      	lsls	r6, r6, #3
    1924:	28ff      	cmp	r0, #255	; 0xff
    1926:	d100      	bne.n	192a <__aeabi_fsub+0x32>
    1928:	e08f      	b.n	1a4a <__aeabi_fsub+0x152>
    192a:	2101      	movs	r1, #1
    192c:	464f      	mov	r7, r9
    192e:	404f      	eors	r7, r1
    1930:	0039      	movs	r1, r7
    1932:	4291      	cmp	r1, r2
    1934:	d066      	beq.n	1a04 <__aeabi_fsub+0x10c>
    1936:	1a22      	subs	r2, r4, r0
    1938:	2a00      	cmp	r2, #0
    193a:	dc00      	bgt.n	193e <__aeabi_fsub+0x46>
    193c:	e09d      	b.n	1a7a <__aeabi_fsub+0x182>
    193e:	2800      	cmp	r0, #0
    1940:	d13d      	bne.n	19be <__aeabi_fsub+0xc6>
    1942:	2e00      	cmp	r6, #0
    1944:	d100      	bne.n	1948 <__aeabi_fsub+0x50>
    1946:	e08b      	b.n	1a60 <__aeabi_fsub+0x168>
    1948:	1e51      	subs	r1, r2, #1
    194a:	2900      	cmp	r1, #0
    194c:	d000      	beq.n	1950 <__aeabi_fsub+0x58>
    194e:	e0b5      	b.n	1abc <__aeabi_fsub+0x1c4>
    1950:	2401      	movs	r4, #1
    1952:	1b9b      	subs	r3, r3, r6
    1954:	015a      	lsls	r2, r3, #5
    1956:	d544      	bpl.n	19e2 <__aeabi_fsub+0xea>
    1958:	019b      	lsls	r3, r3, #6
    195a:	099f      	lsrs	r7, r3, #6
    195c:	0038      	movs	r0, r7
    195e:	f000 fa07 	bl	1d70 <__clzsi2>
    1962:	3805      	subs	r0, #5
    1964:	4087      	lsls	r7, r0
    1966:	4284      	cmp	r4, r0
    1968:	dd00      	ble.n	196c <__aeabi_fsub+0x74>
    196a:	e096      	b.n	1a9a <__aeabi_fsub+0x1a2>
    196c:	1b04      	subs	r4, r0, r4
    196e:	003a      	movs	r2, r7
    1970:	2020      	movs	r0, #32
    1972:	3401      	adds	r4, #1
    1974:	40e2      	lsrs	r2, r4
    1976:	1b04      	subs	r4, r0, r4
    1978:	40a7      	lsls	r7, r4
    197a:	003b      	movs	r3, r7
    197c:	1e5f      	subs	r7, r3, #1
    197e:	41bb      	sbcs	r3, r7
    1980:	2400      	movs	r4, #0
    1982:	4313      	orrs	r3, r2
    1984:	075a      	lsls	r2, r3, #29
    1986:	d004      	beq.n	1992 <__aeabi_fsub+0x9a>
    1988:	220f      	movs	r2, #15
    198a:	401a      	ands	r2, r3
    198c:	2a04      	cmp	r2, #4
    198e:	d000      	beq.n	1992 <__aeabi_fsub+0x9a>
    1990:	3304      	adds	r3, #4
    1992:	015a      	lsls	r2, r3, #5
    1994:	d527      	bpl.n	19e6 <__aeabi_fsub+0xee>
    1996:	3401      	adds	r4, #1
    1998:	2cff      	cmp	r4, #255	; 0xff
    199a:	d100      	bne.n	199e <__aeabi_fsub+0xa6>
    199c:	e079      	b.n	1a92 <__aeabi_fsub+0x19a>
    199e:	2201      	movs	r2, #1
    19a0:	019b      	lsls	r3, r3, #6
    19a2:	0a5b      	lsrs	r3, r3, #9
    19a4:	b2e4      	uxtb	r4, r4
    19a6:	402a      	ands	r2, r5
    19a8:	025b      	lsls	r3, r3, #9
    19aa:	05e4      	lsls	r4, r4, #23
    19ac:	0a58      	lsrs	r0, r3, #9
    19ae:	07d2      	lsls	r2, r2, #31
    19b0:	4320      	orrs	r0, r4
    19b2:	4310      	orrs	r0, r2
    19b4:	bc1c      	pop	{r2, r3, r4}
    19b6:	4690      	mov	r8, r2
    19b8:	4699      	mov	r9, r3
    19ba:	46a2      	mov	sl, r4
    19bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19be:	2cff      	cmp	r4, #255	; 0xff
    19c0:	d0e0      	beq.n	1984 <__aeabi_fsub+0x8c>
    19c2:	2180      	movs	r1, #128	; 0x80
    19c4:	04c9      	lsls	r1, r1, #19
    19c6:	430e      	orrs	r6, r1
    19c8:	2a1b      	cmp	r2, #27
    19ca:	dc7b      	bgt.n	1ac4 <__aeabi_fsub+0x1cc>
    19cc:	0031      	movs	r1, r6
    19ce:	2020      	movs	r0, #32
    19d0:	40d1      	lsrs	r1, r2
    19d2:	1a82      	subs	r2, r0, r2
    19d4:	4096      	lsls	r6, r2
    19d6:	1e72      	subs	r2, r6, #1
    19d8:	4196      	sbcs	r6, r2
    19da:	430e      	orrs	r6, r1
    19dc:	1b9b      	subs	r3, r3, r6
    19de:	015a      	lsls	r2, r3, #5
    19e0:	d4ba      	bmi.n	1958 <__aeabi_fsub+0x60>
    19e2:	075a      	lsls	r2, r3, #29
    19e4:	d1d0      	bne.n	1988 <__aeabi_fsub+0x90>
    19e6:	2201      	movs	r2, #1
    19e8:	08df      	lsrs	r7, r3, #3
    19ea:	402a      	ands	r2, r5
    19ec:	2cff      	cmp	r4, #255	; 0xff
    19ee:	d133      	bne.n	1a58 <__aeabi_fsub+0x160>
    19f0:	2f00      	cmp	r7, #0
    19f2:	d100      	bne.n	19f6 <__aeabi_fsub+0xfe>
    19f4:	e0a8      	b.n	1b48 <__aeabi_fsub+0x250>
    19f6:	2380      	movs	r3, #128	; 0x80
    19f8:	03db      	lsls	r3, r3, #15
    19fa:	433b      	orrs	r3, r7
    19fc:	025b      	lsls	r3, r3, #9
    19fe:	0a5b      	lsrs	r3, r3, #9
    1a00:	24ff      	movs	r4, #255	; 0xff
    1a02:	e7d1      	b.n	19a8 <__aeabi_fsub+0xb0>
    1a04:	1a21      	subs	r1, r4, r0
    1a06:	2900      	cmp	r1, #0
    1a08:	dd4c      	ble.n	1aa4 <__aeabi_fsub+0x1ac>
    1a0a:	2800      	cmp	r0, #0
    1a0c:	d02a      	beq.n	1a64 <__aeabi_fsub+0x16c>
    1a0e:	2cff      	cmp	r4, #255	; 0xff
    1a10:	d0b8      	beq.n	1984 <__aeabi_fsub+0x8c>
    1a12:	2080      	movs	r0, #128	; 0x80
    1a14:	04c0      	lsls	r0, r0, #19
    1a16:	4306      	orrs	r6, r0
    1a18:	291b      	cmp	r1, #27
    1a1a:	dd00      	ble.n	1a1e <__aeabi_fsub+0x126>
    1a1c:	e0af      	b.n	1b7e <__aeabi_fsub+0x286>
    1a1e:	0030      	movs	r0, r6
    1a20:	2720      	movs	r7, #32
    1a22:	40c8      	lsrs	r0, r1
    1a24:	1a79      	subs	r1, r7, r1
    1a26:	408e      	lsls	r6, r1
    1a28:	1e71      	subs	r1, r6, #1
    1a2a:	418e      	sbcs	r6, r1
    1a2c:	4306      	orrs	r6, r0
    1a2e:	199b      	adds	r3, r3, r6
    1a30:	0159      	lsls	r1, r3, #5
    1a32:	d5d6      	bpl.n	19e2 <__aeabi_fsub+0xea>
    1a34:	3401      	adds	r4, #1
    1a36:	2cff      	cmp	r4, #255	; 0xff
    1a38:	d100      	bne.n	1a3c <__aeabi_fsub+0x144>
    1a3a:	e085      	b.n	1b48 <__aeabi_fsub+0x250>
    1a3c:	2201      	movs	r2, #1
    1a3e:	497a      	ldr	r1, [pc, #488]	; (1c28 <__aeabi_fsub+0x330>)
    1a40:	401a      	ands	r2, r3
    1a42:	085b      	lsrs	r3, r3, #1
    1a44:	400b      	ands	r3, r1
    1a46:	4313      	orrs	r3, r2
    1a48:	e79c      	b.n	1984 <__aeabi_fsub+0x8c>
    1a4a:	2e00      	cmp	r6, #0
    1a4c:	d000      	beq.n	1a50 <__aeabi_fsub+0x158>
    1a4e:	e770      	b.n	1932 <__aeabi_fsub+0x3a>
    1a50:	e76b      	b.n	192a <__aeabi_fsub+0x32>
    1a52:	1e3b      	subs	r3, r7, #0
    1a54:	d1c5      	bne.n	19e2 <__aeabi_fsub+0xea>
    1a56:	2200      	movs	r2, #0
    1a58:	027b      	lsls	r3, r7, #9
    1a5a:	0a5b      	lsrs	r3, r3, #9
    1a5c:	b2e4      	uxtb	r4, r4
    1a5e:	e7a3      	b.n	19a8 <__aeabi_fsub+0xb0>
    1a60:	0014      	movs	r4, r2
    1a62:	e78f      	b.n	1984 <__aeabi_fsub+0x8c>
    1a64:	2e00      	cmp	r6, #0
    1a66:	d04d      	beq.n	1b04 <__aeabi_fsub+0x20c>
    1a68:	1e48      	subs	r0, r1, #1
    1a6a:	2800      	cmp	r0, #0
    1a6c:	d157      	bne.n	1b1e <__aeabi_fsub+0x226>
    1a6e:	199b      	adds	r3, r3, r6
    1a70:	2401      	movs	r4, #1
    1a72:	015a      	lsls	r2, r3, #5
    1a74:	d5b5      	bpl.n	19e2 <__aeabi_fsub+0xea>
    1a76:	2402      	movs	r4, #2
    1a78:	e7e0      	b.n	1a3c <__aeabi_fsub+0x144>
    1a7a:	2a00      	cmp	r2, #0
    1a7c:	d125      	bne.n	1aca <__aeabi_fsub+0x1d2>
    1a7e:	1c62      	adds	r2, r4, #1
    1a80:	b2d2      	uxtb	r2, r2
    1a82:	2a01      	cmp	r2, #1
    1a84:	dd72      	ble.n	1b6c <__aeabi_fsub+0x274>
    1a86:	1b9f      	subs	r7, r3, r6
    1a88:	017a      	lsls	r2, r7, #5
    1a8a:	d535      	bpl.n	1af8 <__aeabi_fsub+0x200>
    1a8c:	1af7      	subs	r7, r6, r3
    1a8e:	000d      	movs	r5, r1
    1a90:	e764      	b.n	195c <__aeabi_fsub+0x64>
    1a92:	2201      	movs	r2, #1
    1a94:	2300      	movs	r3, #0
    1a96:	402a      	ands	r2, r5
    1a98:	e786      	b.n	19a8 <__aeabi_fsub+0xb0>
    1a9a:	003b      	movs	r3, r7
    1a9c:	4a63      	ldr	r2, [pc, #396]	; (1c2c <__aeabi_fsub+0x334>)
    1a9e:	1a24      	subs	r4, r4, r0
    1aa0:	4013      	ands	r3, r2
    1aa2:	e76f      	b.n	1984 <__aeabi_fsub+0x8c>
    1aa4:	2900      	cmp	r1, #0
    1aa6:	d16c      	bne.n	1b82 <__aeabi_fsub+0x28a>
    1aa8:	1c61      	adds	r1, r4, #1
    1aaa:	b2c8      	uxtb	r0, r1
    1aac:	2801      	cmp	r0, #1
    1aae:	dd4e      	ble.n	1b4e <__aeabi_fsub+0x256>
    1ab0:	29ff      	cmp	r1, #255	; 0xff
    1ab2:	d049      	beq.n	1b48 <__aeabi_fsub+0x250>
    1ab4:	199b      	adds	r3, r3, r6
    1ab6:	085b      	lsrs	r3, r3, #1
    1ab8:	000c      	movs	r4, r1
    1aba:	e763      	b.n	1984 <__aeabi_fsub+0x8c>
    1abc:	2aff      	cmp	r2, #255	; 0xff
    1abe:	d041      	beq.n	1b44 <__aeabi_fsub+0x24c>
    1ac0:	000a      	movs	r2, r1
    1ac2:	e781      	b.n	19c8 <__aeabi_fsub+0xd0>
    1ac4:	2601      	movs	r6, #1
    1ac6:	1b9b      	subs	r3, r3, r6
    1ac8:	e789      	b.n	19de <__aeabi_fsub+0xe6>
    1aca:	2c00      	cmp	r4, #0
    1acc:	d01c      	beq.n	1b08 <__aeabi_fsub+0x210>
    1ace:	28ff      	cmp	r0, #255	; 0xff
    1ad0:	d021      	beq.n	1b16 <__aeabi_fsub+0x21e>
    1ad2:	2480      	movs	r4, #128	; 0x80
    1ad4:	04e4      	lsls	r4, r4, #19
    1ad6:	4252      	negs	r2, r2
    1ad8:	4323      	orrs	r3, r4
    1ada:	2a1b      	cmp	r2, #27
    1adc:	dd00      	ble.n	1ae0 <__aeabi_fsub+0x1e8>
    1ade:	e096      	b.n	1c0e <__aeabi_fsub+0x316>
    1ae0:	001c      	movs	r4, r3
    1ae2:	2520      	movs	r5, #32
    1ae4:	40d4      	lsrs	r4, r2
    1ae6:	1aaa      	subs	r2, r5, r2
    1ae8:	4093      	lsls	r3, r2
    1aea:	1e5a      	subs	r2, r3, #1
    1aec:	4193      	sbcs	r3, r2
    1aee:	4323      	orrs	r3, r4
    1af0:	1af3      	subs	r3, r6, r3
    1af2:	0004      	movs	r4, r0
    1af4:	000d      	movs	r5, r1
    1af6:	e72d      	b.n	1954 <__aeabi_fsub+0x5c>
    1af8:	2f00      	cmp	r7, #0
    1afa:	d000      	beq.n	1afe <__aeabi_fsub+0x206>
    1afc:	e72e      	b.n	195c <__aeabi_fsub+0x64>
    1afe:	2200      	movs	r2, #0
    1b00:	2400      	movs	r4, #0
    1b02:	e7a9      	b.n	1a58 <__aeabi_fsub+0x160>
    1b04:	000c      	movs	r4, r1
    1b06:	e73d      	b.n	1984 <__aeabi_fsub+0x8c>
    1b08:	2b00      	cmp	r3, #0
    1b0a:	d058      	beq.n	1bbe <__aeabi_fsub+0x2c6>
    1b0c:	43d2      	mvns	r2, r2
    1b0e:	2a00      	cmp	r2, #0
    1b10:	d0ee      	beq.n	1af0 <__aeabi_fsub+0x1f8>
    1b12:	28ff      	cmp	r0, #255	; 0xff
    1b14:	d1e1      	bne.n	1ada <__aeabi_fsub+0x1e2>
    1b16:	0033      	movs	r3, r6
    1b18:	24ff      	movs	r4, #255	; 0xff
    1b1a:	000d      	movs	r5, r1
    1b1c:	e732      	b.n	1984 <__aeabi_fsub+0x8c>
    1b1e:	29ff      	cmp	r1, #255	; 0xff
    1b20:	d010      	beq.n	1b44 <__aeabi_fsub+0x24c>
    1b22:	0001      	movs	r1, r0
    1b24:	e778      	b.n	1a18 <__aeabi_fsub+0x120>
    1b26:	2b00      	cmp	r3, #0
    1b28:	d06e      	beq.n	1c08 <__aeabi_fsub+0x310>
    1b2a:	24ff      	movs	r4, #255	; 0xff
    1b2c:	2e00      	cmp	r6, #0
    1b2e:	d100      	bne.n	1b32 <__aeabi_fsub+0x23a>
    1b30:	e728      	b.n	1984 <__aeabi_fsub+0x8c>
    1b32:	2280      	movs	r2, #128	; 0x80
    1b34:	4651      	mov	r1, sl
    1b36:	03d2      	lsls	r2, r2, #15
    1b38:	4211      	tst	r1, r2
    1b3a:	d003      	beq.n	1b44 <__aeabi_fsub+0x24c>
    1b3c:	4661      	mov	r1, ip
    1b3e:	4211      	tst	r1, r2
    1b40:	d100      	bne.n	1b44 <__aeabi_fsub+0x24c>
    1b42:	0033      	movs	r3, r6
    1b44:	24ff      	movs	r4, #255	; 0xff
    1b46:	e71d      	b.n	1984 <__aeabi_fsub+0x8c>
    1b48:	24ff      	movs	r4, #255	; 0xff
    1b4a:	2300      	movs	r3, #0
    1b4c:	e72c      	b.n	19a8 <__aeabi_fsub+0xb0>
    1b4e:	2c00      	cmp	r4, #0
    1b50:	d1e9      	bne.n	1b26 <__aeabi_fsub+0x22e>
    1b52:	2b00      	cmp	r3, #0
    1b54:	d063      	beq.n	1c1e <__aeabi_fsub+0x326>
    1b56:	2e00      	cmp	r6, #0
    1b58:	d100      	bne.n	1b5c <__aeabi_fsub+0x264>
    1b5a:	e713      	b.n	1984 <__aeabi_fsub+0x8c>
    1b5c:	199b      	adds	r3, r3, r6
    1b5e:	015a      	lsls	r2, r3, #5
    1b60:	d400      	bmi.n	1b64 <__aeabi_fsub+0x26c>
    1b62:	e73e      	b.n	19e2 <__aeabi_fsub+0xea>
    1b64:	4a31      	ldr	r2, [pc, #196]	; (1c2c <__aeabi_fsub+0x334>)
    1b66:	000c      	movs	r4, r1
    1b68:	4013      	ands	r3, r2
    1b6a:	e70b      	b.n	1984 <__aeabi_fsub+0x8c>
    1b6c:	2c00      	cmp	r4, #0
    1b6e:	d11e      	bne.n	1bae <__aeabi_fsub+0x2b6>
    1b70:	2b00      	cmp	r3, #0
    1b72:	d12f      	bne.n	1bd4 <__aeabi_fsub+0x2dc>
    1b74:	2e00      	cmp	r6, #0
    1b76:	d04f      	beq.n	1c18 <__aeabi_fsub+0x320>
    1b78:	0033      	movs	r3, r6
    1b7a:	000d      	movs	r5, r1
    1b7c:	e702      	b.n	1984 <__aeabi_fsub+0x8c>
    1b7e:	2601      	movs	r6, #1
    1b80:	e755      	b.n	1a2e <__aeabi_fsub+0x136>
    1b82:	2c00      	cmp	r4, #0
    1b84:	d11f      	bne.n	1bc6 <__aeabi_fsub+0x2ce>
    1b86:	2b00      	cmp	r3, #0
    1b88:	d043      	beq.n	1c12 <__aeabi_fsub+0x31a>
    1b8a:	43c9      	mvns	r1, r1
    1b8c:	2900      	cmp	r1, #0
    1b8e:	d00b      	beq.n	1ba8 <__aeabi_fsub+0x2b0>
    1b90:	28ff      	cmp	r0, #255	; 0xff
    1b92:	d039      	beq.n	1c08 <__aeabi_fsub+0x310>
    1b94:	291b      	cmp	r1, #27
    1b96:	dc44      	bgt.n	1c22 <__aeabi_fsub+0x32a>
    1b98:	001c      	movs	r4, r3
    1b9a:	2720      	movs	r7, #32
    1b9c:	40cc      	lsrs	r4, r1
    1b9e:	1a79      	subs	r1, r7, r1
    1ba0:	408b      	lsls	r3, r1
    1ba2:	1e59      	subs	r1, r3, #1
    1ba4:	418b      	sbcs	r3, r1
    1ba6:	4323      	orrs	r3, r4
    1ba8:	199b      	adds	r3, r3, r6
    1baa:	0004      	movs	r4, r0
    1bac:	e740      	b.n	1a30 <__aeabi_fsub+0x138>
    1bae:	2b00      	cmp	r3, #0
    1bb0:	d11a      	bne.n	1be8 <__aeabi_fsub+0x2f0>
    1bb2:	2e00      	cmp	r6, #0
    1bb4:	d124      	bne.n	1c00 <__aeabi_fsub+0x308>
    1bb6:	2780      	movs	r7, #128	; 0x80
    1bb8:	2200      	movs	r2, #0
    1bba:	03ff      	lsls	r7, r7, #15
    1bbc:	e71b      	b.n	19f6 <__aeabi_fsub+0xfe>
    1bbe:	0033      	movs	r3, r6
    1bc0:	0004      	movs	r4, r0
    1bc2:	000d      	movs	r5, r1
    1bc4:	e6de      	b.n	1984 <__aeabi_fsub+0x8c>
    1bc6:	28ff      	cmp	r0, #255	; 0xff
    1bc8:	d01e      	beq.n	1c08 <__aeabi_fsub+0x310>
    1bca:	2480      	movs	r4, #128	; 0x80
    1bcc:	04e4      	lsls	r4, r4, #19
    1bce:	4249      	negs	r1, r1
    1bd0:	4323      	orrs	r3, r4
    1bd2:	e7df      	b.n	1b94 <__aeabi_fsub+0x29c>
    1bd4:	2e00      	cmp	r6, #0
    1bd6:	d100      	bne.n	1bda <__aeabi_fsub+0x2e2>
    1bd8:	e6d4      	b.n	1984 <__aeabi_fsub+0x8c>
    1bda:	1b9f      	subs	r7, r3, r6
    1bdc:	017a      	lsls	r2, r7, #5
    1bde:	d400      	bmi.n	1be2 <__aeabi_fsub+0x2ea>
    1be0:	e737      	b.n	1a52 <__aeabi_fsub+0x15a>
    1be2:	1af3      	subs	r3, r6, r3
    1be4:	000d      	movs	r5, r1
    1be6:	e6cd      	b.n	1984 <__aeabi_fsub+0x8c>
    1be8:	24ff      	movs	r4, #255	; 0xff
    1bea:	2e00      	cmp	r6, #0
    1bec:	d100      	bne.n	1bf0 <__aeabi_fsub+0x2f8>
    1bee:	e6c9      	b.n	1984 <__aeabi_fsub+0x8c>
    1bf0:	2280      	movs	r2, #128	; 0x80
    1bf2:	4650      	mov	r0, sl
    1bf4:	03d2      	lsls	r2, r2, #15
    1bf6:	4210      	tst	r0, r2
    1bf8:	d0a4      	beq.n	1b44 <__aeabi_fsub+0x24c>
    1bfa:	4660      	mov	r0, ip
    1bfc:	4210      	tst	r0, r2
    1bfe:	d1a1      	bne.n	1b44 <__aeabi_fsub+0x24c>
    1c00:	0033      	movs	r3, r6
    1c02:	000d      	movs	r5, r1
    1c04:	24ff      	movs	r4, #255	; 0xff
    1c06:	e6bd      	b.n	1984 <__aeabi_fsub+0x8c>
    1c08:	0033      	movs	r3, r6
    1c0a:	24ff      	movs	r4, #255	; 0xff
    1c0c:	e6ba      	b.n	1984 <__aeabi_fsub+0x8c>
    1c0e:	2301      	movs	r3, #1
    1c10:	e76e      	b.n	1af0 <__aeabi_fsub+0x1f8>
    1c12:	0033      	movs	r3, r6
    1c14:	0004      	movs	r4, r0
    1c16:	e6b5      	b.n	1984 <__aeabi_fsub+0x8c>
    1c18:	2700      	movs	r7, #0
    1c1a:	2200      	movs	r2, #0
    1c1c:	e71c      	b.n	1a58 <__aeabi_fsub+0x160>
    1c1e:	0033      	movs	r3, r6
    1c20:	e6b0      	b.n	1984 <__aeabi_fsub+0x8c>
    1c22:	2301      	movs	r3, #1
    1c24:	e7c0      	b.n	1ba8 <__aeabi_fsub+0x2b0>
    1c26:	46c0      	nop			; (mov r8, r8)
    1c28:	7dffffff 	.word	0x7dffffff
    1c2c:	fbffffff 	.word	0xfbffffff

00001c30 <__aeabi_f2iz>:
    1c30:	0241      	lsls	r1, r0, #9
    1c32:	0043      	lsls	r3, r0, #1
    1c34:	0fc2      	lsrs	r2, r0, #31
    1c36:	0a49      	lsrs	r1, r1, #9
    1c38:	0e1b      	lsrs	r3, r3, #24
    1c3a:	2000      	movs	r0, #0
    1c3c:	2b7e      	cmp	r3, #126	; 0x7e
    1c3e:	dd0d      	ble.n	1c5c <__aeabi_f2iz+0x2c>
    1c40:	2b9d      	cmp	r3, #157	; 0x9d
    1c42:	dc0c      	bgt.n	1c5e <__aeabi_f2iz+0x2e>
    1c44:	2080      	movs	r0, #128	; 0x80
    1c46:	0400      	lsls	r0, r0, #16
    1c48:	4301      	orrs	r1, r0
    1c4a:	2b95      	cmp	r3, #149	; 0x95
    1c4c:	dc0a      	bgt.n	1c64 <__aeabi_f2iz+0x34>
    1c4e:	2096      	movs	r0, #150	; 0x96
    1c50:	1ac3      	subs	r3, r0, r3
    1c52:	40d9      	lsrs	r1, r3
    1c54:	4248      	negs	r0, r1
    1c56:	2a00      	cmp	r2, #0
    1c58:	d100      	bne.n	1c5c <__aeabi_f2iz+0x2c>
    1c5a:	0008      	movs	r0, r1
    1c5c:	4770      	bx	lr
    1c5e:	4b03      	ldr	r3, [pc, #12]	; (1c6c <__aeabi_f2iz+0x3c>)
    1c60:	18d0      	adds	r0, r2, r3
    1c62:	e7fb      	b.n	1c5c <__aeabi_f2iz+0x2c>
    1c64:	3b96      	subs	r3, #150	; 0x96
    1c66:	4099      	lsls	r1, r3
    1c68:	e7f4      	b.n	1c54 <__aeabi_f2iz+0x24>
    1c6a:	46c0      	nop			; (mov r8, r8)
    1c6c:	7fffffff 	.word	0x7fffffff

00001c70 <__aeabi_ui2f>:
    1c70:	b510      	push	{r4, lr}
    1c72:	1e04      	subs	r4, r0, #0
    1c74:	d027      	beq.n	1cc6 <__aeabi_ui2f+0x56>
    1c76:	f000 f87b 	bl	1d70 <__clzsi2>
    1c7a:	239e      	movs	r3, #158	; 0x9e
    1c7c:	1a1b      	subs	r3, r3, r0
    1c7e:	2b96      	cmp	r3, #150	; 0x96
    1c80:	dc0a      	bgt.n	1c98 <__aeabi_ui2f+0x28>
    1c82:	2296      	movs	r2, #150	; 0x96
    1c84:	1ad2      	subs	r2, r2, r3
    1c86:	4094      	lsls	r4, r2
    1c88:	0264      	lsls	r4, r4, #9
    1c8a:	0a64      	lsrs	r4, r4, #9
    1c8c:	b2db      	uxtb	r3, r3
    1c8e:	0264      	lsls	r4, r4, #9
    1c90:	05db      	lsls	r3, r3, #23
    1c92:	0a60      	lsrs	r0, r4, #9
    1c94:	4318      	orrs	r0, r3
    1c96:	bd10      	pop	{r4, pc}
    1c98:	2b99      	cmp	r3, #153	; 0x99
    1c9a:	dc17      	bgt.n	1ccc <__aeabi_ui2f+0x5c>
    1c9c:	2299      	movs	r2, #153	; 0x99
    1c9e:	1ad2      	subs	r2, r2, r3
    1ca0:	2a00      	cmp	r2, #0
    1ca2:	dd27      	ble.n	1cf4 <__aeabi_ui2f+0x84>
    1ca4:	4094      	lsls	r4, r2
    1ca6:	0022      	movs	r2, r4
    1ca8:	4c13      	ldr	r4, [pc, #76]	; (1cf8 <__aeabi_ui2f+0x88>)
    1caa:	4014      	ands	r4, r2
    1cac:	0751      	lsls	r1, r2, #29
    1cae:	d004      	beq.n	1cba <__aeabi_ui2f+0x4a>
    1cb0:	210f      	movs	r1, #15
    1cb2:	400a      	ands	r2, r1
    1cb4:	2a04      	cmp	r2, #4
    1cb6:	d000      	beq.n	1cba <__aeabi_ui2f+0x4a>
    1cb8:	3404      	adds	r4, #4
    1cba:	0162      	lsls	r2, r4, #5
    1cbc:	d412      	bmi.n	1ce4 <__aeabi_ui2f+0x74>
    1cbe:	01a4      	lsls	r4, r4, #6
    1cc0:	0a64      	lsrs	r4, r4, #9
    1cc2:	b2db      	uxtb	r3, r3
    1cc4:	e7e3      	b.n	1c8e <__aeabi_ui2f+0x1e>
    1cc6:	2300      	movs	r3, #0
    1cc8:	2400      	movs	r4, #0
    1cca:	e7e0      	b.n	1c8e <__aeabi_ui2f+0x1e>
    1ccc:	22b9      	movs	r2, #185	; 0xb9
    1cce:	0021      	movs	r1, r4
    1cd0:	1ad2      	subs	r2, r2, r3
    1cd2:	4091      	lsls	r1, r2
    1cd4:	000a      	movs	r2, r1
    1cd6:	1e51      	subs	r1, r2, #1
    1cd8:	418a      	sbcs	r2, r1
    1cda:	2105      	movs	r1, #5
    1cdc:	1a09      	subs	r1, r1, r0
    1cde:	40cc      	lsrs	r4, r1
    1ce0:	4314      	orrs	r4, r2
    1ce2:	e7db      	b.n	1c9c <__aeabi_ui2f+0x2c>
    1ce4:	4b04      	ldr	r3, [pc, #16]	; (1cf8 <__aeabi_ui2f+0x88>)
    1ce6:	401c      	ands	r4, r3
    1ce8:	239f      	movs	r3, #159	; 0x9f
    1cea:	01a4      	lsls	r4, r4, #6
    1cec:	1a1b      	subs	r3, r3, r0
    1cee:	0a64      	lsrs	r4, r4, #9
    1cf0:	b2db      	uxtb	r3, r3
    1cf2:	e7cc      	b.n	1c8e <__aeabi_ui2f+0x1e>
    1cf4:	0022      	movs	r2, r4
    1cf6:	e7d7      	b.n	1ca8 <__aeabi_ui2f+0x38>
    1cf8:	fbffffff 	.word	0xfbffffff

00001cfc <__aeabi_cfrcmple>:
    1cfc:	4684      	mov	ip, r0
    1cfe:	1c08      	adds	r0, r1, #0
    1d00:	4661      	mov	r1, ip
    1d02:	e7ff      	b.n	1d04 <__aeabi_cfcmpeq>

00001d04 <__aeabi_cfcmpeq>:
    1d04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    1d06:	f000 f8b7 	bl	1e78 <__lesf2>
    1d0a:	2800      	cmp	r0, #0
    1d0c:	d401      	bmi.n	1d12 <__aeabi_cfcmpeq+0xe>
    1d0e:	2100      	movs	r1, #0
    1d10:	42c8      	cmn	r0, r1
    1d12:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00001d14 <__aeabi_fcmpeq>:
    1d14:	b510      	push	{r4, lr}
    1d16:	f000 f849 	bl	1dac <__eqsf2>
    1d1a:	4240      	negs	r0, r0
    1d1c:	3001      	adds	r0, #1
    1d1e:	bd10      	pop	{r4, pc}

00001d20 <__aeabi_fcmplt>:
    1d20:	b510      	push	{r4, lr}
    1d22:	f000 f8a9 	bl	1e78 <__lesf2>
    1d26:	2800      	cmp	r0, #0
    1d28:	db01      	blt.n	1d2e <__aeabi_fcmplt+0xe>
    1d2a:	2000      	movs	r0, #0
    1d2c:	bd10      	pop	{r4, pc}
    1d2e:	2001      	movs	r0, #1
    1d30:	bd10      	pop	{r4, pc}
    1d32:	46c0      	nop			; (mov r8, r8)

00001d34 <__aeabi_fcmple>:
    1d34:	b510      	push	{r4, lr}
    1d36:	f000 f89f 	bl	1e78 <__lesf2>
    1d3a:	2800      	cmp	r0, #0
    1d3c:	dd01      	ble.n	1d42 <__aeabi_fcmple+0xe>
    1d3e:	2000      	movs	r0, #0
    1d40:	bd10      	pop	{r4, pc}
    1d42:	2001      	movs	r0, #1
    1d44:	bd10      	pop	{r4, pc}
    1d46:	46c0      	nop			; (mov r8, r8)

00001d48 <__aeabi_fcmpgt>:
    1d48:	b510      	push	{r4, lr}
    1d4a:	f000 f855 	bl	1df8 <__gesf2>
    1d4e:	2800      	cmp	r0, #0
    1d50:	dc01      	bgt.n	1d56 <__aeabi_fcmpgt+0xe>
    1d52:	2000      	movs	r0, #0
    1d54:	bd10      	pop	{r4, pc}
    1d56:	2001      	movs	r0, #1
    1d58:	bd10      	pop	{r4, pc}
    1d5a:	46c0      	nop			; (mov r8, r8)

00001d5c <__aeabi_fcmpge>:
    1d5c:	b510      	push	{r4, lr}
    1d5e:	f000 f84b 	bl	1df8 <__gesf2>
    1d62:	2800      	cmp	r0, #0
    1d64:	da01      	bge.n	1d6a <__aeabi_fcmpge+0xe>
    1d66:	2000      	movs	r0, #0
    1d68:	bd10      	pop	{r4, pc}
    1d6a:	2001      	movs	r0, #1
    1d6c:	bd10      	pop	{r4, pc}
    1d6e:	46c0      	nop			; (mov r8, r8)

00001d70 <__clzsi2>:
    1d70:	211c      	movs	r1, #28
    1d72:	2301      	movs	r3, #1
    1d74:	041b      	lsls	r3, r3, #16
    1d76:	4298      	cmp	r0, r3
    1d78:	d301      	bcc.n	1d7e <__clzsi2+0xe>
    1d7a:	0c00      	lsrs	r0, r0, #16
    1d7c:	3910      	subs	r1, #16
    1d7e:	0a1b      	lsrs	r3, r3, #8
    1d80:	4298      	cmp	r0, r3
    1d82:	d301      	bcc.n	1d88 <__clzsi2+0x18>
    1d84:	0a00      	lsrs	r0, r0, #8
    1d86:	3908      	subs	r1, #8
    1d88:	091b      	lsrs	r3, r3, #4
    1d8a:	4298      	cmp	r0, r3
    1d8c:	d301      	bcc.n	1d92 <__clzsi2+0x22>
    1d8e:	0900      	lsrs	r0, r0, #4
    1d90:	3904      	subs	r1, #4
    1d92:	a202      	add	r2, pc, #8	; (adr r2, 1d9c <__clzsi2+0x2c>)
    1d94:	5c10      	ldrb	r0, [r2, r0]
    1d96:	1840      	adds	r0, r0, r1
    1d98:	4770      	bx	lr
    1d9a:	46c0      	nop			; (mov r8, r8)
    1d9c:	02020304 	.word	0x02020304
    1da0:	01010101 	.word	0x01010101
	...

00001dac <__eqsf2>:
    1dac:	b570      	push	{r4, r5, r6, lr}
    1dae:	0042      	lsls	r2, r0, #1
    1db0:	0245      	lsls	r5, r0, #9
    1db2:	024e      	lsls	r6, r1, #9
    1db4:	004c      	lsls	r4, r1, #1
    1db6:	0fc3      	lsrs	r3, r0, #31
    1db8:	0a6d      	lsrs	r5, r5, #9
    1dba:	0e12      	lsrs	r2, r2, #24
    1dbc:	0a76      	lsrs	r6, r6, #9
    1dbe:	0e24      	lsrs	r4, r4, #24
    1dc0:	0fc9      	lsrs	r1, r1, #31
    1dc2:	2001      	movs	r0, #1
    1dc4:	2aff      	cmp	r2, #255	; 0xff
    1dc6:	d006      	beq.n	1dd6 <__eqsf2+0x2a>
    1dc8:	2cff      	cmp	r4, #255	; 0xff
    1dca:	d003      	beq.n	1dd4 <__eqsf2+0x28>
    1dcc:	42a2      	cmp	r2, r4
    1dce:	d101      	bne.n	1dd4 <__eqsf2+0x28>
    1dd0:	42b5      	cmp	r5, r6
    1dd2:	d006      	beq.n	1de2 <__eqsf2+0x36>
    1dd4:	bd70      	pop	{r4, r5, r6, pc}
    1dd6:	2d00      	cmp	r5, #0
    1dd8:	d1fc      	bne.n	1dd4 <__eqsf2+0x28>
    1dda:	2cff      	cmp	r4, #255	; 0xff
    1ddc:	d1fa      	bne.n	1dd4 <__eqsf2+0x28>
    1dde:	2e00      	cmp	r6, #0
    1de0:	d1f8      	bne.n	1dd4 <__eqsf2+0x28>
    1de2:	428b      	cmp	r3, r1
    1de4:	d006      	beq.n	1df4 <__eqsf2+0x48>
    1de6:	2001      	movs	r0, #1
    1de8:	2a00      	cmp	r2, #0
    1dea:	d1f3      	bne.n	1dd4 <__eqsf2+0x28>
    1dec:	0028      	movs	r0, r5
    1dee:	1e45      	subs	r5, r0, #1
    1df0:	41a8      	sbcs	r0, r5
    1df2:	e7ef      	b.n	1dd4 <__eqsf2+0x28>
    1df4:	2000      	movs	r0, #0
    1df6:	e7ed      	b.n	1dd4 <__eqsf2+0x28>

00001df8 <__gesf2>:
    1df8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dfa:	0042      	lsls	r2, r0, #1
    1dfc:	0245      	lsls	r5, r0, #9
    1dfe:	024c      	lsls	r4, r1, #9
    1e00:	0fc3      	lsrs	r3, r0, #31
    1e02:	0048      	lsls	r0, r1, #1
    1e04:	0a6d      	lsrs	r5, r5, #9
    1e06:	0e12      	lsrs	r2, r2, #24
    1e08:	0a64      	lsrs	r4, r4, #9
    1e0a:	0e00      	lsrs	r0, r0, #24
    1e0c:	0fc9      	lsrs	r1, r1, #31
    1e0e:	2aff      	cmp	r2, #255	; 0xff
    1e10:	d01e      	beq.n	1e50 <__gesf2+0x58>
    1e12:	28ff      	cmp	r0, #255	; 0xff
    1e14:	d021      	beq.n	1e5a <__gesf2+0x62>
    1e16:	2a00      	cmp	r2, #0
    1e18:	d10a      	bne.n	1e30 <__gesf2+0x38>
    1e1a:	426e      	negs	r6, r5
    1e1c:	416e      	adcs	r6, r5
    1e1e:	b2f6      	uxtb	r6, r6
    1e20:	2800      	cmp	r0, #0
    1e22:	d10f      	bne.n	1e44 <__gesf2+0x4c>
    1e24:	2c00      	cmp	r4, #0
    1e26:	d10d      	bne.n	1e44 <__gesf2+0x4c>
    1e28:	2000      	movs	r0, #0
    1e2a:	2d00      	cmp	r5, #0
    1e2c:	d009      	beq.n	1e42 <__gesf2+0x4a>
    1e2e:	e005      	b.n	1e3c <__gesf2+0x44>
    1e30:	2800      	cmp	r0, #0
    1e32:	d101      	bne.n	1e38 <__gesf2+0x40>
    1e34:	2c00      	cmp	r4, #0
    1e36:	d001      	beq.n	1e3c <__gesf2+0x44>
    1e38:	428b      	cmp	r3, r1
    1e3a:	d011      	beq.n	1e60 <__gesf2+0x68>
    1e3c:	2101      	movs	r1, #1
    1e3e:	4258      	negs	r0, r3
    1e40:	4308      	orrs	r0, r1
    1e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e44:	2e00      	cmp	r6, #0
    1e46:	d0f7      	beq.n	1e38 <__gesf2+0x40>
    1e48:	2001      	movs	r0, #1
    1e4a:	3901      	subs	r1, #1
    1e4c:	4308      	orrs	r0, r1
    1e4e:	e7f8      	b.n	1e42 <__gesf2+0x4a>
    1e50:	2d00      	cmp	r5, #0
    1e52:	d0de      	beq.n	1e12 <__gesf2+0x1a>
    1e54:	2002      	movs	r0, #2
    1e56:	4240      	negs	r0, r0
    1e58:	e7f3      	b.n	1e42 <__gesf2+0x4a>
    1e5a:	2c00      	cmp	r4, #0
    1e5c:	d0db      	beq.n	1e16 <__gesf2+0x1e>
    1e5e:	e7f9      	b.n	1e54 <__gesf2+0x5c>
    1e60:	4282      	cmp	r2, r0
    1e62:	dceb      	bgt.n	1e3c <__gesf2+0x44>
    1e64:	db04      	blt.n	1e70 <__gesf2+0x78>
    1e66:	42a5      	cmp	r5, r4
    1e68:	d8e8      	bhi.n	1e3c <__gesf2+0x44>
    1e6a:	2000      	movs	r0, #0
    1e6c:	42a5      	cmp	r5, r4
    1e6e:	d2e8      	bcs.n	1e42 <__gesf2+0x4a>
    1e70:	2101      	movs	r1, #1
    1e72:	1e58      	subs	r0, r3, #1
    1e74:	4308      	orrs	r0, r1
    1e76:	e7e4      	b.n	1e42 <__gesf2+0x4a>

00001e78 <__lesf2>:
    1e78:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e7a:	0042      	lsls	r2, r0, #1
    1e7c:	024d      	lsls	r5, r1, #9
    1e7e:	004c      	lsls	r4, r1, #1
    1e80:	0246      	lsls	r6, r0, #9
    1e82:	0a76      	lsrs	r6, r6, #9
    1e84:	0e12      	lsrs	r2, r2, #24
    1e86:	0fc3      	lsrs	r3, r0, #31
    1e88:	0a6d      	lsrs	r5, r5, #9
    1e8a:	0e24      	lsrs	r4, r4, #24
    1e8c:	0fc9      	lsrs	r1, r1, #31
    1e8e:	2aff      	cmp	r2, #255	; 0xff
    1e90:	d016      	beq.n	1ec0 <__lesf2+0x48>
    1e92:	2cff      	cmp	r4, #255	; 0xff
    1e94:	d018      	beq.n	1ec8 <__lesf2+0x50>
    1e96:	2a00      	cmp	r2, #0
    1e98:	d10a      	bne.n	1eb0 <__lesf2+0x38>
    1e9a:	4270      	negs	r0, r6
    1e9c:	4170      	adcs	r0, r6
    1e9e:	b2c0      	uxtb	r0, r0
    1ea0:	2c00      	cmp	r4, #0
    1ea2:	d015      	beq.n	1ed0 <__lesf2+0x58>
    1ea4:	2800      	cmp	r0, #0
    1ea6:	d005      	beq.n	1eb4 <__lesf2+0x3c>
    1ea8:	2001      	movs	r0, #1
    1eaa:	3901      	subs	r1, #1
    1eac:	4308      	orrs	r0, r1
    1eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1eb0:	2c00      	cmp	r4, #0
    1eb2:	d013      	beq.n	1edc <__lesf2+0x64>
    1eb4:	4299      	cmp	r1, r3
    1eb6:	d014      	beq.n	1ee2 <__lesf2+0x6a>
    1eb8:	2001      	movs	r0, #1
    1eba:	425b      	negs	r3, r3
    1ebc:	4318      	orrs	r0, r3
    1ebe:	e7f6      	b.n	1eae <__lesf2+0x36>
    1ec0:	2002      	movs	r0, #2
    1ec2:	2e00      	cmp	r6, #0
    1ec4:	d1f3      	bne.n	1eae <__lesf2+0x36>
    1ec6:	e7e4      	b.n	1e92 <__lesf2+0x1a>
    1ec8:	2002      	movs	r0, #2
    1eca:	2d00      	cmp	r5, #0
    1ecc:	d1ef      	bne.n	1eae <__lesf2+0x36>
    1ece:	e7e2      	b.n	1e96 <__lesf2+0x1e>
    1ed0:	2d00      	cmp	r5, #0
    1ed2:	d1e7      	bne.n	1ea4 <__lesf2+0x2c>
    1ed4:	2000      	movs	r0, #0
    1ed6:	2e00      	cmp	r6, #0
    1ed8:	d0e9      	beq.n	1eae <__lesf2+0x36>
    1eda:	e7ed      	b.n	1eb8 <__lesf2+0x40>
    1edc:	2d00      	cmp	r5, #0
    1ede:	d1e9      	bne.n	1eb4 <__lesf2+0x3c>
    1ee0:	e7ea      	b.n	1eb8 <__lesf2+0x40>
    1ee2:	42a2      	cmp	r2, r4
    1ee4:	dc06      	bgt.n	1ef4 <__lesf2+0x7c>
    1ee6:	dbdf      	blt.n	1ea8 <__lesf2+0x30>
    1ee8:	42ae      	cmp	r6, r5
    1eea:	d803      	bhi.n	1ef4 <__lesf2+0x7c>
    1eec:	2000      	movs	r0, #0
    1eee:	42ae      	cmp	r6, r5
    1ef0:	d3da      	bcc.n	1ea8 <__lesf2+0x30>
    1ef2:	e7dc      	b.n	1eae <__lesf2+0x36>
    1ef4:	2001      	movs	r0, #1
    1ef6:	4249      	negs	r1, r1
    1ef8:	4308      	orrs	r0, r1
    1efa:	e7d8      	b.n	1eae <__lesf2+0x36>

00001efc <__libc_init_array>:
    1efc:	b570      	push	{r4, r5, r6, lr}
    1efe:	2600      	movs	r6, #0
    1f00:	4d0c      	ldr	r5, [pc, #48]	; (1f34 <__libc_init_array+0x38>)
    1f02:	4c0d      	ldr	r4, [pc, #52]	; (1f38 <__libc_init_array+0x3c>)
    1f04:	1b64      	subs	r4, r4, r5
    1f06:	10a4      	asrs	r4, r4, #2
    1f08:	42a6      	cmp	r6, r4
    1f0a:	d109      	bne.n	1f20 <__libc_init_array+0x24>
    1f0c:	2600      	movs	r6, #0
    1f0e:	f000 f8d7 	bl	20c0 <_init>
    1f12:	4d0a      	ldr	r5, [pc, #40]	; (1f3c <__libc_init_array+0x40>)
    1f14:	4c0a      	ldr	r4, [pc, #40]	; (1f40 <__libc_init_array+0x44>)
    1f16:	1b64      	subs	r4, r4, r5
    1f18:	10a4      	asrs	r4, r4, #2
    1f1a:	42a6      	cmp	r6, r4
    1f1c:	d105      	bne.n	1f2a <__libc_init_array+0x2e>
    1f1e:	bd70      	pop	{r4, r5, r6, pc}
    1f20:	00b3      	lsls	r3, r6, #2
    1f22:	58eb      	ldr	r3, [r5, r3]
    1f24:	4798      	blx	r3
    1f26:	3601      	adds	r6, #1
    1f28:	e7ee      	b.n	1f08 <__libc_init_array+0xc>
    1f2a:	00b3      	lsls	r3, r6, #2
    1f2c:	58eb      	ldr	r3, [r5, r3]
    1f2e:	4798      	blx	r3
    1f30:	3601      	adds	r6, #1
    1f32:	e7f2      	b.n	1f1a <__libc_init_array+0x1e>
    1f34:	000020cc 	.word	0x000020cc
    1f38:	000020cc 	.word	0x000020cc
    1f3c:	000020cc 	.word	0x000020cc
    1f40:	000020d0 	.word	0x000020d0

00001f44 <memcpy>:
    1f44:	2300      	movs	r3, #0
    1f46:	b510      	push	{r4, lr}
    1f48:	429a      	cmp	r2, r3
    1f4a:	d100      	bne.n	1f4e <memcpy+0xa>
    1f4c:	bd10      	pop	{r4, pc}
    1f4e:	5ccc      	ldrb	r4, [r1, r3]
    1f50:	54c4      	strb	r4, [r0, r3]
    1f52:	3301      	adds	r3, #1
    1f54:	e7f8      	b.n	1f48 <memcpy+0x4>

00001f56 <memset>:
    1f56:	0003      	movs	r3, r0
    1f58:	1882      	adds	r2, r0, r2
    1f5a:	4293      	cmp	r3, r2
    1f5c:	d100      	bne.n	1f60 <memset+0xa>
    1f5e:	4770      	bx	lr
    1f60:	7019      	strb	r1, [r3, #0]
    1f62:	3301      	adds	r3, #1
    1f64:	e7f9      	b.n	1f5a <memset+0x4>
    1f66:	0000      	movs	r0, r0
    1f68:	682f2e2e 	.word	0x682f2e2e
    1f6c:	732f6c61 	.word	0x732f6c61
    1f70:	682f6372 	.word	0x682f6372
    1f74:	615f6c61 	.word	0x615f6c61
    1f78:	735f6364 	.word	0x735f6364
    1f7c:	2e636e79 	.word	0x2e636e79
    1f80:	00000063 	.word	0x00000063
    1f84:	682f2e2e 	.word	0x682f2e2e
    1f88:	732f6c61 	.word	0x732f6c61
    1f8c:	682f6372 	.word	0x682f6372
    1f90:	635f6c61 	.word	0x635f6c61
    1f94:	615f6e61 	.word	0x615f6e61
    1f98:	636e7973 	.word	0x636e7973
    1f9c:	0000632e 	.word	0x0000632e
    1fa0:	682f2e2e 	.word	0x682f2e2e
    1fa4:	732f6c61 	.word	0x732f6c61
    1fa8:	682f6372 	.word	0x682f6372
    1fac:	695f6c61 	.word	0x695f6c61
    1fb0:	00632e6f 	.word	0x00632e6f
    1fb4:	682f2e2e 	.word	0x682f2e2e
    1fb8:	732f6c61 	.word	0x732f6c61
    1fbc:	682f6372 	.word	0x682f6372
    1fc0:	735f6c61 	.word	0x735f6c61
    1fc4:	6d5f6970 	.word	0x6d5f6970
    1fc8:	6e79735f 	.word	0x6e79735f
    1fcc:	00632e63 	.word	0x00632e63
    1fd0:	682f2e2e 	.word	0x682f2e2e
    1fd4:	732f6c61 	.word	0x732f6c61
    1fd8:	682f6372 	.word	0x682f6372
    1fdc:	745f6c61 	.word	0x745f6c61
    1fe0:	5f706d65 	.word	0x5f706d65
    1fe4:	636e7973 	.word	0x636e7973
    1fe8:	0000632e 	.word	0x0000632e
    1fec:	682f2e2e 	.word	0x682f2e2e
    1ff0:	732f6c61 	.word	0x732f6c61
    1ff4:	682f6372 	.word	0x682f6372
    1ff8:	755f6c61 	.word	0x755f6c61
    1ffc:	74726173 	.word	0x74726173
    2000:	7973615f 	.word	0x7973615f
    2004:	632e636e 	.word	0x632e636e
    2008:	00000000 	.word	0x00000000
    200c:	682f2e2e 	.word	0x682f2e2e
    2010:	752f6c61 	.word	0x752f6c61
    2014:	736c6974 	.word	0x736c6974
    2018:	6372732f 	.word	0x6372732f
    201c:	6974752f 	.word	0x6974752f
    2020:	725f736c 	.word	0x725f736c
    2024:	62676e69 	.word	0x62676e69
    2028:	65666675 	.word	0x65666675
    202c:	00632e72 	.word	0x00632e72

00002030 <_adcs>:
    2030:	05000000 00000000 00000000 00000000     ................
	...
    204c:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    205c:	632e6364 00000000 682f2e2e 732f6c70     dc.c....../hpl/s
    206c:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
    207c:	0000632e 000017e4 00001734 00001734     .c......4...4...
    208c:	00001732 000017d6 000017d6 000017cc     2...............
    209c:	00001732 000017d6 000017cc 000017d6     2...............
    20ac:	00001732 000017dc 000017dc 000017dc     2...............
    20bc:	0000186c                                l...

000020c0 <_init>:
    20c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    20c2:	46c0      	nop			; (mov r8, r8)
    20c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    20c6:	bc08      	pop	{r3}
    20c8:	469e      	mov	lr, r3
    20ca:	4770      	bx	lr

000020cc <__init_array_start>:
    20cc:	000000e5 	.word	0x000000e5

000020d0 <_fini>:
    20d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    20d2:	46c0      	nop			; (mov r8, r8)
    20d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    20d6:	bc08      	pop	{r3}
    20d8:	469e      	mov	lr, r3
    20da:	4770      	bx	lr

000020dc <__fini_array_start>:
    20dc:	000000bd 	.word	0x000000bd
