{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "36ac328aad08485b",
        "type": "tabs",
        "children": [
          {
            "id": "6b9a8733bb22597d",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/uarch/PRF/Doubling Memory Bandwidth for Network Buffers.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "07c502355b91de65",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/uarch/PRF/Multiple-Banked Register File Architectures.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "4e110373ff1253e5",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/storage/G10： Enabling An Efficient Unified GPU Memory and Storage Architecture with Smart Tensor Migrations.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "PaperReading/storage/G10： Enabling An Efficient Unified GPU Memory and Storage Architecture with Smart Tensor Migrations.md"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 230.50271224975586
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "PaperReading/storage/G10： Enabling An Efficient Unified GPU Memory and Storage Architecture with Smart Tensor Migrations.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "PaperReading/storage/G10： Enabling An Efficient Unified GPU Memory and Storage Architecture with Smart Tensor Migrations.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "29b450d888d442a9",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "command-palette:Open command palette": false,
      "templates:Insert template": false
    }
  },
  "active": "4e110373ff1253e5",
  "lastOpenFiles": [
    "PaperReading/storage",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/Relaxed Memory Consistency.md",
    "PaperReading/storage/G10： Enabling An Efficient Unified GPU Memory and Storage Architecture with Smart Tensor Migrations.md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/SC (Sequential Consistency).md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/Introduction & Coherence Basic.md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/Memory Consistency Model.md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/A Primer On Memory Consistency and Cache Coherence.md",
    "Computer Architecture/CAQA/DLP.md",
    "resources/img/Pasted image 20240914133928.png",
    "resources/img/Pasted image 20240914133919.png",
    "resources/img/Pasted image 20240914133356.png",
    "resources/img/Pasted image 20240914132631.png",
    "resources/img/Pasted image 20240914132227.png",
    "resources/img/Pasted image 20240914131829.png",
    "resources/img/Pasted image 20240914131650.png",
    "resources/img/Pasted image 20240914131359.png",
    "resources/img/Pasted image 20240914124617.png",
    "resources/img/Pasted image 20240914124551.png",
    "PaperReading/uarch/PRF/Doubling Memory Bandwidth for Network Buffers.md",
    "PaperReading/uarch/cache/Write-Light Cache for Energy Harvesting Systems.md",
    "PaperReading/uarch/PRF/PRF Brief.md",
    "PaperReading/uarch/PRF/Register Cache System not for Latency Reduction Purpose.md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/TSO (Total Store Order).md",
    "PaperReading/uarch/LSQ/LSQ Brief.md",
    "PaperReading/HLS/An Introduction to High-Level Synthesis.md",
    "EE/HLS/HLS：introduction to chip and system design.md",
    "EE/HLS",
    "PaperReading/overview/The Landscape of Parallel Computing Research： A View from Berkeley.md",
    "PaperReading/HLS",
    "2024-09-07.md",
    "PaperReading/overview",
    "PaperReading/uarch/PRF/Multiple-Banked Register File Architectures.md",
    "PaperReading/uarch/PRF/Energy Efficient Register File Design.md",
    "PaperReading/uarch/PRF/Banked Multiported Register Files for High-Frequency Superscalar Microprocessors.md",
    "PaperReading/uarch/PRF/Reducing the Complexity of the Register File in Dynamic Superscalar Processor.md",
    "PaperReading/microarchitecture/PRF/Reducing the Complexity of the Register File in Dynamic Superscalar Processors.md",
    "Computer Architecture/CAQA/ILP.md",
    "Computer Architecture/Modern Processor Design/Advanced Instruction Flow Techniques.md",
    "Computer Architecture/CAQA/Warehouse-Scale Computers.md",
    "PaperReading/sram",
    "Untitled.canvas",
    "Programming/DSA",
    "Programming/程序员的自我修养",
    "PaperReading/uarch/error-resilience",
    "PaperReading/uarch/cache",
    "EE/Digital Circuit/大道至简fpga/chapters",
    "EE/Digital Circuit/大道至简fpga",
    "People/Untitled.canvas"
  ]
}