// Seed: 3407397780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_6, id_7, id_8, id_9, id_10, id_11;
  tri0 id_12 = 1;
  wire id_13;
  assign id_12 = 1 == id_10 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign id_6 = id_3;
  module_0(
      id_3, id_6, id_3, id_6, id_3
  );
endmodule
