// Seed: 2822652546
module module_0 ();
  assign id_1 = 1;
  module_2(
      id_1, id_1
  );
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    output tri id_6,
    input wor id_7,
    input supply1 id_8,
    output tri1 id_9
);
  wire id_11;
  wire id_12;
  module_0();
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri id_3 = id_2;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
endmodule
