#include "core/codegen.h"
#include "core/bus.h"
#include <stddef.h>
#include <string.h>
#include <stdint.h>

#ifdef _WIN32
  #include <windows.h>
#else
  #include <sys/mman.h>
#endif

/* WIN64: rcx=cpu, rdx=bus on entry; non-volatile r15/r14 hold cpu/bus across helper-calls */

static void emit_b(codegen_t* cg, u8 b) {
    if (cg->used < cg->capacity) cg->buffer[cg->used++] = b;
}
static void emit_w16(codegen_t* cg, u16 v) { emit_b(cg, (u8)v); emit_b(cg, (u8)(v >> 8)); }
static void emit_w32(codegen_t* cg, u32 v) {
    emit_b(cg, (u8)v); emit_b(cg, (u8)(v >> 8));
    emit_b(cg, (u8)(v >> 16)); emit_b(cg, (u8)(v >> 24));
}
static void emit_w64(codegen_t* cg, u64 v) {
    for (u32 k = 0; k < 8u; ++k) emit_b(cg, (u8)(v >> (k * 8u)));
}

/* mov eax, [r15 + CG_R_OFF + r*4]  ->  41 8B 87 disp32 */
static void ld_eax(codegen_t* cg, u8 r) {
    emit_b(cg, 0x41); emit_b(cg, 0x8B); emit_b(cg, 0x87);
    emit_w32(cg, CG_R_OFF + (u32)r * 4u);
}
/* mov ecx, [r15 + CG_R_OFF + r*4]  ->  41 8B 8F disp32 */
static void ld_ecx(codegen_t* cg, u8 r) {
    emit_b(cg, 0x41); emit_b(cg, 0x8B); emit_b(cg, 0x8F);
    emit_w32(cg, CG_R_OFF + (u32)r * 4u);
}
/* mov [r15 + CG_R_OFF + r*4], eax  ->  41 89 87 disp32 */
static void st_eax(codegen_t* cg, u8 r) {
    emit_b(cg, 0x41); emit_b(cg, 0x89); emit_b(cg, 0x87);
    emit_w32(cg, CG_R_OFF + (u32)r * 4u);
}
/* mov [r15 + CG_R_OFF + r*4], ecx  ->  41 89 8F disp32 */
static void st_ecx(codegen_t* cg, u8 r) {
    emit_b(cg, 0x41); emit_b(cg, 0x89); emit_b(cg, 0x8F);
    emit_w32(cg, CG_R_OFF + (u32)r * 4u);
}
/* mov dword [r15 + CG_PC_OFF], imm32  ->  41 C7 87 disp32 imm32 */
static void st_pc(codegen_t* cg, u32 pc) {
    emit_b(cg, 0x41); emit_b(cg, 0xC7); emit_b(cg, 0x87);
    emit_w32(cg, CG_PC_OFF);
    emit_w32(cg, pc);
}
static void mov_eax_imm(codegen_t* cg, u32 imm) {
    emit_b(cg, 0xB8); emit_w32(cg, imm);
}
static void op_add_ec(codegen_t* cg) { emit_b(cg, 0x01); emit_b(cg, 0xC8); }
static void op_sub_ec(codegen_t* cg) { emit_b(cg, 0x29); emit_b(cg, 0xC8); }
static void op_and_ec(codegen_t* cg) { emit_b(cg, 0x21); emit_b(cg, 0xC8); }
static void op_or_ec (codegen_t* cg) { emit_b(cg, 0x09); emit_b(cg, 0xC8); }
static void op_xor_ec(codegen_t* cg) { emit_b(cg, 0x31); emit_b(cg, 0xC8); }
static void add_imm(codegen_t* cg, u32 v) { emit_b(cg, 0x05); emit_w32(cg, v); }
static void sub_imm(codegen_t* cg, u32 v) { emit_b(cg, 0x2D); emit_w32(cg, v); }

/* WIN64 helper-call helpers */

/* xor ebx, ebx  (31 DB)  — zero failure flag at prologue end */
static void emit_clear_fail(codegen_t* cg) {
    emit_b(cg, 0x31); emit_b(cg, 0xDB);
}
/* mov rcx, r14  (4C 89 F1)  — arg0 = bus */
static void mov_rcx_r14(codegen_t* cg) {
    emit_b(cg, 0x4C); emit_b(cg, 0x89); emit_b(cg, 0xF1);
}
/* mov edx, eax  (89 C2)  — arg1 = addr (zero-extends) */
static void mov_edx_eax(codegen_t* cg) {
    emit_b(cg, 0x89); emit_b(cg, 0xC2);
}
/* mov r8d, imm32  (41 B8 imm32)  — arg2 = size */
static void mov_r8d_imm(codegen_t* cg, u32 v) {
    emit_b(cg, 0x41); emit_b(cg, 0xB8); emit_w32(cg, v);
}
/* lea r9, [rsp+0]  (4C 8D 0C 24)  — arg3 = &out_slot */
static void lea_r9_rsp0(codegen_t* cg) {
    emit_b(cg, 0x4C); emit_b(cg, 0x8D); emit_b(cg, 0x0C); emit_b(cg, 0x24);
}
/* mov r9d, [r15 + CG_R_OFF + r*4]  (45 8B 8F disp32)  — arg3 = r[rd] for STR */
static void mov_r9d_reg(codegen_t* cg, u8 r) {
    emit_b(cg, 0x45); emit_b(cg, 0x8B); emit_b(cg, 0x8F);
    emit_w32(cg, CG_R_OFF + (u32)r * 4u);
}
/* sub rsp, 16  (48 83 EC 10) */
static void sub_rsp_16(codegen_t* cg) {
    emit_b(cg, 0x48); emit_b(cg, 0x83); emit_b(cg, 0xEC); emit_b(cg, 0x10);
}
/* add rsp, 16  (48 83 C4 10) */
static void add_rsp_16(codegen_t* cg) {
    emit_b(cg, 0x48); emit_b(cg, 0x83); emit_b(cg, 0xC4); emit_b(cg, 0x10);
}
/* mov rax, imm64  (48 B8 imm64) */
static void mov_rax_imm64(codegen_t* cg, u64 v) {
    emit_b(cg, 0x48); emit_b(cg, 0xB8); emit_w64(cg, v);
}
/* call rax  (FF D0) */
static void call_rax(codegen_t* cg) {
    emit_b(cg, 0xFF); emit_b(cg, 0xD0);
}
/* mov ecx, [rsp+0]  (8B 0C 24)  — load out_slot result */
static void mov_ecx_rsp0(codegen_t* cg) {
    emit_b(cg, 0x8B); emit_b(cg, 0x0C); emit_b(cg, 0x24);
}
/* test al, al; jnz +skip  (84 C0 75 skip) — skip failure stub on success */
static void test_al_jnz(codegen_t* cg, u8 skip) {
    emit_b(cg, 0x84); emit_b(cg, 0xC0);
    emit_b(cg, 0x75); emit_b(cg, skip);
}
/* or bl, 1  (80 CB 01)  — mark failure */
static void or_bl_1(codegen_t* cg) {
    emit_b(cg, 0x80); emit_b(cg, 0xCB); emit_b(cg, 0x01);
}
/* jmp short +n  (EB NN) */
static void jmp_short(codegen_t* cg, u8 n) { emit_b(cg, 0xEB); emit_b(cg, n); }
/* and r9d, imm32  (41 81 E1 imm32)  — mask STR val for B/H */
static void and_r9d_imm(codegen_t* cg, u32 v) {
    emit_b(cg, 0x41); emit_b(cg, 0x81); emit_b(cg, 0xE1); emit_w32(cg, v);
}

/* ---- NZCV flag-setter helpers ---- */

/* lahf (9F) + seto cl (0F 90 C1): sample SF/ZF/CF into AH; OF into cl. */
static void emit_lahf_seto_cl(codegen_t* cg) {
    emit_b(cg, 0x9F);
    emit_b(cg, 0x0F); emit_b(cg, 0x90); emit_b(cg, 0xC1);
}
/* movzx edx, ah  (0F B6 D4) */
static void movzx_edx_ah(codegen_t* cg) {
    emit_b(cg, 0x0F); emit_b(cg, 0xB6); emit_b(cg, 0xD4);
}
/* mov esi, edx  (89 D6) */
static void mov_esi_edx(codegen_t* cg) {
    emit_b(cg, 0x89); emit_b(cg, 0xD6);
}
/* shr esi, imm8  (C1 EE imm8) */
static void shr_esi(codegen_t* cg, u8 n) {
    emit_b(cg, 0xC1); emit_b(cg, 0xEE); emit_b(cg, n);
}
/* shl esi, imm8  (C1 E6 imm8) */
static void shl_esi(codegen_t* cg, u8 n) {
    emit_b(cg, 0xC1); emit_b(cg, 0xE6); emit_b(cg, n);
}
/* mov r10d, edx  (41 89 D2) */
static void mov_r10d_edx(codegen_t* cg) {
    emit_b(cg, 0x41); emit_b(cg, 0x89); emit_b(cg, 0xD2);
}
/* shr r10d, imm8  (41 C1 EA imm8) */
static void shr_r10d(codegen_t* cg, u8 n) {
    emit_b(cg, 0x41); emit_b(cg, 0xC1); emit_b(cg, 0xEA); emit_b(cg, n);
}
/* and r10d, imm32  (41 81 E2 imm32) */
static void and_r10d_imm(codegen_t* cg, u32 v) {
    emit_b(cg, 0x41); emit_b(cg, 0x81); emit_b(cg, 0xE2); emit_w32(cg, v);
}
/* shl r10d, imm8  (41 C1 E2 imm8) */
static void shl_r10d(codegen_t* cg, u8 n) {
    emit_b(cg, 0x41); emit_b(cg, 0xC1); emit_b(cg, 0xE2); emit_b(cg, n);
}
/* or esi, r10d  (44 09 D6): r/m=esi, reg=r10 — REX.R=1 */
static void or_esi_r10d(codegen_t* cg) {
    emit_b(cg, 0x44); emit_b(cg, 0x09); emit_b(cg, 0xD6);
}
/* xor r10d, imm32  (41 81 F2 imm32) — ARM_C = NOT x86_CF for SUB */
static void xor_r10d_imm(codegen_t* cg, u32 v) {
    emit_b(cg, 0x41); emit_b(cg, 0x81); emit_b(cg, 0xF2); emit_w32(cg, v);
}
/* movzx r10d, cl  (44 0F B6 D1) */
static void movzx_r10d_cl(codegen_t* cg) {
    emit_b(cg, 0x44); emit_b(cg, 0x0F); emit_b(cg, 0xB6); emit_b(cg, 0xD1);
}
/* mov r10d, [r15 + CG_APSR_OFF]  (45 8B 97 disp32) */
static void ld_r10d_apsr(codegen_t* cg) {
    emit_b(cg, 0x45); emit_b(cg, 0x8B); emit_b(cg, 0x97);
    emit_w32(cg, CG_APSR_OFF);
}
/* mov [r15 + CG_APSR_OFF], r10d  (45 89 97 disp32) */
static void st_r10d_apsr(codegen_t* cg) {
    emit_b(cg, 0x45); emit_b(cg, 0x89); emit_b(cg, 0x97);
    emit_w32(cg, CG_APSR_OFF);
}
/* or r10d, esi  (41 09 F2): r/m=r10, reg=esi — REX.B=1 */
static void or_r10d_esi(codegen_t* cg) {
    emit_b(cg, 0x41); emit_b(cg, 0x09); emit_b(cg, 0xF2);
}
/* mov r11d, eax  (41 89 C3): save result before lahf clobbers AH */
static void mov_r11d_eax(codegen_t* cg) {
    emit_b(cg, 0x41); emit_b(cg, 0x89); emit_b(cg, 0xC3);
}
/* mov eax, r11d  (44 89 D8): restore result after flags sampled */
static void mov_eax_r11d(codegen_t* cg) {
    emit_b(cg, 0x44); emit_b(cg, 0x89); emit_b(cg, 0xD8);
}

/* Emit NZCV update after x86 ADD/SUB.
   is_sub=true: ARM_C = NOT x86_CF (no-borrow convention).
   lahf writes AH (bits[15:8] of rax) with EFLAGS, clobbering our result.
   Sequence: save result to r11d -> lahf+seto -> extract AH to edx -> build NZCV
   -> write apsr -> restore eax from r11d (for st_eax after us). */
static void emit_flags_nzcv(codegen_t* cg, bool is_sub) {
    mov_r11d_eax(cg);                /* r11d = result (before lahf clobbers AH) */
    emit_lahf_seto_cl(cg);           /* AH = SF:ZF:0:AF:0:PF:1:CF; cl = OF */
    movzx_edx_ah(cg);                /* edx = AH (flags); must be before mov eax,r11d */
    mov_eax_r11d(cg);                /* eax = result (restored for caller's st_eax) */
    /* N = (AH >> 7) << 31 -> esi */
    mov_esi_edx(cg);
    shr_esi(cg, 7u);
    shl_esi(cg, 31u);
    /* Z = ((AH >> 6) & 1) << 30 -> r10d, or into esi */
    mov_r10d_edx(cg);
    shr_r10d(cg, 6u);
    and_r10d_imm(cg, 1u);
    shl_r10d(cg, 30u);
    or_esi_r10d(cg);
    /* C = (AH & 1); for SUB: ARM_C = NOT x86_CF, so xor with 1 */
    mov_r10d_edx(cg);
    and_r10d_imm(cg, 1u);
    if (is_sub) xor_r10d_imm(cg, 1u);   /* ARM_C = NOT CF for subtract */
    shl_r10d(cg, 29u);
    or_esi_r10d(cg);
    /* V = OF (cl) << 28 -> r10d, or into esi */
    movzx_r10d_cl(cg);
    shl_r10d(cg, 28u);
    or_esi_r10d(cg);
    /* merge: apsr = (apsr & 0x0FFFFFFF) | esi */
    ld_r10d_apsr(cg);
    and_r10d_imm(cg, 0x0FFFFFFFu);
    or_r10d_esi(cg);
    st_r10d_apsr(cg);
}

/* NZ-only update for AND/ORR/EOR/TST/MOV-S. C and V unchanged.
   Same lahf/AH clobber concern: save eax to r11d, extract AH to edx,
   then restore eax. */
static void emit_flags_nz(codegen_t* cg) {
    mov_r11d_eax(cg);                /* r11d = result */
    emit_b(cg, 0x9F);               /* lahf */
    movzx_edx_ah(cg);                /* edx = AH; must precede mov eax,r11d */
    mov_eax_r11d(cg);                /* eax = result (restored for caller's st_eax) */
    /* N = (AH >> 7) << 31 */
    mov_esi_edx(cg);
    shr_esi(cg, 7u);
    shl_esi(cg, 31u);
    /* Z = ((AH >> 6) & 1) << 30 */
    mov_r10d_edx(cg);
    shr_r10d(cg, 6u);
    and_r10d_imm(cg, 1u);
    shl_r10d(cg, 30u);
    or_esi_r10d(cg);
    /* preserve C (bit 29) and V (bit 28); clear only N (bit 31) and Z (bit 30) */
    ld_r10d_apsr(cg);
    and_r10d_imm(cg, 0x3FFFFFFFu);
    or_r10d_esi(cg);
    st_r10d_apsr(cg);
}

/* WIN64 thunk prologue: save non-volatile r15/r14/rbx/rsi; shadow space; load cpu/bus.
   4 pushes (32B) + sub rsp,32 = 64B total; entry rsp is 8 mod 16 (ret addr on stack),
   after 4 pushes (32B mod 16 = 0) still 8 mod 16, sub 32 (0 mod 16) -> 8 mod 16 restored. */
static void emit_prologue(codegen_t* cg) {
    emit_b(cg, 0x41); emit_b(cg, 0x57);             /* push r15 */
    emit_b(cg, 0x41); emit_b(cg, 0x56);             /* push r14 */
    emit_b(cg, 0x53);                                /* push rbx */
    emit_b(cg, 0x56);                                /* push rsi */
    emit_b(cg, 0x48); emit_b(cg, 0x83); emit_b(cg, 0xEC); emit_b(cg, 0x20);  /* sub rsp,32 */
    emit_b(cg, 0x49); emit_b(cg, 0x89); emit_b(cg, 0xCF);                    /* mov r15,rcx */
    emit_b(cg, 0x49); emit_b(cg, 0x89); emit_b(cg, 0xD6);                    /* mov r14,rdx */
}

/* Epilogue: check bl failure flag; set halted+return false on fault, else return true.
   Byte layout (must match jz offset = 21):
     84 DB          test bl, bl        (2B)
     74 15          jz .ok             (2B)  ; skip 21 bytes of halt path
     41 C6 87 xx xx xx xx 01  mov byte [r15+CG_HALT_OFF], 1  (8B)
     48 83 C4 20    add rsp, 32        (4B)
     5E             pop rsi            (1B)
     5B             pop rbx            (1B)
     41 5E          pop r14            (2B)
     41 5F          pop r15            (2B)
     30 C0          xor al, al         (2B)
     C3             ret                (1B)  ; total halt path = 21B
   .ok:
     48 83 C4 20    add rsp, 32        (4B)
     5E 5B          pop rsi; pop rbx   (2B)
     41 5E 41 5F    pop r14; pop r15   (4B)
     B0 01          mov al, 1          (2B)
     C3             ret                (1B)
*/
static void emit_epilogue_check(codegen_t* cg) {
    emit_b(cg, 0x84); emit_b(cg, 0xDB);             /* test bl, bl */
    emit_b(cg, 0x74); emit_b(cg, 21u);              /* jz .ok (+21) */
    /* halt path (21 bytes) */
    emit_b(cg, 0x41); emit_b(cg, 0xC6); emit_b(cg, 0x87);  /* mov byte [r15+disp32], imm8 */
    emit_w32(cg, CG_HALT_OFF);
    emit_b(cg, 0x01);
    emit_b(cg, 0x48); emit_b(cg, 0x83); emit_b(cg, 0xC4); emit_b(cg, 0x20); /* add rsp,32 */
    emit_b(cg, 0x5E);                                /* pop rsi */
    emit_b(cg, 0x5B);                                /* pop rbx */
    emit_b(cg, 0x41); emit_b(cg, 0x5E);             /* pop r14 */
    emit_b(cg, 0x41); emit_b(cg, 0x5F);             /* pop r15 */
    emit_b(cg, 0x30); emit_b(cg, 0xC0);             /* xor al, al */
    emit_b(cg, 0xC3);                                /* ret */
    /* .ok: success path */
    emit_b(cg, 0x48); emit_b(cg, 0x83); emit_b(cg, 0xC4); emit_b(cg, 0x20); /* add rsp,32 */
    emit_b(cg, 0x5E); emit_b(cg, 0x5B);             /* pop rsi; pop rbx */
    emit_b(cg, 0x41); emit_b(cg, 0x5E);             /* pop r14 */
    emit_b(cg, 0x41); emit_b(cg, 0x5F);             /* pop r15 */
    emit_b(cg, 0xB0); emit_b(cg, 0x01);             /* mov al, 1 */
    emit_b(cg, 0xC3);                                /* ret */
}

/* LDR Rd, [base_eax + imm]: bus_read(bus, addr, sz, &out) -> r[rd].
   Sequence (~67B):
     ld_eax(rn) + add_imm(imm)     -- addr in eax (skipped for LDR_LIT/LDR_REG callers)
     sub rsp,16                    -- 16B local: [rsp+0..3] = out slot
     WIN64: rcx=bus, rdx=addr, r8d=sz, r9=&out
     mov rax, &bus_read; call rax
     mov ecx, [rsp+0]; add rsp,16
     and ecx, mask (B/H only)
     test al; jnz +5 (skip fail stub)
     or bl,1; jmp +7 (skip store)
     st_ecx(rd)                    -- 7 bytes: success store
*/
static void emit_load_from_eax(codegen_t* cg, u8 rd, u32 sz) {
    sub_rsp_16(cg);                                         /* rsp -= 16; [rsp+0] = out slot */
    mov_rcx_r14(cg);                                        /* rcx = bus */
    mov_edx_eax(cg);                                        /* rdx = addr */
    mov_r8d_imm(cg, sz);                                    /* r8d = size */
    lea_r9_rsp0(cg);                                        /* r9 = &out */
    mov_rax_imm64(cg, (u64)(uintptr_t)bus_read);            /* rax = &bus_read */
    call_rax(cg);                                           /* call bus_read */
    mov_ecx_rsp0(cg);                                       /* ecx = out (before add rsp) */
    add_rsp_16(cg);                                         /* rsp += 16 */
    if (sz == 1u) {
        emit_b(cg, 0x81); emit_b(cg, 0xE1); emit_w32(cg, 0xFFu);     /* and ecx, 0xFF */
    } else if (sz == 2u) {
        emit_b(cg, 0x81); emit_b(cg, 0xE1); emit_w32(cg, 0xFFFFu);   /* and ecx, 0xFFFF */
    }
    /* test al; jnz +5 (skip: or bl,1 (3B) + jmp +7 (2B) = 5B) */
    test_al_jnz(cg, 5u);
    or_bl_1(cg);                                            /* failure: bl |= 1 */
    jmp_short(cg, 7u);                                      /* jump past st_ecx (7B) */
    st_ecx(cg, rd);                                         /* success: r[rd] = ecx (7B) */
}

static void emit_load(codegen_t* cg, u8 rd, u8 rn, u32 imm, u32 sz) {
    ld_eax(cg, rn);
    if (imm) add_imm(cg, imm);
    emit_load_from_eax(cg, rd, sz);
}

/* STR Rd, [base_eax + imm]: bus_write(bus, addr, sz, r[rd]).
   No result store; just check al for fault.
   Sequence (~52B):
     ld_eax(rn) + add_imm(imm)
     sub rsp,16
     WIN64: rcx=bus, rdx=addr, r8d=sz, r9d=r[rd] (masked for B/H)
     mov rax, &bus_write; call rax
     add rsp,16
     test al; jnz +3 (skip or bl,1)
     or bl,1
*/
static void emit_store(codegen_t* cg, u8 rd, u8 rn, u32 imm, u32 sz) {
    ld_eax(cg, rn);
    if (imm) add_imm(cg, imm);
    sub_rsp_16(cg);
    mov_rcx_r14(cg);                                        /* rcx = bus */
    mov_edx_eax(cg);                                        /* rdx = addr */
    mov_r8d_imm(cg, sz);                                    /* r8d = size */
    mov_r9d_reg(cg, rd);                                    /* r9d = r[rd] */
    if (sz == 1u) and_r9d_imm(cg, 0xFFu);
    else if (sz == 2u) and_r9d_imm(cg, 0xFFFFu);
    mov_rax_imm64(cg, (u64)(uintptr_t)bus_write);           /* rax = &bus_write */
    call_rax(cg);
    add_rsp_16(cg);
    /* test al; jnz +3 (skip or bl,1 (3B)) */
    test_al_jnz(cg, 3u);
    or_bl_1(cg);
}

/* ---- branch emission helpers ---- */

/* mov ecx, [r15 + CG_APSR_OFF]  (41 8B 8F disp32) */
static void ld_ecx_apsr(codegen_t* cg) {
    emit_b(cg, 0x41); emit_b(cg, 0x8B); emit_b(cg, 0x8F);
    emit_w32(cg, CG_APSR_OFF);
}
/* pushfq (9C) */
static void emit_pushfq(codegen_t* cg) { emit_b(cg, 0x9C); }
/* popfq (9D) */
static void emit_popfq(codegen_t* cg)  { emit_b(cg, 0x9D); }
/* push rax (50) */
static void emit_push_rax(codegen_t* cg) { emit_b(cg, 0x50); }
/* pop rax (58) */
static void emit_pop_rax(codegen_t* cg)  { emit_b(cg, 0x58); }
/* and rax, sign_ext_imm32  (48 25 imm32) */
static void and_rax_imm32(codegen_t* cg, u32 v) {
    emit_b(cg, 0x48); emit_b(cg, 0x25); emit_w32(cg, v);
}
/* bt ecx, imm8  (0F BA E1 imm8) */
static void bt_ecx(codegen_t* cg, u8 n) {
    emit_b(cg, 0x0F); emit_b(cg, 0xBA); emit_b(cg, 0xE1); emit_b(cg, n);
}
/* setc r10b then movzx r10d, r10b  — capture CF without clobbering it.
   xor r10d,r10d would clear CF before setc; use movzx instead to zero-extend.
   setc r10b   (41 0F 92 C2): r10b = CF; does not modify CF.
   movzx r10d, r10b  (45 0F B6 D2): zero-extend byte to dword; does not modify flags. */
static void setc_r10d(codegen_t* cg) {
    emit_b(cg, 0x41); emit_b(cg, 0x0F); emit_b(cg, 0x92); emit_b(cg, 0xC2); /* setc r10b */
    emit_b(cg, 0x45); emit_b(cg, 0x0F); emit_b(cg, 0xB6); emit_b(cg, 0xD2); /* movzx r10d,r10b */
}
/* or rax, r10  (4C 09 D0): REX.W+REX.R, mod=11 reg=r10 rm=rax */
static void or_rax_r10(codegen_t* cg) {
    emit_b(cg, 0x4C); emit_b(cg, 0x09); emit_b(cg, 0xD0);
}
/* setnc r10b; movzx r10d, r10b  — capture NOT(CF) without clobbering flags.
   setnc r10b  (41 0F 93 C2): r10b = !CF.
   movzx r10d, r10b  (45 0F B6 D2): zero-extend; does not modify flags. */
static void setnc_r10d(codegen_t* cg) {
    emit_b(cg, 0x41); emit_b(cg, 0x0F); emit_b(cg, 0x93); emit_b(cg, 0xC2); /* setnc r10b */
    emit_b(cg, 0x45); emit_b(cg, 0x0F); emit_b(cg, 0xB6); emit_b(cg, 0xD2); /* movzx r10d,r10b */
}

/* Reconstruct x86 EFLAGS from cpu->apsr NZCV.
   Strategy: pushfq into rax, clear SF/ZF/CF/OF bits, OR in apsr-derived bits, popfq.
   EFLAGS bit positions: CF=0, ZF=6, SF=7, OF=11.  Clear mask 0x08C1; sign-ext 0xFFFFF73E.
   APSR: N=bit31 -> SF, Z=bit30 -> ZF, V=bit28 -> OF (direct map).
   APSR.C (bit29): ARM C=1 means no-borrow; x86 CF=0 means no-borrow. INVERT: x86.CF = !ARM.C.
   The jcc table (CS->jae=CF=0, CC->jb=CF=1, HI->ja=CF=0&&ZF=0, LS->jbe) is consistent
   with this inversion. */
static void emit_apsr_to_eflags(codegen_t* cg) {
    ld_ecx_apsr(cg);          /* ecx = cpu->apsr */
    emit_pushfq(cg);          /* rsp -= 8; [rsp] = EFLAGS */
    emit_pop_rax(cg);         /* rax = EFLAGS; rsp += 8 */
    /* clear SF(7), ZF(6), CF(0), OF(11): and rax, ~0x08C1 = 0xFFFFF73E sign-extended */
    and_rax_imm32(cg, 0xFFFFF73Eu);
    /* N -> SF (bit 7) */
    bt_ecx(cg, 31u); setc_r10d(cg);  shl_r10d(cg, 7u);  or_rax_r10(cg);
    /* Z -> ZF (bit 6) */
    bt_ecx(cg, 30u); setc_r10d(cg);  shl_r10d(cg, 6u);  or_rax_r10(cg);
    /* ARM.C -> CF: ARM C=1=no-borrow; x86 CF=0=no-borrow; store NOT(ARM.C) into bit0 of rax */
    bt_ecx(cg, 29u); setnc_r10d(cg);                     or_rax_r10(cg);
    /* V -> OF (bit 11) */
    bt_ecx(cg, 28u); setc_r10d(cg);  shl_r10d(cg, 11u); or_rax_r10(cg);
    emit_push_rax(cg);        /* [rsp] = rebuilt EFLAGS */
    emit_popfq(cg);           /* restore EFLAGS; jcc after this reads correct NZCV */
}

/* ARM cond -> x86 jcc near rel32 opcode (2nd byte after 0F prefix).
   EQ=74, NE=75, CS=73(jae), CC=72(jb), MI=78, PL=79, VS=70, VC=71,
   HI=77(ja), LS=76(jbe), GE=7D, LT=7C, GT=7F, LE=7E. */
static u8 cond_to_jcc(u8 cond) {
    switch (cond) {
        case 0x0: return 0x84;  /* je  (EQ: ZF=1) */
        case 0x1: return 0x85;  /* jne (NE: ZF=0) */
        case 0x2: return 0x83;  /* jae (CS/HS: CF=0 = no borrow) */
        case 0x3: return 0x82;  /* jb  (CC/LO: CF=1) */
        case 0x4: return 0x88;  /* js  (MI: SF=1) */
        case 0x5: return 0x89;  /* jns (PL: SF=0) */
        case 0x6: return 0x80;  /* jo  (VS: OF=1) */
        case 0x7: return 0x81;  /* jno (VC: OF=0) */
        case 0x8: return 0x87;  /* ja  (HI: CF=0 && ZF=0) */
        case 0x9: return 0x86;  /* jbe (LS: CF=1 || ZF=1) */
        case 0xA: return 0x8D;  /* jge (GE: SF=OF) */
        case 0xB: return 0x8C;  /* jl  (LT: SF!=OF) */
        case 0xC: return 0x8F;  /* jg  (GT: ZF=0 && SF=OF) */
        case 0xD: return 0x8E;  /* jle (LE: ZF=1 || SF!=OF) */
        default:  return 0x00;
    }
}

/* Emit B<cond> #imm as block terminator.
   PRECONDITION: i->imm is signed byte offset already pre-shifted by decoder (imm8<<1 for T1,
   imm21<<1 for T32). Formula: target_pc = i->pc + 4 + i->imm. Fallthrough: i->pc + i->size.
   Layout: apsr_to_eflags; jcc rel32(13); st_pc(fall [11B]); jmp short(11); st_pc(taken [11B]). */
static void emit_b_cond(codegen_t* cg, const insn_t* i) {
    if (i->cond == 0xE) { /* AL: always taken */
        st_pc(cg, i->pc + 4u + i->imm); return;
    }
    if (i->cond == 0xF) { /* NV: never taken */
        st_pc(cg, i->pc + i->size); return;
    }

    u32 tgt = i->pc + 4u + i->imm;
    u32 fal = i->pc + i->size;

    emit_apsr_to_eflags(cg);

    /* jcc rel32: 0F 8X disp32. disp32=13: skip 11B(fall st_pc) + 2B(jmp short) = land at taken. */
    emit_b(cg, 0x0F);
    emit_b(cg, cond_to_jcc(i->cond));
    emit_w32(cg, 13u);

    st_pc(cg, fal);     /* 11B: fallthrough store */
    jmp_short(cg, 11u); /* 2B: skip taken store */
    st_pc(cg, tgt);     /* 11B: taken store */
}

/* Emit B #imm (unconditional): PC = pc+4+imm. Block terminates. */
static void emit_b_uncond(codegen_t* cg, const insn_t* i) {
    st_pc(cg, i->pc + 4u + i->imm);
}

/* Emit T32 BL: LR = (pc+size)|1; PC = (pc+4+imm)&~1. Block terminates. */
static void emit_t32_bl(codegen_t* cg, const insn_t* i) {
    u32 tgt = (i->pc + 4u + i->imm) & ~1u;
    u32 lnk = (i->pc + i->size) | 1u;
    mov_eax_imm(cg, lnk);
    st_eax(cg, REG_LR);
    st_pc(cg, tgt);
}

/* op -> x86 emit. */
bool codegen_supports(opcode_t op) {
    switch (op) {
        case OP_MOV_IMM:    case OP_MOV_REG:
        case OP_ADD_REG:    case OP_SUB_REG:
        case OP_ADD_IMM3:   case OP_ADD_IMM8:
        case OP_SUB_IMM3:   case OP_SUB_IMM8:
        case OP_AND_REG:    case OP_ORR_REG: case OP_EOR_REG:
        case OP_NOP:        case OP_T32_NOP:
        case OP_T32_MOV_IMM:
        case OP_T32_ADD_IMM:
        case OP_T32_SUB_IMM:
        case OP_T32_AND_IMM:
        case OP_T32_ORR_IMM:
        case OP_T32_EOR_IMM:
        case OP_T32_ADDW: case OP_T32_SUBW:
        case OP_T32_MOVW:
        /* flag-only ops (CMP/CMN/TST family) */
        case OP_CMP_IMM:    case OP_CMP_REG:    case OP_CMP_REG_T2:
        case OP_CMN_REG:    case OP_TST_REG:
        case OP_T32_CMP_IMM:    case OP_T32_CMP_REG:
        case OP_T32_CMN_IMM:    case OP_T32_CMN_REG:
        /* memory ops */
        case OP_LDR_IMM:    case OP_STR_IMM:
        case OP_LDRB_IMM:   case OP_STRB_IMM:
        case OP_LDRH_IMM:   case OP_STRH_IMM:
        case OP_LDR_SP:     case OP_STR_SP:
        case OP_LDR_LIT:
        case OP_LDR_REG:    case OP_STR_REG:
        case OP_T32_LDR_IMM:   case OP_T32_STR_IMM:
        case OP_T32_LDRB_IMM:  case OP_T32_STRB_IMM:
        case OP_T32_LDRH_IMM:  case OP_T32_STRH_IMM:
        case OP_T32_LDR_LIT:
        case OP_T32_LDR_REG:   case OP_T32_STR_REG:
        case OP_T32_LDRD_IMM:  case OP_T32_STRD_IMM:
        /* branch terminators */
        case OP_B_COND:  case OP_T32_B_COND:
        case OP_B_UNCOND:
        case OP_T32_BL:
            return true;
        default:
            return false;
    }
}

static void emit_op(codegen_t* cg, const insn_t* i) {
    switch (i->op) {
        case OP_NOP: case OP_T32_NOP: break;

        /* MOV: T1 MOV_IMM always sets NZ; T32 MOV_IMM/MOVW conditional on set_flags */
        case OP_MOV_IMM:
            mov_eax_imm(cg, i->imm);
            /* test eax,eax (85 C0) to set NZ flags; T1 always sets */
            emit_b(cg, 0x85); emit_b(cg, 0xC0);
            emit_flags_nz(cg);
            st_eax(cg, i->rd); break;

        case OP_T32_MOV_IMM:
            mov_eax_imm(cg, i->imm);
            if (i->set_flags) {
                emit_b(cg, 0x85); emit_b(cg, 0xC0);
                emit_flags_nz(cg);
            }
            st_eax(cg, i->rd); break;

        case OP_T32_MOVW:
            mov_eax_imm(cg, i->imm);
            st_eax(cg, i->rd); break;   /* MOVW never sets flags */

        case OP_MOV_REG:
            ld_eax(cg, i->rm);
            if (i->set_flags) {
                emit_b(cg, 0x85); emit_b(cg, 0xC0);
                emit_flags_nz(cg);
            }
            st_eax(cg, i->rd); break;

        /* T1 ADD_REG/SUB_REG: always set flags outside IT */
        case OP_ADD_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm); op_add_ec(cg);
            emit_flags_nzcv(cg, false);
            st_eax(cg, i->rd); break;

        case OP_SUB_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm); op_sub_ec(cg);
            emit_flags_nzcv(cg, true);
            st_eax(cg, i->rd); break;

        /* T1 ADD_IMM3/IMM8: always set flags */
        case OP_ADD_IMM3:
            ld_eax(cg, i->rn); add_imm(cg, i->imm);
            emit_flags_nzcv(cg, false);
            st_eax(cg, i->rd); break;

        case OP_ADD_IMM8:
            ld_eax(cg, i->rn); add_imm(cg, i->imm);
            emit_flags_nzcv(cg, false);
            st_eax(cg, i->rd); break;

        /* T1 SUB_IMM3/IMM8: always set flags */
        case OP_SUB_IMM3:
            ld_eax(cg, i->rn); sub_imm(cg, i->imm);
            emit_flags_nzcv(cg, true);
            st_eax(cg, i->rd); break;

        case OP_SUB_IMM8:
            ld_eax(cg, i->rn); sub_imm(cg, i->imm);
            emit_flags_nzcv(cg, true);
            st_eax(cg, i->rd); break;

        /* T32 ADD_IMM: S-bit conditional */
        case OP_T32_ADD_IMM:
            ld_eax(cg, i->rn); add_imm(cg, i->imm);
            if (i->set_flags) emit_flags_nzcv(cg, false);
            st_eax(cg, i->rd); break;

        /* T32 ADDW: T4 encoding, no S bit, never sets flags */
        case OP_T32_ADDW:
            ld_eax(cg, i->rn); add_imm(cg, i->imm);
            st_eax(cg, i->rd); break;

        /* T32 SUB_IMM: S-bit conditional */
        case OP_T32_SUB_IMM:
            ld_eax(cg, i->rn); sub_imm(cg, i->imm);
            if (i->set_flags) emit_flags_nzcv(cg, true);
            st_eax(cg, i->rd); break;

        /* T32 SUBW: T4 encoding, no S bit, never sets flags */
        case OP_T32_SUBW:
            ld_eax(cg, i->rn); sub_imm(cg, i->imm);
            st_eax(cg, i->rd); break;

        /* T1 AND_REG: always sets NZ */
        case OP_AND_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm); op_and_ec(cg);
            emit_flags_nz(cg);
            st_eax(cg, i->rd); break;

        case OP_T32_AND_IMM:
            ld_eax(cg, i->rn);
            emit_b(cg, 0x25); emit_w32(cg, i->imm);
            if (i->set_flags) emit_flags_nz(cg);
            st_eax(cg, i->rd); break;

        /* T1 ORR_REG: always sets NZ */
        case OP_ORR_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm); op_or_ec(cg);
            emit_flags_nz(cg);
            st_eax(cg, i->rd); break;

        case OP_T32_ORR_IMM:
            ld_eax(cg, i->rn);
            emit_b(cg, 0x0D); emit_w32(cg, i->imm);
            if (i->set_flags) emit_flags_nz(cg);
            st_eax(cg, i->rd); break;

        /* T1 EOR_REG: always sets NZ */
        case OP_EOR_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm); op_xor_ec(cg);
            emit_flags_nz(cg);
            st_eax(cg, i->rd); break;

        case OP_T32_EOR_IMM:
            ld_eax(cg, i->rn);
            emit_b(cg, 0x35); emit_w32(cg, i->imm);
            if (i->set_flags) emit_flags_nz(cg);
            st_eax(cg, i->rd); break;

        /* CMP family: compute result, set NZCV, discard result */
        case OP_CMP_IMM: case OP_T32_CMP_IMM:
            ld_eax(cg, i->rn);
            sub_imm(cg, i->imm);
            emit_flags_nzcv(cg, true);
            break;  /* no store */

        case OP_CMP_REG: case OP_CMP_REG_T2: case OP_T32_CMP_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm);
            op_sub_ec(cg);
            emit_flags_nzcv(cg, true);
            break;  /* no store */

        case OP_CMN_REG: case OP_T32_CMN_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm);
            op_add_ec(cg);
            emit_flags_nzcv(cg, false);
            break;  /* no store */

        case OP_T32_CMN_IMM:
            ld_eax(cg, i->rn);
            add_imm(cg, i->imm);
            emit_flags_nzcv(cg, false);
            break;  /* no store */

        case OP_TST_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm);
            op_and_ec(cg);
            emit_flags_nz(cg);
            break;  /* no store; TST = AND with discard, NZ only */

        /* === LDR/STR immediate offset === */
        case OP_LDR_IMM:    case OP_T32_LDR_IMM:
            emit_load(cg, i->rd, i->rn, i->imm, 4u); break;
        case OP_LDRB_IMM:   case OP_T32_LDRB_IMM:
            emit_load(cg, i->rd, i->rn, i->imm, 1u); break;
        case OP_LDRH_IMM:   case OP_T32_LDRH_IMM:
            emit_load(cg, i->rd, i->rn, i->imm, 2u); break;
        case OP_STR_IMM:    case OP_T32_STR_IMM:
            emit_store(cg, i->rd, i->rn, i->imm, 4u); break;
        case OP_STRB_IMM:   case OP_T32_STRB_IMM:
            emit_store(cg, i->rd, i->rn, i->imm, 1u); break;
        case OP_STRH_IMM:   case OP_T32_STRH_IMM:
            emit_store(cg, i->rd, i->rn, i->imm, 2u); break;

        /* SP-relative */
        case OP_LDR_SP:
            emit_load(cg, i->rd, REG_SP, i->imm, 4u); break;
        case OP_STR_SP:
            emit_store(cg, i->rd, REG_SP, i->imm, 4u); break;

        /* LDR_LIT: addr = ((PC+4)&~3) + imm; baked at compile time */
        case OP_LDR_LIT:    case OP_T32_LDR_LIT: {
            u32 a = ((i->pc + 4u) & ~3u) + i->imm;
            mov_eax_imm(cg, a);                             /* eax = literal addr */
            emit_load_from_eax(cg, i->rd, 4u);
            break;
        }

        /* Register-offset LDR/STR */
        case OP_LDR_REG:    case OP_T32_LDR_REG:
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm); op_add_ec(cg);
            emit_load_from_eax(cg, i->rd, 4u);
            break;
        case OP_STR_REG:    case OP_T32_STR_REG: {
            ld_eax(cg, i->rn); ld_ecx(cg, i->rm); op_add_ec(cg);
            sub_rsp_16(cg);
            mov_rcx_r14(cg); mov_edx_eax(cg); mov_r8d_imm(cg, 4u);
            mov_r9d_reg(cg, i->rd);
            mov_rax_imm64(cg, (u64)(uintptr_t)bus_write);
            call_rax(cg);
            add_rsp_16(cg);
            test_al_jnz(cg, 3u); or_bl_1(cg);
            break;
        }

        /* LDRD: two consecutive loads; second reg is i->rs */
        case OP_T32_LDRD_IMM:
            emit_load(cg, i->rd, i->rn, i->imm,      4u);
            emit_load(cg, i->rs, i->rn, i->imm + 4u, 4u);
            break;

        /* STRD: two consecutive stores */
        case OP_T32_STRD_IMM:
            emit_store(cg, i->rd, i->rn, i->imm,      4u);
            emit_store(cg, i->rs, i->rn, i->imm + 4u, 4u);
            break;

        /* branch terminators */
        case OP_B_UNCOND:
            emit_b_uncond(cg, i); break;
        case OP_B_COND: case OP_T32_B_COND:
            emit_b_cond(cg, i); break;
        case OP_T32_BL:
            emit_t32_bl(cg, i); break;

        default: break;
    }
}

bool codegen_init(codegen_t* cg) {
    cg->capacity = CG_BUFFER_SIZE;
    cg->used = 0;
#ifdef _WIN32
    cg->buffer = (u8*)VirtualAlloc(NULL, CG_BUFFER_SIZE,
                                   MEM_COMMIT | MEM_RESERVE,
                                   PAGE_EXECUTE_READWRITE);
#else
    cg->buffer = (u8*)mmap(NULL, CG_BUFFER_SIZE,
                           PROT_READ | PROT_WRITE | PROT_EXEC,
                           MAP_PRIVATE | MAP_ANONYMOUS, -1, 0);
    if (cg->buffer == MAP_FAILED) cg->buffer = NULL;
#endif
    return cg->buffer != NULL;
}

void codegen_free(codegen_t* cg) {
    if (!cg->buffer) return;
#ifdef _WIN32
    VirtualFree(cg->buffer, 0, MEM_RELEASE);
#else
    munmap(cg->buffer, cg->capacity);
#endif
    cg->buffer = NULL;
}

/* T32 memory ops (T4 form) carry writeback/index/add fields that emit_load/emit_store
   does not implement.  Only the simple T3 form (add=1,index=1,writeback=0) is safe
   to compile natively.  Return false for any insn that needs the interpreter. */
static bool insn_native_ok(const insn_t* i) {
    switch (i->op) {
        case OP_T32_LDR_IMM:  case OP_T32_STR_IMM:
        case OP_T32_LDRB_IMM: case OP_T32_STRB_IMM:
        case OP_T32_LDRH_IMM: case OP_T32_STRH_IMM:
        case OP_T32_LDRD_IMM: case OP_T32_STRD_IMM:
            return i->add && i->index && !i->writeback;
        default:
            return true;
    }
}

cg_thunk_t codegen_emit(codegen_t* cg, const insn_t* ins, u8 n) {
    for (u8 k = 0; k < n; ++k) if (!codegen_supports(ins[k].op)) return NULL;
    for (u8 k = 0; k < n; ++k) if (!insn_native_ok(&ins[k]))     return NULL;
    if (cg->used + (u32)n * 128u + 128u > cg->capacity) return NULL;
    u8* start = cg->buffer + cg->used;
    emit_prologue(cg);
    emit_clear_fail(cg);                /* xor ebx,ebx — failure flag */
    for (u8 k = 0; k < n; ++k) emit_op(cg, &ins[k]);
    /* branch terminators already wrote PC via emit_b_cond/uncond/bl; skip trailing store */
    opcode_t last_op = ins[n - 1].op;
    bool wrote_pc = (last_op == OP_B_COND    || last_op == OP_T32_B_COND ||
                     last_op == OP_B_UNCOND  || last_op == OP_T32_BL);
    if (!wrote_pc) {
        u32 last = ins[n - 1].pc + ins[n - 1].size;
        st_pc(cg, last);
    }
    emit_epilogue_check(cg);            /* bl-check: halt-or-success */
    return (cg_thunk_t)start;
}
