#ifndef __SOC_EFUSE2_ATTRIBUTE_H__
#define __SOC_EFUSE2_ATTRIBUTE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#include <soc_efuse2_interface.h>
#if defined(CONFIG_EFUSE_IN_XLOADER)
static efuse_attr_t g_efuse2_attr_tbl[] = {
 {EFUSE2_NV_COUNTER_START, EFUSE2_NV_COUNTER_SIZE, EFUSE2_NV_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SECURE_BOOT_START, EFUSE2_SECURE_BOOT_SIZE, EFUSE2_SECURE_BOOT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SECENGEPS_SEL_START, EFUSE2_SECENGEPS_SEL_SIZE, EFUSE2_SECENGEPS_SEL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GMROTPK_HASH_START, EFUSE2_GMROTPK_HASH_SIZE, EFUSE2_GMROTPK_HASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GJROTPK_HASH_START, EFUSE2_GJROTPK_HASH_SIZE, EFUSE2_GJROTPK_HASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PATCH_SHA256_START, EFUSE2_PATCH_SHA256_SIZE, EFUSE2_PATCH_SHA256,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_MA_DEBUG_START, EFUSE2_MA_DEBUG_SIZE, EFUSE2_MA_DEBUG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GM_ROTPK_ZEROES_START, EFUSE2_GM_ROTPK_ZEROES_SIZE, EFUSE2_GM_ROTPK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GJ_ROTPK_ZEROES_START, EFUSE2_GJ_ROTPK_ZEROES_SIZE, EFUSE2_GJ_ROTPK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LCS_EPS_START, EFUSE2_LCS_EPS_SIZE, EFUSE2_LCS_EPS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SM234_EN_START, EFUSE2_SM234_EN_SIZE, EFUSE2_SM234_EN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_KEYDEBUG_DIS_START, EFUSE2_KEYDEBUG_DIS_SIZE, EFUSE2_KEYDEBUG_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_DEBUG_DIS_START, EFUSE2_DEBUG_DIS_SIZE, EFUSE2_DEBUG_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GLBKEY_EPSGID_START, EFUSE2_GLBKEY_EPSGID_SIZE, EFUSE2_GLBKEY_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_EPSGID_START, EFUSE2_CRC_EPSGID_SIZE, EFUSE2_CRC_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_EPSGID_START, EFUSE2_ZEROES_EPSGID_SIZE, EFUSE2_ZEROES_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_EPS_KDR_START, EFUSE2_EPS_KDR_SIZE, EFUSE2_EPS_KDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_EPSKDR_START, EFUSE2_CRC_EPSKDR_SIZE, EFUSE2_CRC_EPSKDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_EPSKDR_START, EFUSE2_ZEROES_EPSKDR_SIZE, EFUSE2_ZEROES_EPSKDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRYPTOENHANCE_GMPOSK_START, EFUSE2_CRYPTOENHANCE_GMPOSK_SIZE, EFUSE2_CRYPTOENHANCE_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_GMPOSK_START, EFUSE2_CRC_GMPOSK_SIZE, EFUSE2_CRC_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_GMPOSK_START, EFUSE2_ZEROES_GMPOSK_SIZE, EFUSE2_ZEROES_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_APBPGM_DIS_START, EFUSE2_APBPGM_DIS_SIZE, EFUSE2_APBPGM_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PAD_DIS_START, EFUSE2_PAD_DIS_SIZE, EFUSE2_PAD_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ENC_EFC_START, EFUSE2_ENC_EFC_SIZE, EFUSE2_ENC_EFC,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMJROTPKZEROES_START, EFUSE2_LOCK_GMJROTPKZEROES_SIZE, EFUSE2_LOCK_GMJROTPKZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PATCH_GJROTPK_WRLOCK_START, EFUSE2_PATCH_GJROTPK_WRLOCK_SIZE, EFUSE2_PATCH_GJROTPK_WRLOCK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMROTPKHASH_START, EFUSE2_LOCK_GMROTPKHASH_SIZE, EFUSE2_LOCK_GMROTPKHASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_SECUREBOOT_START, EFUSE2_LOCK_SECUREBOOT_SIZE, EFUSE2_LOCK_SECUREBOOT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_SECENGEPSSEL_START, EFUSE2_LOCK_SECENGEPSSEL_SIZE, EFUSE2_LOCK_SECENGEPSSEL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GID_START, EFUSE2_LOCK_GID_SIZE, EFUSE2_LOCK_GID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_KDR_START, EFUSE2_LOCK_KDR_SIZE, EFUSE2_LOCK_KDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMPOSK_START, EFUSE2_LOCK_GMPOSK_SIZE, EFUSE2_LOCK_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_MADEBUG_START, EFUSE2_LOCK_MADEBUG_SIZE, EFUSE2_LOCK_MADEBUG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_KEYREVOKE_START, EFUSE2_UAPP_KEYREVOKE_SIZE, EFUSE2_UAPP_KEYREVOKE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_ENABLE_START, EFUSE2_UAPP_ENABLE_SIZE, EFUSE2_UAPP_ENABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_CONSISTENCY_START, EFUSE2_UAPP_CONSISTENCY_SIZE, EFUSE2_UAPP_CONSISTENCY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
};
#elif defined(CONFIG_EFUSE_IN_BL2)
static efuse_attr_t g_efuse2_attr_tbl[] = {
 {EFUSE2_NV_COUNTER_START, EFUSE2_NV_COUNTER_SIZE, EFUSE2_NV_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SECURE_BOOT_START, EFUSE2_SECURE_BOOT_SIZE, EFUSE2_SECURE_BOOT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SECENGEPS_SEL_START, EFUSE2_SECENGEPS_SEL_SIZE, EFUSE2_SECENGEPS_SEL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GMROTPK_HASH_START, EFUSE2_GMROTPK_HASH_SIZE, EFUSE2_GMROTPK_HASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GJROTPK_HASH_START, EFUSE2_GJROTPK_HASH_SIZE, EFUSE2_GJROTPK_HASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PATCH_SHA256_START, EFUSE2_PATCH_SHA256_SIZE, EFUSE2_PATCH_SHA256,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_MA_DEBUG_START, EFUSE2_MA_DEBUG_SIZE, EFUSE2_MA_DEBUG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GM_ROTPK_ZEROES_START, EFUSE2_GM_ROTPK_ZEROES_SIZE, EFUSE2_GM_ROTPK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GJ_ROTPK_ZEROES_START, EFUSE2_GJ_ROTPK_ZEROES_SIZE, EFUSE2_GJ_ROTPK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LCS_EPS_START, EFUSE2_LCS_EPS_SIZE, EFUSE2_LCS_EPS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SM234_EN_START, EFUSE2_SM234_EN_SIZE, EFUSE2_SM234_EN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_KEYDEBUG_DIS_START, EFUSE2_KEYDEBUG_DIS_SIZE, EFUSE2_KEYDEBUG_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_DEBUG_DIS_START, EFUSE2_DEBUG_DIS_SIZE, EFUSE2_DEBUG_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GLBKEY_EPSGID_START, EFUSE2_GLBKEY_EPSGID_SIZE, EFUSE2_GLBKEY_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_EPSGID_START, EFUSE2_CRC_EPSGID_SIZE, EFUSE2_CRC_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_EPSGID_START, EFUSE2_ZEROES_EPSGID_SIZE, EFUSE2_ZEROES_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_EPS_KDR_START, EFUSE2_EPS_KDR_SIZE, EFUSE2_EPS_KDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_EPSKDR_START, EFUSE2_CRC_EPSKDR_SIZE, EFUSE2_CRC_EPSKDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_EPSKDR_START, EFUSE2_ZEROES_EPSKDR_SIZE, EFUSE2_ZEROES_EPSKDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRYPTOENHANCE_GMPOSK_START, EFUSE2_CRYPTOENHANCE_GMPOSK_SIZE, EFUSE2_CRYPTOENHANCE_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_GMPOSK_START, EFUSE2_CRC_GMPOSK_SIZE, EFUSE2_CRC_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_GMPOSK_START, EFUSE2_ZEROES_GMPOSK_SIZE, EFUSE2_ZEROES_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_APBPGM_DIS_START, EFUSE2_APBPGM_DIS_SIZE, EFUSE2_APBPGM_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PAD_DIS_START, EFUSE2_PAD_DIS_SIZE, EFUSE2_PAD_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ENC_EFC_START, EFUSE2_ENC_EFC_SIZE, EFUSE2_ENC_EFC,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMJROTPKZEROES_START, EFUSE2_LOCK_GMJROTPKZEROES_SIZE, EFUSE2_LOCK_GMJROTPKZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PATCH_GJROTPK_WRLOCK_START, EFUSE2_PATCH_GJROTPK_WRLOCK_SIZE, EFUSE2_PATCH_GJROTPK_WRLOCK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMROTPKHASH_START, EFUSE2_LOCK_GMROTPKHASH_SIZE, EFUSE2_LOCK_GMROTPKHASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_SECUREBOOT_START, EFUSE2_LOCK_SECUREBOOT_SIZE, EFUSE2_LOCK_SECUREBOOT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_SECENGEPSSEL_START, EFUSE2_LOCK_SECENGEPSSEL_SIZE, EFUSE2_LOCK_SECENGEPSSEL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GID_START, EFUSE2_LOCK_GID_SIZE, EFUSE2_LOCK_GID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_KDR_START, EFUSE2_LOCK_KDR_SIZE, EFUSE2_LOCK_KDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMPOSK_START, EFUSE2_LOCK_GMPOSK_SIZE, EFUSE2_LOCK_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_MADEBUG_START, EFUSE2_LOCK_MADEBUG_SIZE, EFUSE2_LOCK_MADEBUG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_KEYREVOKE_START, EFUSE2_UAPP_KEYREVOKE_SIZE, EFUSE2_UAPP_KEYREVOKE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_ENABLE_START, EFUSE2_UAPP_ENABLE_SIZE, EFUSE2_UAPP_ENABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_CONSISTENCY_START, EFUSE2_UAPP_CONSISTENCY_SIZE, EFUSE2_UAPP_CONSISTENCY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
#if defined(CONFIG_DEBUG_EFUSE)
 {0, EFUSE2_MAX_SIZE, EFUSE2_DEBUG_ID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
#endif
};
#elif defined(CONFIG_EFUSE_IN_BL31)
static efuse_attr_t g_efuse2_attr_tbl[] = {
 {EFUSE2_NV_COUNTER_START, EFUSE2_NV_COUNTER_SIZE, EFUSE2_NV_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SECURE_BOOT_START, EFUSE2_SECURE_BOOT_SIZE, EFUSE2_SECURE_BOOT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SECENGEPS_SEL_START, EFUSE2_SECENGEPS_SEL_SIZE, EFUSE2_SECENGEPS_SEL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GMROTPK_HASH_START, EFUSE2_GMROTPK_HASH_SIZE, EFUSE2_GMROTPK_HASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GJROTPK_HASH_START, EFUSE2_GJROTPK_HASH_SIZE, EFUSE2_GJROTPK_HASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PATCH_SHA256_START, EFUSE2_PATCH_SHA256_SIZE, EFUSE2_PATCH_SHA256,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_MA_DEBUG_START, EFUSE2_MA_DEBUG_SIZE, EFUSE2_MA_DEBUG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GM_ROTPK_ZEROES_START, EFUSE2_GM_ROTPK_ZEROES_SIZE, EFUSE2_GM_ROTPK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GJ_ROTPK_ZEROES_START, EFUSE2_GJ_ROTPK_ZEROES_SIZE, EFUSE2_GJ_ROTPK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LCS_EPS_START, EFUSE2_LCS_EPS_SIZE, EFUSE2_LCS_EPS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SM234_EN_START, EFUSE2_SM234_EN_SIZE, EFUSE2_SM234_EN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_KEYDEBUG_DIS_START, EFUSE2_KEYDEBUG_DIS_SIZE, EFUSE2_KEYDEBUG_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_DEBUG_DIS_START, EFUSE2_DEBUG_DIS_SIZE, EFUSE2_DEBUG_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GLBKEY_EPSGID_START, EFUSE2_GLBKEY_EPSGID_SIZE, EFUSE2_GLBKEY_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_EPSGID_START, EFUSE2_CRC_EPSGID_SIZE, EFUSE2_CRC_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_EPSGID_START, EFUSE2_ZEROES_EPSGID_SIZE, EFUSE2_ZEROES_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_EPS_KDR_START, EFUSE2_EPS_KDR_SIZE, EFUSE2_EPS_KDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_EPSKDR_START, EFUSE2_CRC_EPSKDR_SIZE, EFUSE2_CRC_EPSKDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_EPSKDR_START, EFUSE2_ZEROES_EPSKDR_SIZE, EFUSE2_ZEROES_EPSKDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRYPTOENHANCE_GMPOSK_START, EFUSE2_CRYPTOENHANCE_GMPOSK_SIZE, EFUSE2_CRYPTOENHANCE_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_GMPOSK_START, EFUSE2_CRC_GMPOSK_SIZE, EFUSE2_CRC_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_GMPOSK_START, EFUSE2_ZEROES_GMPOSK_SIZE, EFUSE2_ZEROES_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_APBPGM_DIS_START, EFUSE2_APBPGM_DIS_SIZE, EFUSE2_APBPGM_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PAD_DIS_START, EFUSE2_PAD_DIS_SIZE, EFUSE2_PAD_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ENC_EFC_START, EFUSE2_ENC_EFC_SIZE, EFUSE2_ENC_EFC,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMJROTPKZEROES_START, EFUSE2_LOCK_GMJROTPKZEROES_SIZE, EFUSE2_LOCK_GMJROTPKZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PATCH_GJROTPK_WRLOCK_START, EFUSE2_PATCH_GJROTPK_WRLOCK_SIZE, EFUSE2_PATCH_GJROTPK_WRLOCK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMROTPKHASH_START, EFUSE2_LOCK_GMROTPKHASH_SIZE, EFUSE2_LOCK_GMROTPKHASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_SECUREBOOT_START, EFUSE2_LOCK_SECUREBOOT_SIZE, EFUSE2_LOCK_SECUREBOOT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_SECENGEPSSEL_START, EFUSE2_LOCK_SECENGEPSSEL_SIZE, EFUSE2_LOCK_SECENGEPSSEL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GID_START, EFUSE2_LOCK_GID_SIZE, EFUSE2_LOCK_GID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_KDR_START, EFUSE2_LOCK_KDR_SIZE, EFUSE2_LOCK_KDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMPOSK_START, EFUSE2_LOCK_GMPOSK_SIZE, EFUSE2_LOCK_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_MADEBUG_START, EFUSE2_LOCK_MADEBUG_SIZE, EFUSE2_LOCK_MADEBUG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_KEYREVOKE_START, EFUSE2_UAPP_KEYREVOKE_SIZE, EFUSE2_UAPP_KEYREVOKE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_ENABLE_START, EFUSE2_UAPP_ENABLE_SIZE, EFUSE2_UAPP_ENABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_CONSISTENCY_START, EFUSE2_UAPP_CONSISTENCY_SIZE, EFUSE2_UAPP_CONSISTENCY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
};
#elif defined(CONFIG_EFUSE_IN_HIBENCH)
static efuse_attr_t g_efuse2_attr_tbl[] = {
 {EFUSE2_NV_COUNTER_START, EFUSE2_NV_COUNTER_SIZE, EFUSE2_NV_COUNTER,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SECURE_BOOT_START, EFUSE2_SECURE_BOOT_SIZE, EFUSE2_SECURE_BOOT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SECENGEPS_SEL_START, EFUSE2_SECENGEPS_SEL_SIZE, EFUSE2_SECENGEPS_SEL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GMROTPK_HASH_START, EFUSE2_GMROTPK_HASH_SIZE, EFUSE2_GMROTPK_HASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GJROTPK_HASH_START, EFUSE2_GJROTPK_HASH_SIZE, EFUSE2_GJROTPK_HASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PATCH_SHA256_START, EFUSE2_PATCH_SHA256_SIZE, EFUSE2_PATCH_SHA256,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_MA_DEBUG_START, EFUSE2_MA_DEBUG_SIZE, EFUSE2_MA_DEBUG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GM_ROTPK_ZEROES_START, EFUSE2_GM_ROTPK_ZEROES_SIZE, EFUSE2_GM_ROTPK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GJ_ROTPK_ZEROES_START, EFUSE2_GJ_ROTPK_ZEROES_SIZE, EFUSE2_GJ_ROTPK_ZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LCS_EPS_START, EFUSE2_LCS_EPS_SIZE, EFUSE2_LCS_EPS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_SM234_EN_START, EFUSE2_SM234_EN_SIZE, EFUSE2_SM234_EN,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_KEYDEBUG_DIS_START, EFUSE2_KEYDEBUG_DIS_SIZE, EFUSE2_KEYDEBUG_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_DEBUG_DIS_START, EFUSE2_DEBUG_DIS_SIZE, EFUSE2_DEBUG_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_GLBKEY_EPSGID_START, EFUSE2_GLBKEY_EPSGID_SIZE, EFUSE2_GLBKEY_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_EPSGID_START, EFUSE2_CRC_EPSGID_SIZE, EFUSE2_CRC_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_EPSGID_START, EFUSE2_ZEROES_EPSGID_SIZE, EFUSE2_ZEROES_EPSGID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_EPS_KDR_START, EFUSE2_EPS_KDR_SIZE, EFUSE2_EPS_KDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_EPSKDR_START, EFUSE2_CRC_EPSKDR_SIZE, EFUSE2_CRC_EPSKDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_EPSKDR_START, EFUSE2_ZEROES_EPSKDR_SIZE, EFUSE2_ZEROES_EPSKDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRYPTOENHANCE_GMPOSK_START, EFUSE2_CRYPTOENHANCE_GMPOSK_SIZE, EFUSE2_CRYPTOENHANCE_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_CRC_GMPOSK_START, EFUSE2_CRC_GMPOSK_SIZE, EFUSE2_CRC_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ZEROES_GMPOSK_START, EFUSE2_ZEROES_GMPOSK_SIZE, EFUSE2_ZEROES_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_APBPGM_DIS_START, EFUSE2_APBPGM_DIS_SIZE, EFUSE2_APBPGM_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PAD_DIS_START, EFUSE2_PAD_DIS_SIZE, EFUSE2_PAD_DIS,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_ENC_EFC_START, EFUSE2_ENC_EFC_SIZE, EFUSE2_ENC_EFC,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMJROTPKZEROES_START, EFUSE2_LOCK_GMJROTPKZEROES_SIZE, EFUSE2_LOCK_GMJROTPKZEROES,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_PATCH_GJROTPK_WRLOCK_START, EFUSE2_PATCH_GJROTPK_WRLOCK_SIZE, EFUSE2_PATCH_GJROTPK_WRLOCK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMROTPKHASH_START, EFUSE2_LOCK_GMROTPKHASH_SIZE, EFUSE2_LOCK_GMROTPKHASH,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_SECUREBOOT_START, EFUSE2_LOCK_SECUREBOOT_SIZE, EFUSE2_LOCK_SECUREBOOT,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_SECENGEPSSEL_START, EFUSE2_LOCK_SECENGEPSSEL_SIZE, EFUSE2_LOCK_SECENGEPSSEL,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GID_START, EFUSE2_LOCK_GID_SIZE, EFUSE2_LOCK_GID,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_KDR_START, EFUSE2_LOCK_KDR_SIZE, EFUSE2_LOCK_KDR,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_GMPOSK_START, EFUSE2_LOCK_GMPOSK_SIZE, EFUSE2_LOCK_GMPOSK,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_LOCK_MADEBUG_START, EFUSE2_LOCK_MADEBUG_SIZE, EFUSE2_LOCK_MADEBUG,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_KEYREVOKE_START, EFUSE2_UAPP_KEYREVOKE_SIZE, EFUSE2_UAPP_KEYREVOKE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_ENABLE_START, EFUSE2_UAPP_ENABLE_SIZE, EFUSE2_UAPP_ENABLE,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
 {EFUSE2_UAPP_CONSISTENCY_START, EFUSE2_UAPP_CONSISTENCY_SIZE, EFUSE2_UAPP_CONSISTENCY,
  EFUSE_ATTR_READABLE | EFUSE_ATTR_READ_SRAM | EFUSE_ATTR_WRITEABLE},
};
#endif
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
