Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 27 11:37:38 2017
| Host         : DESKTOP-VJMBMHE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file use_Iterative_Sorter_FSM_control_sets_placed.rpt
| Design       : use_Iterative_Sorter_FSM
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |          100 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             273 |           80 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | sort/counter[15]_i_1_n_0 | btnC_IBUF        |                4 |             17 |
|  clk_IBUF_BUFG | big_number[95]_i_1_n_0   |                  |               12 |             32 |
|  clk_IBUF_BUFG | big_number[127]_i_1_n_0  |                  |               14 |             32 |
|  clk_IBUF_BUFG | big_number[31]_i_1_n_0   |                  |                9 |             32 |
|  clk_IBUF_BUFG | big_number[63]_i_1_n_0   |                  |               15 |             32 |
|  clk_IBUF_BUFG | big_number0[131]         |                  |               14 |             32 |
|  clk_IBUF_BUFG | big_number0[163]         |                  |               14 |             32 |
|  clk_IBUF_BUFG | big_number0[195]         |                  |               12 |             32 |
|  clk_IBUF_BUFG | big_number0[227]         |                  |               10 |             32 |
|  clk_IBUF_BUFG | sort/arr[0][31]_i_1_n_0  | btnC_IBUF        |                5 |             32 |
|  clk_IBUF_BUFG | sort/arr[1][31]_i_1_n_0  | btnC_IBUF        |               12 |             32 |
|  clk_IBUF_BUFG | sort/arr[2][31]_i_1_n_0  | btnC_IBUF        |               11 |             32 |
|  clk_IBUF_BUFG | sort/arr[3][31]_i_1_n_0  | btnC_IBUF        |               11 |             32 |
|  clk_IBUF_BUFG | sort/arr[4][31]_i_1_n_0  | btnC_IBUF        |               12 |             32 |
|  clk_IBUF_BUFG | sort/arr[5][31]_i_1_n_0  | btnC_IBUF        |               10 |             32 |
|  clk_IBUF_BUFG | sort/arr[6][31]_i_1_n_0  | btnC_IBUF        |               10 |             32 |
|  clk_IBUF_BUFG | sort/arr[7][31]_i_1_n_0  | btnC_IBUF        |                5 |             32 |
|  clk_IBUF_BUFG |                          |                  |               11 |             33 |
+----------------+--------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                    18 |
+--------+-----------------------+


