{"vcs1":{"timestamp_begin":1747206188.267062629, "rt":9.54, "ut":9.75, "st":0.67}}
{"vcselab":{"timestamp_begin":1747206197.898069176, "rt":0.46, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1747206198.426675816, "rt":0.48, "ut":0.22, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747206187.565384074}
{"VCS_COMP_START_TIME": 1747206187.565384074}
{"VCS_COMP_END_TIME": 1747206199.083809933}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 481524}}
{"vcselab": {"peak_mem": 183884}}
