#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Nov 16 21:42:21 2018
# Process ID: 11344
# Current directory: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16600 D:\PANDA\Study\VE370\Project\Project2\P2 single cycle\P2 single cycle.xpr
# Log file: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/vivado.log
# Journal file: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 833.234 ; gain = 78.605
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 852.969 ; gain = 10.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/PANDA/Study/VE370/Project/Project2/P2 -notrace
couldn't read file "D:/PANDA/Study/VE370/Project/Project2/P2": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 16 21:46:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 885.672 ; gain = 7.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 888.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
ERROR: [VRFC 10-91] branchT is not declared [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:31]
ERROR: [VRFC 10-2787] module SingleCycle ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:23]
INFO: [VRFC 10-311] analyzing module IF
ERROR: [VRFC 10-2787] module IF ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:40]
INFO: [VRFC 10-311] analyzing module ID
ERROR: [VRFC 10-2787] module ID ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:79]
INFO: [VRFC 10-311] analyzing module EX
ERROR: [VRFC 10-2787] module EX ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:95]
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
ERROR: [VRFC 10-2787] module MEM ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:108]
INFO: [VRFC 10-311] analyzing module WB
ERROR: [VRFC 10-2787] module WB ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:126]
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-2787] module control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:154]
INFO: [VRFC 10-311] analyzing module register
ERROR: [VRFC 10-2787] module register ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:274]
INFO: [VRFC 10-311] analyzing module ALU_control
ERROR: [VRFC 10-2787] module ALU_control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:288]
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:317]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 900.035 ; gain = 2.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:116]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:117]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 906.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
ERROR: [VRFC 10-91] WriteBack is not declared [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:33]
ERROR: [VRFC 10-2787] module SingleCycle ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:23]
INFO: [VRFC 10-311] analyzing module IF
ERROR: [VRFC 10-2787] module IF ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:42]
INFO: [VRFC 10-311] analyzing module ID
ERROR: [VRFC 10-2787] module ID ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:81]
INFO: [VRFC 10-311] analyzing module EX
ERROR: [VRFC 10-2787] module EX ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:97]
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:118]
ERROR: [VRFC 10-2787] module MEM ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:110]
INFO: [VRFC 10-311] analyzing module WB
ERROR: [VRFC 10-2787] module WB ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:128]
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-2787] module control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:156]
INFO: [VRFC 10-311] analyzing module register
ERROR: [VRFC 10-2787] module register ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:276]
INFO: [VRFC 10-311] analyzing module ALU_control
ERROR: [VRFC 10-2787] module ALU_control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:290]
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:319]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:118]
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
WARNING: [VRFC 10-2369] data object ALUsrc is already declared [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:28]
ERROR: [VRFC 10-1350] second declaration of ALUsrc ignored [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:28]
WARNING: [VRFC 10-144] ALUsrc was previously declared without a range [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:28]
INFO: [VRFC 10-2458] undeclared symbol ALUop, assumed default net type wire [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:35]
ERROR: [VRFC 10-2787] module SingleCycle ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:23]
INFO: [VRFC 10-311] analyzing module IF
ERROR: [VRFC 10-2787] module IF ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:42]
INFO: [VRFC 10-311] analyzing module ID
ERROR: [VRFC 10-2787] module ID ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:81]
INFO: [VRFC 10-311] analyzing module EX
ERROR: [VRFC 10-2787] module EX ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:97]
INFO: [VRFC 10-311] analyzing module MEM
ERROR: [VRFC 10-2787] module MEM ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:110]
INFO: [VRFC 10-311] analyzing module WB
ERROR: [VRFC 10-2787] module WB ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:125]
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-2787] module control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:153]
INFO: [VRFC 10-311] analyzing module register
ERROR: [VRFC 10-2787] module register ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:273]
INFO: [VRFC 10-311] analyzing module ALU_control
ERROR: [VRFC 10-2787] module ALU_control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:287]
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:316]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUcontrol [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:36]
WARNING: [VRFC 10-142] ALUcontrol was previously declared with a different range [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUcontrol [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:36]
WARNING: [VRFC 10-142] ALUcontrol was previously declared with a different range [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:308]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUcontrol [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:36]
WARNING: [VRFC 10-142] ALUcontrol was previously declared with a different range [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ALUcontrol [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:36]
WARNING: [VRFC 10-142] ALUcontrol was previously declared with a different range [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 980.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 22:58:10 2018...
