$date
2022-01-09T06:24+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module wb_stage $end
 $var wire 32 ! io_wb_dreg_i $end
 $var wire 5 " io_wb_wa_o $end
 $var wire 32 # io_wb_wd_o $end
 $var wire 5 $ io_wb_wa_i $end
 $var wire 1 % io_wb_wreg_i $end
 $var wire 1 & clock $end
 $var wire 1 ' io_wb_wreg_o $end
 $var wire 1 ( reset $end
 $var wire 32 ) io_dm $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
b00000000000000000000000000000000 #
b00000000000000000000000000000000 )
0&
b00000 $
0'
b00000 "
b00000000000000000000000000000000 !
0(
$end
#0
1(
#1
1&
#6
b00000000000000000000000000000001 !
1%
b00001 "
0&
b00000000000000000000000000000001 #
1'
b00001 $
0(
#11
1&
#16
0&
#21
1&
#26
b00000000000000000000000000000000 !
0%
b00000 "
0&
b00000000000000000000000000000000 #
0'
b00000 $
#31
1&
#36
0&
