# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ../dfr_tb.do
# ** Error: can't read "USER_DEFINED_VERILOG_COMPILE_OPTIONS": no such variable
# Error in macro ./../dfr_tb.do line 38
# can't read "USER_DEFINED_VERILOG_COMPILE_OPTIONS": no such variable
#     while executing
# "eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                     ..."
do msim_setup.tcl
# dfr
# ./../
# /home/oshears/software/intelFPGA/21.1/quartus/
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work ./libraries/work/ 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work_lib ./libraries/work/ 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap dfr_internal_inst ./libraries/dfr_internal_inst/ 
# Modifying modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
ld_debug
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:42 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dspba_library_ver.sv -work dfr_internal_inst 
# -- Compiling module dspba_delay_ver
# -- Compiling module dspba_sync_reg_ver
# -- Compiling module dspba_pipe
# -- Compiling module dspba_dcfifo_mixed_widths
# 
# Top level modules:
# 	dspba_delay_ver
# 	dspba_sync_reg_ver
# 	dspba_pipe
# 	dspba_dcfifo_mixed_widths
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ecc_pkg.sv -work dfr_internal_inst 
# -- Compiling package acl_ecc_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_data_fifo.v -work dfr_internal_inst 
# -- Compiling module acl_data_fifo
# 
# Top level modules:
# 	--none--
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_fifo.v -work dfr_internal_inst 
# -- Compiling module acl_fifo
# 
# Top level modules:
# 	acl_fifo
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_altera_syncram_wrapped.sv -work dfr_internal_inst 
# -- Compiling module acl_altera_syncram_wrapped
# -- Importing package acl_ecc_pkg
# 
# Top level modules:
# 	acl_altera_syncram_wrapped
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_scfifo_wrapped.sv -work dfr_internal_inst 
# -- Compiling module acl_scfifo_wrapped
# -- Importing package acl_ecc_pkg
# 
# Top level modules:
# 	acl_scfifo_wrapped
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ecc_decoder.sv -work dfr_internal_inst 
# -- Compiling module acl_ecc_decoder
# -- Importing package acl_ecc_pkg
# -- Compiling module secded_decoder
# 
# Top level modules:
# 	acl_ecc_decoder
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ecc_encoder.sv -work dfr_internal_inst 
# -- Compiling module acl_ecc_encoder
# -- Importing package acl_ecc_pkg
# -- Compiling module secded_encoder
# 
# Top level modules:
# 	acl_ecc_encoder
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ll_fifo.v -work dfr_internal_inst 
# -- Compiling module acl_ll_fifo
# 
# Top level modules:
# 	acl_ll_fifo
# End time: 12:57:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:43 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ll_ram_fifo.v -work dfr_internal_inst 
# -- Compiling module acl_ll_ram_fifo
# 
# Top level modules:
# 	acl_ll_ram_fifo
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_valid_fifo_counter.v -work dfr_internal_inst 
# -- Compiling module acl_valid_fifo_counter
# 
# Top level modules:
# 	acl_valid_fifo_counter
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_dspba_valid_fifo_counter.v -work dfr_internal_inst 
# -- Compiling module acl_dspba_valid_fifo_counter
# 
# Top level modules:
# 	acl_dspba_valid_fifo_counter
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_staging_reg.v -work dfr_internal_inst 
# -- Compiling module acl_staging_reg
# 
# Top level modules:
# 	acl_staging_reg
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_fifo.sv -work dfr_internal_inst 
# -- Compiling module hld_fifo
# 
# Top level modules:
# 	--none--
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_mid_speed_fifo.sv -work dfr_internal_inst 
# -- Compiling module acl_mid_speed_fifo
# 
# Top level modules:
# 	acl_mid_speed_fifo
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_latency_one_ram_fifo.sv -work dfr_internal_inst 
# -- Compiling module acl_latency_one_ram_fifo
# 
# Top level modules:
# 	acl_latency_one_ram_fifo
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_latency_zero_ram_fifo.sv -work dfr_internal_inst 
# -- Compiling module acl_latency_zero_ram_fifo
# 
# Top level modules:
# 	acl_latency_zero_ram_fifo
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_fifo_zero_width.sv -work dfr_internal_inst 
# -- Compiling module hld_fifo_zero_width
# 
# Top level modules:
# 	hld_fifo_zero_width
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_high_speed_fifo.sv -work dfr_internal_inst 
# -- Compiling module acl_high_speed_fifo
# -- Compiling module scfifo_to_acl_high_speed_fifo
# 
# Top level modules:
# 	scfifo_to_acl_high_speed_fifo
# End time: 12:57:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:44 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_low_latency_fifo.sv -work dfr_internal_inst 
# -- Compiling module acl_low_latency_fifo
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(418): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(419): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(419): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(420): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(492): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(493): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(494): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(613): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(688): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(689): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(690): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(691): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(736): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(761): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(763): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(786): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(787): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(788): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(851): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(852): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(853): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(880): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(881): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_low_latency_fifo.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	acl_low_latency_fifo
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 33
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_zero_latency_fifo.sv -work dfr_internal_inst 
# -- Compiling module acl_zero_latency_fifo
# 
# Top level modules:
# 	acl_zero_latency_fifo
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_fanout_pipeline.sv -work dfr_internal_inst 
# -- Compiling module acl_fanout_pipeline
# 
# Top level modules:
# 	acl_fanout_pipeline
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_std_synchronizer_nocut.v -work dfr_internal_inst 
# -- Compiling module acl_std_synchronizer_nocut
# 
# Top level modules:
# 	acl_std_synchronizer_nocut
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_tessellated_incr_decr_threshold.sv -work dfr_internal_inst 
# -- Compiling module acl_tessellated_incr_decr_threshold
# 
# Top level modules:
# 	acl_tessellated_incr_decr_threshold
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_tessellated_incr_lookahead.sv -work dfr_internal_inst 
# -- Compiling module acl_tessellated_incr_lookahead
# 
# Top level modules:
# 	acl_tessellated_incr_lookahead
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_reset_handler.sv -work dfr_internal_inst 
# -- Compiling module acl_reset_handler
# ** Warning: ./../submodules/acl_reset_handler.sv(258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_reset_handler.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_reset_handler.sv(263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_reset_handler.sv(264): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_reset_handler.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_reset_handler.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	acl_reset_handler
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_lfsr.sv -work dfr_internal_inst 
# -- Compiling module acl_lfsr
# -- Compiling module galois_lfsr
# -- Compiling module fibonacci_lfsr
# 
# Top level modules:
# 	acl_lfsr
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_mlab_fifo.sv -work dfr_internal_inst 
# -- Compiling module acl_mlab_fifo
# 
# Top level modules:
# 	acl_mlab_fifo
# End time: 12:57:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:45 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_parameter_assert.svh -work dfr_internal_inst 
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_pop.v -work dfr_internal_inst 
# -- Compiling module acl_pop
# 
# Top level modules:
# 	acl_pop
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_pipeline.v -work dfr_internal_inst 
# -- Compiling module acl_pipeline
# 
# Top level modules:
# 	acl_pipeline
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_push.v -work dfr_internal_inst 
# -- Compiling module acl_push
# 
# Top level modules:
# 	acl_push
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_dspba_buffer.v -work dfr_internal_inst 
# -- Compiling module acl_dspba_buffer
# 
# Top level modules:
# 	acl_dspba_buffer
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_token_fifo_counter.v -work dfr_internal_inst 
# -- Compiling module acl_token_fifo_counter
# 
# Top level modules:
# 	acl_token_fifo_counter
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_top.v -work dfr_internal_inst 
# -- Compiling module lsu_top
# ** Warning: ./../submodules/lsu_top.v(492): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/lsu_top.v(493): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/lsu_top.v(494): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/lsu_top.v(495): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/lsu_top.v(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	lsu_top
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_permute_address.v -work dfr_internal_inst 
# -- Compiling module lsu_permute_address
# 
# Top level modules:
# 	lsu_permute_address
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_pipelined.v -work dfr_internal_inst 
# -- Compiling module lsu_pipelined_read
# -- Compiling module lsu_pipelined_write
# 
# Top level modules:
# 	lsu_pipelined_read
# 	lsu_pipelined_write
# End time: 12:57:46 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:46 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_enabled.v -work dfr_internal_inst 
# -- Compiling module lsu_enabled_read
# -- Compiling module lsu_enabled_write
# 
# Top level modules:
# 	lsu_enabled_read
# 	lsu_enabled_write
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_basic_coalescer.v -work dfr_internal_inst 
# -- Compiling module lsu_basic_coalesced_read
# -- Compiling module lsu_basic_coalesced_write
# -- Compiling module lookahead_fifo
# -- Compiling module basic_coalescer
# 
# Top level modules:
# 	lsu_basic_coalesced_read
# 	lsu_basic_coalesced_write
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_simple.v -work dfr_internal_inst 
# -- Compiling module lsu_simple_read
# -- Compiling module lsu_simple_write
# 
# Top level modules:
# 	lsu_simple_read
# 	lsu_simple_write
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_streaming.v -work dfr_internal_inst 
# -- Compiling module lsu_streaming_read
# -- Compiling module lsu_streaming_write
# 
# Top level modules:
# 	lsu_streaming_read
# 	lsu_streaming_write
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_burst_host.v -work dfr_internal_inst 
# -- Compiling module lsu_burst_read_host
# 
# Top level modules:
# 	lsu_burst_read_host
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_bursting_load_stores.v -work dfr_internal_inst 
# -- Compiling module lsu_bursting_read
# -- Compiling module acl_io_pipeline
# -- Compiling module lsu_bursting_pipelined_read
# -- Compiling module acl_stall_free_coalescer
# -- Compiling module lsu_bursting_write
# -- Compiling module lsu_bursting_write_internal
# -- Compiling module bursting_coalescer
# 
# Top level modules:
# 	lsu_bursting_read
# 	lsu_bursting_write
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_non_aligned_write.v -work dfr_internal_inst 
# -- Compiling module lsu_non_aligned_write
# -- Compiling module lsu_non_aligned_write_internal
# 
# Top level modules:
# 	lsu_non_aligned_write
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_read_cache.v -work dfr_internal_inst 
# -- Compiling module lsu_read_cache
# 
# Top level modules:
# 	lsu_read_cache
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_atomic.v -work dfr_internal_inst 
# -- Compiling module lsu_atomic_pipelined
# 
# Top level modules:
# 	lsu_atomic_pipelined
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_prefetch_block.v -work dfr_internal_inst 
# -- Compiling module lsu_prefetch_block
# 
# Top level modules:
# 	lsu_prefetch_block
# End time: 12:57:47 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:47 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_wide_wrapper.v -work dfr_internal_inst 
# -- Compiling module lsu_wide_wrapper
# ** Warning: ./../submodules/lsu_wide_wrapper.v(367): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/lsu_wide_wrapper.v(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/lsu_wide_wrapper.v(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	lsu_wide_wrapper
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_streaming_prefetch.v -work dfr_internal_inst 
# -- Compiling module lsu_streaming_prefetch_read
# -- Compiling module lsu_streaming_prefetch_fifo
# -- Compiling module lsu_streaming_prefetch_avalon_burst_host
# 
# Top level modules:
# 	lsu_streaming_prefetch_read
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_aligned_burst_coalesced_lsu.v -work dfr_internal_inst 
# -- Compiling module acl_aligned_burst_coalesced_lsu
# -- Compiling module avalon_interface
# -- Compiling module valid_generator
# -- Compiling module acl_lsu_buffers
# -- Compiling module acl_burst_coalescer
# -- Compiling module acl_registered_comparison
# 
# Top level modules:
# 	acl_aligned_burst_coalesced_lsu
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_toggle_detect.v -work dfr_internal_inst 
# -- Compiling module acl_toggle_detect
# 
# Top level modules:
# 	acl_toggle_detect
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_debug_mem.v -work dfr_internal_inst 
# -- Compiling module acl_debug_mem
# ** Warning: ./../submodules/acl_debug_mem.v(38): (vlog-13314) Defaulting port 'data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	acl_debug_mem
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_burst_coalesced_pipelined_write.sv -work dfr_internal_inst 
# -- Compiling module lsu_burst_coalesced_pipelined_write
# 
# Top level modules:
# 	lsu_burst_coalesced_pipelined_write
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/lsu_burst_coalesced_pipelined_read.sv -work dfr_internal_inst 
# -- Compiling module lsu_burst_coalesced_pipelined_read
# 
# Top level modules:
# 	lsu_burst_coalesced_pipelined_read
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_fifo_stall_valid_lookahead.sv -work dfr_internal_inst 
# -- Compiling module acl_fifo_stall_valid_lookahead
# 
# Top level modules:
# 	acl_fifo_stall_valid_lookahead
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_global_load_store.sv -work dfr_internal_inst 
# -- Compiling module hld_global_load_store
# ** Warning: ./../submodules/hld_global_load_store.sv(799): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_global_load_store.sv(799): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_global_load_store.sv(800): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_global_load_store
# End time: 12:57:48 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:48 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu
# 
# Top level modules:
# 	hld_lsu
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_burst_coalescer.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_burst_coalescer
# 
# Top level modules:
# 	hld_lsu_burst_coalescer
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_coalescer_dynamic_timeout.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_coalescer_dynamic_timeout
# 
# Top level modules:
# 	hld_lsu_coalescer_dynamic_timeout
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_data_aligner.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_data_aligner
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(92): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_data_aligner.sv(100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_lsu_data_aligner
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_read_cache.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_read_cache
# -- Compiling module hld_lsu_read_cache_simple_dual_port_ram
# 
# Top level modules:
# 	hld_lsu_read_cache
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_read_data_alignment.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_read_data_alignment
# 
# Top level modules:
# 	hld_lsu_read_data_alignment
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_unaligned_controller.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_unaligned_controller
# ** Warning: ./../submodules/hld_lsu_unaligned_controller.sv(143): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_unaligned_controller.sv(144): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_unaligned_controller.sv(149): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_unaligned_controller.sv(150): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_lsu_unaligned_controller.sv(151): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_lsu_unaligned_controller
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_word_coalescer.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_word_coalescer
# 
# Top level modules:
# 	hld_lsu_word_coalescer
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_write_data_alignment.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_write_data_alignment
# 
# Top level modules:
# 	hld_lsu_write_data_alignment
# End time: 12:57:49 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:49 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_lsu_write_kernel_downstream.sv -work dfr_internal_inst 
# -- Compiling module hld_lsu_write_kernel_downstream
# 
# Top level modules:
# 	hld_lsu_write_kernel_downstream
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_shift_register_no_reset.sv -work dfr_internal_inst 
# -- Compiling module acl_shift_register_no_reset
# 
# Top level modules:
# 	acl_shift_register_no_reset
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_full_detector.v -work dfr_internal_inst 
# -- Compiling module acl_full_detector
# 
# Top level modules:
# 	acl_full_detector
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_tessellated_incr_decr_decr.sv -work dfr_internal_inst 
# -- Compiling module acl_tessellated_incr_decr_decr
# -- Compiling module acl_tessellated_incr_decr
# 
# Top level modules:
# 	acl_tessellated_incr_decr_decr
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_enable_sink.v -work dfr_internal_inst 
# -- Compiling module acl_enable_sink
# 
# Top level modules:
# 	acl_enable_sink
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_memory_depth_quantization_pkg.sv -work dfr_internal_inst 
# -- Compiling package hld_memory_depth_quantization_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_iord.sv -work dfr_internal_inst 
# -- Compiling module hld_iord
# 
# Top level modules:
# 	hld_iord
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_iord_stall_latency.sv -work dfr_internal_inst 
# -- Compiling module hld_iord_stall_latency
# -- Importing package hld_memory_depth_quantization_pkg
# 
# Top level modules:
# 	hld_iord_stall_latency
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_iord_stall_valid.sv -work dfr_internal_inst 
# -- Compiling module hld_iord_stall_valid
# -- Importing package hld_memory_depth_quantization_pkg
# 
# Top level modules:
# 	hld_iord_stall_valid
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ffwdsrc.v -work dfr_internal_inst 
# -- Compiling module acl_ffwdsrc
# 
# Top level modules:
# 	acl_ffwdsrc
# End time: 12:57:50 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:50 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ffwddst.sv -work dfr_internal_inst 
# -- Compiling module acl_ffwddst
# 
# Top level modules:
# 	acl_ffwddst
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_iowr.sv -work dfr_internal_inst 
# -- Compiling module hld_iowr
# 
# Top level modules:
# 	hld_iowr
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_iowr_stall_latency.sv -work dfr_internal_inst 
# -- Compiling module hld_iowr_stall_latency
# -- Importing package hld_memory_depth_quantization_pkg
# 
# Top level modules:
# 	hld_iowr_stall_latency
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_iowr_stall_valid.sv -work dfr_internal_inst 
# -- Compiling module hld_iowr_stall_valid
# 
# Top level modules:
# 	hld_iowr_stall_valid
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_loop_profiler.sv -work dfr_internal_inst 
# -- Compiling module hld_loop_profiler
# 
# Top level modules:
# 	hld_loop_profiler
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_sim_latency_tracker.sv -work dfr_internal_inst 
# -- Compiling module hld_sim_latency_tracker
# 
# Top level modules:
# 	hld_sim_latency_tracker
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_loop_limiter.v -work dfr_internal_inst 
# -- Compiling module acl_loop_limiter
# 
# Top level modules:
# 	acl_loop_limiter
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_reset_wire.v -work dfr_internal_inst 
# -- Compiling module acl_reset_wire
# 
# Top level modules:
# 	acl_reset_wire
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_function_wrapper.sv -work dfr_internal_inst 
# -- Compiling module dfr_function_wrapper
# 
# Top level modules:
# 	dfr_function_wrapper
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_function.sv -work dfr_internal_inst 
# -- Compiling module dfr_function
# 
# Top level modules:
# 	dfr_function
# End time: 12:57:51 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:51 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B0_runOnce.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B0_runOnce
# 
# Top level modules:
# 	dfr_bb_B0_runOnce
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B0_runOnce_stall_region.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B0_runOnce_stall_region
# 
# Top level modules:
# 	dfr_bb_B0_runOnce_stall_region
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B0_runOnce_merge_reg.sv -work dfr_internal_inst 
# -- Compiling module dfr_B0_runOnce_merge_reg
# 
# Top level modules:
# 	dfr_B0_runOnce_merge_reg
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_token_i1_wt_limpop_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_token_i1_wt_limpop_0
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B0_runOnce_branch.sv -work dfr_internal_inst 
# -- Compiling module dfr_B0_runOnce_branch
# 
# Top level modules:
# 	dfr_B0_runOnce_branch
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B0_runOnce_merge.sv -work dfr_internal_inst 
# -- Compiling module dfr_B0_runOnce_merge
# 
# Top level modules:
# 	dfr_B0_runOnce_merge
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B1_runOnce.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B1_runOnce
# 
# Top level modules:
# 	dfr_bb_B1_runOnce
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B1_runOnce_stall_region.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B1_runOnce_stall_region
# 
# Top level modules:
# 	dfr_bb_B1_runOnce_stall_region
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B1_runOnce_merge_reg.sv -work dfr_internal_inst 
# -- Compiling module dfr_B1_runOnce_merge_reg
# 
# Top level modules:
# 	dfr_B1_runOnce_merge_reg
# End time: 12:57:52 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:52 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_s_c0_in_lp_init_s_c0_enter2_dfr1.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_s_c0_in_lp_init_s_c0_enter2_dfr1
# 
# Top level modules:
# 	dfr_i_sfc_s_c0_in_lp_init_s_c0_enter2_dfr1
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_init_s_c0_exit_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_init_s_c0_exit_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_init_s_c0_exit_dfr0
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_ini0000t_dfr1_full_detector.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_ini0000t_dfr1_full_detector
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_ini0000t_dfr1_full_detector
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_ini0000_exit_dfr1_data_fifo.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_ini0000_exit_dfr1_data_fifo
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_ini0000_exit_dfr1_data_fifo
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_logic_s_c0_in_lp_init_s_c0_enter2_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_logic_s_c0_in_lp_init_s_c0_enter2_dfr0
# 
# Top level modules:
# 	dfr_i_sfc_logic_s_c0_in_lp_init_s_c0_enter2_dfr0
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going18_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going18_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going18_0
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i4_cleanups21_pop11_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i4_cleanups21_pop11_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i4_cleanups21_pop11_0
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i4_initerations16_pop10_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i4_initerations16_pop10_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i4_initerations16_pop10_0
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i5_index_pop9_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i5_index_pop9_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i5_index_pop9_0
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i6_fpga_indvars_iv4_pop8_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i6_fpga_indvars_iv4_pop8_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i6_fpga_indvars_iv4_pop8_0
# End time: 12:57:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:53 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i1_lastiniteration20_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i1_lastiniteration20_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i1_lastiniteration20_0
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i1_notexitcond28_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i1_notexitcond28_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i1_notexitcond28_0
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i4_cleanups21_push11_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i4_cleanups21_push11_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i4_cleanups21_push11_0
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i4_initerations16_push10_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i4_initerations16_push10_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i4_initerations16_push10_0
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i5_index_push9_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i5_index_push9_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i5_index_push9_0
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i6_fpga_indvars_iv4_push8_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i6_fpga_indvars_iv4_push8_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i6_fpga_indvars_iv4_push8_0
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_mem_unnamed_1_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_mem_unnamed_1_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_mem_unnamed_1_dfr0
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B1_runOnce_branch.sv -work dfr_internal_inst 
# -- Compiling module dfr_B1_runOnce_branch
# 
# Top level modules:
# 	dfr_B1_runOnce_branch
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B1_runOnce_merge.sv -work dfr_internal_inst 
# -- Compiling module dfr_B1_runOnce_merge
# 
# Top level modules:
# 	dfr_B1_runOnce_merge
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B2_runOnce.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B2_runOnce
# 
# Top level modules:
# 	dfr_bb_B2_runOnce
# End time: 12:57:54 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:54 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B2_runOnce_stall_region.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B2_runOnce_stall_region
# 
# Top level modules:
# 	dfr_bb_B2_runOnce_stall_region
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_token_i1_wt_limpush_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_token_i1_wt_limpush_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_token_i1_wt_limpush_0
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_token_i1_wt_limpush_0_reg.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_token_i1_wt_limpush_0_reg
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_token_i1_wt_limpush_0_reg
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B2_runOnce_branch.sv -work dfr_internal_inst 
# -- Compiling module dfr_B2_runOnce_branch
# 
# Top level modules:
# 	dfr_B2_runOnce_branch
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B2_runOnce_merge.sv -work dfr_internal_inst 
# -- Compiling module dfr_B2_runOnce_merge
# 
# Top level modules:
# 	dfr_B2_runOnce_merge
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B3_start.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B3_start
# 
# Top level modules:
# 	dfr_bb_B3_start
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B3_start_stall_region.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B3_start_stall_region
# 
# Top level modules:
# 	dfr_bb_B3_start_stall_region
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B3_start_merge_reg.sv -work dfr_internal_inst 
# -- Compiling module dfr_B3_start_merge_reg
# 
# Top level modules:
# 	dfr_B3_start_merge_reg
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_iord_bl_call_unnamed_dfr4_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_iord_bl_call_unnamed_dfr4_dfr0
# 
# Top level modules:
# 	dfr_i_iord_bl_call_unnamed_dfr4_dfr0
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_0
# End time: 12:57:55 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:55 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_s_c0_in_wt_entry_s_c0_enter311_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_s_c0_in_wt_entry_s_c0_enter311_dfr0
# 
# Top level modules:
# 	dfr_i_sfc_s_c0_in_wt_entry_s_c0_enter311_dfr0
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit33_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit33_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit33_dfr0
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter311_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter311_dfr0
# 
# Top level modules:
# 	dfr_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter311_dfr0
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going12_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going12_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going12_0
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i1_notexitcond13_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i1_notexitcond13_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i1_notexitcond13_0
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_s_c1_in_wt_entry_s_c1_enter_dfr4.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_s_c1_in_wt_entry_s_c1_enter_dfr4
# 
# Top level modules:
# 	dfr_i_sfc_s_c1_in_wt_entry_s_c1_enter_dfr4
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_dfr0
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_ent0000t_dfr1_full_detector.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_ent0000t_dfr1_full_detector
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_ent0000t_dfr1_full_detector
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_ent0000_exit_dfr1_data_fifo.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_ent0000_exit_dfr1_data_fifo
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_ent0000_exit_dfr1_data_fifo
# End time: 12:57:56 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:56 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_dfr0
# 
# Top level modules:
# 	dfr_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_dfr0
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_ffwd_source_i26_unnamed_5_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_ffwd_source_i26_unnamed_5_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_ffwd_source_i26_unnamed_5_dfr0
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0000f0cd16ol0cd06cj0qfzo.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0000f0cd16ol0cd06cj0qfzo
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0000f0cd16ol0cd06cj0qfzo
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_s_c2_in_wt_entry_s_c2_enter_dfr6.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_s_c2_in_wt_entry_s_c2_enter_dfr6
# 
# Top level modules:
# 	dfr_i_sfc_s_c2_in_wt_entry_s_c2_enter_dfr6
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_entry_s_c2_exit_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_entry_s_c2_exit_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_entry_s_c2_exit_dfr0
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_ent0000t_dfr1_full_detector.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_ent0000t_dfr1_full_detector
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_ent0000t_dfr1_full_detector
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_ent0000_exit_dfr1_data_fifo.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_ent0000_exit_dfr1_data_fifo
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_ent0000_exit_dfr1_data_fifo
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_logic_s_c2_in_wt_entry_s_c2_enter_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_logic_s_c2_in_wt_entry_s_c2_enter_dfr0
# 
# Top level modules:
# 	dfr_i_sfc_logic_s_c2_in_wt_entry_s_c2_enter_dfr0
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_ffwd_source_i26_unnamed_7_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_ffwd_source_i26_unnamed_7_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_ffwd_source_i26_unnamed_7_dfr0
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:57 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sync_buffer_i16_i_data_sync_buffer_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sync_buffer_i16_i_data_sync_buffer_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sync_buffer_i16_i_data_sync_buffer_0
# End time: 12:57:57 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sync_buffer_i16_q_data_sync_buffer_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sync_buffer_i16_q_data_sync_buffer_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sync_buffer_i16_q_data_sync_buffer_0
# End time: 12:57:58 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600003a0054c2a6344c246w65.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600003a0054c2a6344c246w65
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600003a0054c2a6344c246w65
# End time: 12:57:58 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0001f0cd16ol0cd06cj0qfzo.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0001f0cd16ol0cd06cj0qfzo
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0001f0cd16ol0cd06cj0qfzo
# End time: 12:57:58 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0002f0cd16ol0cd06cj0qfzo.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0002f0cd16ol0cd06cj0qfzo
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0002f0cd16ol0cd06cj0qfzo
# End time: 12:57:58 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0003f0cd16ol0cd06cj0qfzo.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0003f0cd16ol0cd06cj0qfzo
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0003f0cd16ol0cd06cj0qfzo
# End time: 12:57:58 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260000b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260000b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260000b0c2463a0054c2a6355y
# End time: 12:57:58 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260001b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260001b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260001b0c2463a0054c2a6355y
# End time: 12:57:58 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260000b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260000b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260000b0c2463a0054c2a6355y
# End time: 12:57:58 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:58 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260001b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260001b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260001b0c2463a0054c2a6355y
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B3_start_branch.sv -work dfr_internal_inst 
# -- Compiling module dfr_B3_start_branch
# 
# Top level modules:
# 	dfr_B3_start_branch
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B3_start_merge.sv -work dfr_internal_inst 
# -- Compiling module dfr_B3_start_merge
# 
# Top level modules:
# 	dfr_B3_start_merge
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B4.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B4
# 
# Top level modules:
# 	dfr_bb_B4
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B4_stall_region.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B4_stall_region
# 
# Top level modules:
# 	dfr_bb_B4_stall_region
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B4_merge_reg.sv -work dfr_internal_inst 
# -- Compiling module dfr_B4_merge_reg
# 
# Top level modules:
# 	dfr_B4_merge_reg
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_s_c0_in_for_body_s_c0_enter363_dfr1.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_s_c0_in_for_body_s_c0_enter363_dfr1
# 
# Top level modules:
# 	dfr_i_sfc_s_c0_in_for_body_s_c0_enter363_dfr1
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit40_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit40_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit40_dfr0
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_bo00000_dfr1_full_detector.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_bo00000_dfr1_full_detector
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_bo00000_dfr1_full_detector
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000xit40_dfr1_data_fifo.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000xit40_dfr1_data_fifo
# 
# Top level modules:
# 	dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000xit40_dfr1_data_fifo
# End time: 12:57:59 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:57:59 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_sfc_logic_s_c0_in_for_body_s_c0_enter363_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_sfc_logic_s_c0_in_for_body_s_c0_enter363_dfr0
# 
# Top level modules:
# 	dfr_i_sfc_logic_s_c0_in_for_body_s_c0_enter363_dfr0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i2768_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i2768_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i2768_0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i4607_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i4607_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i4607_0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_ffwd_source_i26_unnamed_9_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_ffwd_source_i26_unnamed_9_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_ffwd_source_i26_unnamed_9_dfr0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going_0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i26_retval_sroa_0_sroa_0_pm_1_off0_pop13_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i26_retval_sroa_0_sroa_0_pm_1_off0_pop13_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i26_retval_sroa_0_sroa_0_pm_1_off0_pop13_0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i32_node_idx_01431_pop14_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i32_node_idx_01431_pop14_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i32_node_idx_01431_pop14_0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i4_cleanups_pop16_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i4_cleanups_pop16_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i4_cleanups_pop16_0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i4_initerations_pop15_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i4_initerations_pop15_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i4_initerations_pop15_0
# End time: 12:58:00 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:00 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i1_lastiniteration_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i1_lastiniteration_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i1_lastiniteration_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i1_notexitcond_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i1_notexitcond_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i1_notexitcond_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i26_retval_sroa_0_sroa_0_pm_1_off0_push13_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i26_retval_sroa_0_sroa_0_pm_1_off0_push13_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i26_retval_sroa_0_sroa_0_pm_1_off0_push13_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i32_node_idx_01431_push14_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i32_node_idx_01431_push14_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i32_node_idx_01431_push14_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i4_cleanups_push16_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i4_cleanups_push16_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i4_cleanups_push16_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i4_initerations_push15_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i4_initerations_push15_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i4_initerations_push15_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_63_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_63_dfr0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_63_dfr0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_mem_memdep_2_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_mem_memdep_2_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_mem_memdep_2_0
# End time: 12:58:01 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:01 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260000123642i229744c22675x.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260000123642i229744c22675x
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260000123642i229744c22675x
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600013a0054c2a6344c246w65.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600013a0054c2a6344c246w65
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600013a0054c2a6344c246w65
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260001123642i229744c22675x.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260001123642i229744c22675x
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260001123642i229744c22675x
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600023a0054c2a6344c246w65.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600023a0054c2a6344c246w65
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600023a0054c2a6344c246w65
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260002123642i229744c22675x.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260002123642i229744c22675x
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260002123642i229744c22675x
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600033a0054c2a6344c246w65.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600033a0054c2a6344c246w65
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600033a0054c2a6344c246w65
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed00002cdo6u2ocpq6c0ouq3cz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed00002cdo6u2ocpq6c0ouq3cz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed00002cdo6u2ocpq6c0ouq3cz
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed00012cdo6u2ocpq6c0ouq3cz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed00012cdo6u2ocpq6c0ouq3cz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed00012cdo6u2ocpq6c0ouq3cz
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00006uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00006uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00006uq0cp0ju20cp0jo0ouz
# End time: 12:58:02 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:02 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00016uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00016uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00016uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00026uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00026uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00026uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00036uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00036uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00036uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00046uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00046uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00046uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00056uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00056uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00056uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00066uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00066uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00066uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00076uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00076uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00076uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00086uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00086uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00086uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00096uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00096uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00096uq0cp0ju20cp0jo0ouz
# End time: 12:58:03 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:03 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000a6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000a6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000a6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000b6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000b6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000b6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000c6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000c6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000c6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000d6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000d6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000d6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000e6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000e6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000e6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000f6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000f6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000f6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000g6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000g6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000g6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000h6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000h6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000h6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000i6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000i6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000i6uq0cp0ju20cp0jo0ouz
# End time: 12:58:04 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:04 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000j6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000j6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000j6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000k6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000k6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000k6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000l6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000l6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000l6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000m6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000m6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000m6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000n6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000n6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000n6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000o6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000o6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000o6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000p6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000p6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000p6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000q6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000q6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000q6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000r6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000r6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000r6uq0cp0ju20cp0jo0ouz
# End time: 12:58:05 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:05 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000s6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000s6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000s6uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000t6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000t6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000t6uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000u6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000u6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000u6uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000v6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000v6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000v6uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000w6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000w6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000w6uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000x6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000x6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000x6uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000y6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000y6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000y6uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000z6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000z6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000z6uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00106uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00106uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00106uq0cp0ju20cp0jo0ouz
# End time: 12:58:06 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:06 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00116uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00116uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00116uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00126uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00126uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00126uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00136uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00136uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00136uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00146uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00146uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00146uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00156uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00156uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00156uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00166uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00166uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00166uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00176uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00176uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00176uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00186uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00186uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00186uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00196uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00196uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00196uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:07 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001a6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001a6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001a6uq0cp0ju20cp0jo0ouz
# End time: 12:58:07 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001b6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001b6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001b6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001c6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001c6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001c6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001d6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001d6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001d6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001e6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001e6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001e6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001f6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001f6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001f6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001g6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001g6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001g6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001h6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001h6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001h6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001i6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001i6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001i6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001j6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001j6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001j6uq0cp0ju20cp0jo0ouz
# End time: 12:58:08 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:08 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001k6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001k6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001k6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001l6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001l6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001l6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001m6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001m6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001m6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001n6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001n6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001n6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001o6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001o6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001o6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001p6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001p6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001p6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001q6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001q6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001q6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001r6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001r6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001r6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001s6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001s6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001s6uq0cp0ju20cp0jo0ouz
# End time: 12:58:09 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:09 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001t6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001t6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001t6uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001u6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001u6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001u6uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001v6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001v6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001v6uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001w6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001w6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001w6uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001x6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001x6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001x6uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001y6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001y6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001y6uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001z6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001z6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001z6uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00206uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00206uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00206uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00216uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00216uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00216uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00226uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00226uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00226uq0cp0ju20cp0jo0ouz
# End time: 12:58:10 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:10 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00236uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00236uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00236uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00246uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00246uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00246uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00256uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00256uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00256uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00266uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00266uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00266uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00276uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00276uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00276uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00286uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00286uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00286uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00296uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00296uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00296uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002a6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002a6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002a6uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002b6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002b6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002b6uq0cp0ju20cp0jo0ouz
# End time: 12:58:11 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:11 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002c6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002c6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002c6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002d6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002d6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002d6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002e6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002e6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002e6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002f6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002f6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002f6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002g6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002g6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002g6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002h6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002h6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002h6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002i6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002i6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002i6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002j6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002j6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002j6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002k6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002k6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002k6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:12 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002l6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002l6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002l6uq0cp0ju20cp0jo0ouz
# End time: 12:58:12 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002m6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002m6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002m6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002n6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002n6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002n6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002o6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002o6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002o6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002p6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002p6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002p6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002q6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002q6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002q6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002r6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002r6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002r6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002s6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002s6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002s6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002t6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002t6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002t6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002u6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002u6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002u6uq0cp0ju20cp0jo0ouz
# End time: 12:58:13 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:13 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002v6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002v6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002v6uq0cp0ju20cp0jo0ouz
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002w6uq0cp0ju20cp0jo0ouz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002w6uq0cp0ju20cp0jo0ouz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002w6uq0cp0ju20cp0jo0ouz
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260000226123642i229742iyc5.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260000226123642i229742iyc5
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260000226123642i229742iyc5
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260002b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260002b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260002b0c2463a0054c2a6355y
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260000226123642i229742iyc5.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260000226123642i229742iyc5
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260000226123642i229742iyc5
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260002b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260002b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260002b0c2463a0054c2a6355y
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260001226123642i229742iyc5.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260001226123642i229742iyc5
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260001226123642i229742iyc5
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260003b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260003b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260003b0c2463a0054c2a6355y
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260002226123642i229742iyc5.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260002226123642i229742iyc5
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260002226123642i229742iyc5
# End time: 12:58:14 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:14 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260004b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260004b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260004b0c2463a0054c2a6355y
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260003226123642i229742iyc5.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260003226123642i229742iyc5
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260003226123642i229742iyc5
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260005b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260005b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260005b0c2463a0054c2a6355y
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260004226123642i229742iyc5.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260004226123642i229742iyc5
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260004226123642i229742iyc5
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260006b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260006b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260006b0c2463a0054c2a6355y
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260005226123642i229742iyc5.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260005226123642i229742iyc5
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260005226123642i229742iyc5
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260007b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260007b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260007b0c2463a0054c2a6355y
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260006226123642i229742iyc5.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260006226123642i229742iyc5
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260006226123642i229742iyc5
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260008b0c2463a0054c2a6355y.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260008b0c2463a0054c2a6355y
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260008b0c2463a0054c2a6355y
# End time: 12:58:15 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:15 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_pow_i26_i26_i260000ol0cd06cj0of0cdj6uzo.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_pow_i26_i26_i260000ol0cd06cj0of0cdj6uzo
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_pow_i26_i26_i260000ol0cd06cj0of0cdj6uzo
# End time: 12:58:16 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:16 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_pow_i26_i26_i2600000ju20cp0jo00uq0dpjiz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_pow_i26_i26_i2600000ju20cp0jo00uq0dpjiz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_pow_i26_i26_i2600000ju20cp0jo00uq0dpjiz
# End time: 12:58:16 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:16 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_flt_i_llvm_fpga_vpfp_sqrt_i26_i26_re00000dd6oq3cd16oe0cp3doz.sv -work dfr_internal_inst 
# -- Compiling module dfr_flt_i_llvm_fpga_vpfp_sqrt_i26_i26_re00000dd6oq3cd16oe0cp3doz
# 
# Top level modules:
# 	dfr_flt_i_llvm_fpga_vpfp_sqrt_i26_i26_re00000dd6oq3cd16oe0cp3doz
# End time: 12:58:16 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:16 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B4_branch.sv -work dfr_internal_inst 
# -- Compiling module dfr_B4_branch
# 
# Top level modules:
# 	dfr_B4_branch
# End time: 12:58:16 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:16 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B4_merge.sv -work dfr_internal_inst 
# -- Compiling module dfr_B4_merge
# 
# Top level modules:
# 	dfr_B4_merge
# End time: 12:58:16 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:16 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B5.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B5
# 
# Top level modules:
# 	dfr_bb_B5
# End time: 12:58:16 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:16 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B5_stall_region.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B5_stall_region
# 
# Top level modules:
# 	dfr_bb_B5_stall_region
# End time: 12:58:16 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:16 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i_19_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i_19_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i_19_0
# End time: 12:58:16 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:16 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_token_i1_throttle_push_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_token_i1_throttle_push_0
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_token_i1_throttle_push_0
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_push_token_i1_throttle_push_3_reg
# 
# Top level modules:
# 	dfr_i_llvm_fpga_push_token_i1_throttle_push_3_reg
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_iowr_nb_return_unnamed_dfr11_dfr0.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_iowr_nb_return_unnamed_dfr11_dfr0
# 
# Top level modules:
# 	dfr_i_iowr_nb_return_unnamed_dfr11_dfr0
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B5_branch.sv -work dfr_internal_inst 
# -- Compiling module dfr_B5_branch
# 
# Top level modules:
# 	dfr_B5_branch
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_B5_merge.sv -work dfr_internal_inst 
# -- Compiling module dfr_B5_merge
# 
# Top level modules:
# 	dfr_B5_merge
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going12_1_sr.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going12_1_sr
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going12_1_sr
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going18_6_sr.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going18_6_sr
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going18_6_sr
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going18_6_valid_fifo.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going18_6_valid_fifo
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going18_6_valid_fifo
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going_6_sr.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going_6_sr
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going_6_sr
# End time: 12:58:17 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:17 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv -work dfr_internal_inst 
# -- Compiling module dfr_i_llvm_fpga_pipeline_keep_going_6_valid_fifo
# 
# Top level modules:
# 	dfr_i_llvm_fpga_pipeline_keep_going_6_valid_fifo
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_loop_limiter_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_loop_limiter_0
# 
# Top level modules:
# 	dfr_loop_limiter_0
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B1_runOnce_sr_1.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B1_runOnce_sr_1
# 
# Top level modules:
# 	dfr_bb_B1_runOnce_sr_1
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B2_runOnce_sr_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B2_runOnce_sr_0
# 
# Top level modules:
# 	dfr_bb_B2_runOnce_sr_0
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B3_start_sr_1.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B3_start_sr_1
# 
# Top level modules:
# 	dfr_bb_B3_start_sr_1
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B4_sr_1.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B4_sr_1
# 
# Top level modules:
# 	dfr_bb_B4_sr_1
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_bb_B5_sr_0.sv -work dfr_internal_inst 
# -- Compiling module dfr_bb_B5_sr_0
# 
# Top level modules:
# 	dfr_bb_B5_sr_0
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_avm_to_ic.v -work dfr_internal_inst 
# -- Compiling module acl_avm_to_ic
# 
# Top level modules:
# 	acl_avm_to_ic
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_mem1x.v -work dfr_internal_inst 
# -- Compiling module acl_mem1x
# 
# Top level modules:
# 	acl_mem1x
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram.sv -work dfr_internal_inst 
# -- Compiling module hld_ram
# 
# Top level modules:
# 	hld_ram
# End time: 12:58:18 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:18 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_ecc.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_ecc
# -- Importing package acl_ecc_pkg
# -- Compiling module hld_ram_ecc_pulse_stretch_and_sticky
# 
# Top level modules:
# 	hld_ram_ecc
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_tall_depth_stitch.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_tall_depth_stitch
# 
# Top level modules:
# 	hld_ram_tall_depth_stitch
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_remaining_width.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_remaining_width
# ** Warning: ./../submodules/hld_ram_remaining_width.sv(190): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_remaining_width.sv(190): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_remaining_width.sv(191): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_remaining_width.sv(192): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_remaining_width.sv(193): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_remaining_width.sv(194): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_ram_remaining_width
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_bits_per_enable.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_bits_per_enable
# 
# Top level modules:
# 	hld_ram_bits_per_enable
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_generic_two_way_depth_stitch.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_generic_two_way_depth_stitch
# 
# Top level modules:
# 	hld_ram_generic_two_way_depth_stitch
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_generic_three_way_depth_stitch.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_generic_three_way_depth_stitch
# 
# Top level modules:
# 	hld_ram_generic_three_way_depth_stitch
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_short_depth_stitch.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_short_depth_stitch
# 
# Top level modules:
# 	hld_ram_short_depth_stitch
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_bottom_width_stitch.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_bottom_width_stitch
# 
# Top level modules:
# 	hld_ram_bottom_width_stitch
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_bottom_depth_stitch.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_bottom_depth_stitch
# 
# Top level modules:
# 	hld_ram_bottom_depth_stitch
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_lower.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_lower
# 
# Top level modules:
# 	hld_ram_lower
# End time: 12:58:19 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:19 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_lower_mlab_simple_dual_port.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_lower_mlab_simple_dual_port
# 
# Top level modules:
# 	hld_ram_lower_mlab_simple_dual_port
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_lower_m20k_simple_dual_port.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_lower_m20k_simple_dual_port
# ** Warning: ./../submodules/hld_ram_lower_m20k_simple_dual_port.sv(205): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_lower_m20k_simple_dual_port.sv(205): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_lower_m20k_simple_dual_port.sv(206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_ram_lower_m20k_simple_dual_port
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/hld_ram_lower_m20k_true_dual_port.sv -work dfr_internal_inst 
# -- Compiling module hld_ram_lower_m20k_true_dual_port
# ** Warning: ./../submodules/hld_ram_lower_m20k_true_dual_port.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_lower_m20k_true_dual_port.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_lower_m20k_true_dual_port.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/hld_ram_lower_m20k_true_dual_port.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_ram_lower_m20k_true_dual_port
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ic_local_mem_router.v -work dfr_internal_inst 
# -- Compiling module acl_ic_local_mem_router
# ** Warning: ./../submodules/acl_ic_local_mem_router.v(64): (vlog-13314) Defaulting port 'b_arb_stall' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/acl_ic_local_mem_router.v(66): (vlog-13314) Defaulting port 'b_wrp_ack' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/acl_ic_local_mem_router.v(68): (vlog-13314) Defaulting port 'b_rrp_datavalid' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/acl_ic_local_mem_router.v(69): (vlog-13314) Defaulting port 'b_rrp_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	acl_ic_local_mem_router
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ic_host_endpoint.v -work dfr_internal_inst 
# -- Compiling module acl_ic_host_endpoint
# 
# Top level modules:
# 	acl_ic_host_endpoint
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_arb_intf.v -work dfr_internal_inst 
# -- Compiling interface acl_arb_data
# -- Compiling interface acl_arb_intf
# 
# Top level modules:
# 	--none--
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ic_intf.v -work dfr_internal_inst 
# -- Compiling interface acl_ic_wrp_intf
# -- Compiling interface acl_ic_rrp_intf
# -- Compiling interface acl_ic_host_intf
# 
# Top level modules:
# 	--none--
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ic_agent_endpoint.v -work dfr_internal_inst 
# -- Compiling module acl_ic_agent_endpoint
# 
# Top level modules:
# 	acl_ic_agent_endpoint
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ic_agent_rrp.v -work dfr_internal_inst 
# -- Compiling module acl_ic_agent_rrp
# 
# Top level modules:
# 	acl_ic_agent_rrp
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_ic_agent_wrp.v -work dfr_internal_inst 
# -- Compiling module acl_ic_agent_wrp
# 
# Top level modules:
# 	acl_ic_agent_wrp
# End time: 12:58:20 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:20 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/acl_arb2.v -work dfr_internal_inst 
# -- Compiling module acl_arb2
# ** Warning: ./../submodules/acl_arb2.v(114): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_arb2.v(116): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ./../submodules/acl_arb2.v(118): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module acl_arb_pipeline_reg
# -- Compiling module acl_arb_staging_reg
# 
# Top level modules:
# 	acl_arb2
# End time: 12:58:21 on Mar 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:21 on Mar 07,2022
# vlog -reportprogress 300 -sv ./../submodules/dfr_internal.v -work dfr_internal_inst 
# -- Compiling module dfr_internal
# -- Compiling module dfr_internal_ic_16200814315770645060
# ** Warning: ./../submodules/dfr_internal.v(469): (vlog-13314) Defaulting port 'm_arb_request' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(470): (vlog-13314) Defaulting port 'm_arb_enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(471): (vlog-13314) Defaulting port 'm_arb_read' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(472): (vlog-13314) Defaulting port 'm_arb_write' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(473): (vlog-13314) Defaulting port 'm_arb_burstcount' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(474): (vlog-13314) Defaulting port 'm_arb_address' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(475): (vlog-13314) Defaulting port 'm_arb_writedata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(476): (vlog-13314) Defaulting port 'm_arb_byteenable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module dfr_internal_ic_2280554949184717275
# ** Warning: ./../submodules/dfr_internal.v(725): (vlog-13314) Defaulting port 'm_arb_request' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(726): (vlog-13314) Defaulting port 'm_arb_enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(727): (vlog-13314) Defaulting port 'm_arb_read' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(728): (vlog-13314) Defaulting port 'm_arb_write' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(729): (vlog-13314) Defaulting port 'm_arb_burstcount' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(730): (vlog-13314) Defaulting port 'm_arb_address' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(731): (vlog-13314) Defaulting port 'm_arb_writedata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ./../submodules/dfr_internal.v(732): (vlog-13314) Defaulting port 'm_arb_byteenable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	dfr_internal
# End time: 12:58:21 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 16
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:21 on Mar 07,2022
# vcom -reportprogress 300 ./../dfr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dfr
# -- Compiling architecture rtl of dfr
# End time: 12:58:21 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L dfr_internal_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi dfr 
# Start time: 12:58:21 on Mar 07,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ./../dfr.vhd(38): (vopt-3473) Component instance "dfr_internal_inst : dfr_dfr_internal_inst" is not bound.
#         Region: /dfr
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dfr(rtl)#1
# ** Warning: (vsim-3473) Component instance "dfr_internal_inst : dfr_dfr_internal_inst" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /dfr File: ./../dfr.vhd
do ../dfr_tb.do
# ** Error: alias: comp_run_tb\{ not defined
# Error in macro ./../dfr_tb.do line 404
# alias: comp_run_tb\{ not defined
#     while executing
# "alias comp_run_tb{"
do ../dfr_tb.do
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:53 on Mar 07,2022
# vlog -reportprogress 300 -work work /home/oshears/Documents/bladeRF/bladerf_dfr_accelerator/intel_hls/hls_float_dfr_spectrum_raw/test-fpga.prj/components/dfr/dfr/simulation/dfr_tb.v 
# -- Compiling module dfr_tb
# 
# Top level modules:
# 	dfr_tb
# End time: 12:58:53 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:58:53 on Mar 07,2022, Elapsed time: 0:00:32
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" -t ns -L work -L work_lib -L dfr_internal_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver dfr 
# Start time: 12:58:53 on Mar 07,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ./../dfr.vhd(38): (vopt-3473) Component instance "dfr_internal_inst : dfr_dfr_internal_inst" is not bound.
#         Region: /dfr
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dfr(rtl)#1
# ** Warning: (vsim-3473) Component instance "dfr_internal_inst : dfr_dfr_internal_inst" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /dfr File: ./../dfr.vhd
# ** UI-Msg: (vish-4014) No objects found matching '/dfr_tb/dfr_ip/clock'.
# Executing ONERROR command at macro ./../dfr_tb.do line 443
quit -sim
# End time: 12:59:23 on Mar 07,2022, Elapsed time: 0:00:30
# Errors: 0, Warnings: 2
do ../dfr_tb.do
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:59:26 on Mar 07,2022
# vlog -reportprogress 300 -work work /home/oshears/Documents/bladeRF/bladerf_dfr_accelerator/intel_hls/hls_float_dfr_spectrum_raw/test-fpga.prj/components/dfr/dfr/simulation/dfr_tb.v 
# -- Compiling module dfr_tb
# 
# Top level modules:
# 	dfr_tb
# End time: 12:59:26 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t ns -L work -L work_lib -L dfr_internal_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver dfr_tb 
# Start time: 12:59:27 on Mar 07,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.dfr_tb(fast)
# Loading sv_std.std
# Loading dfr_internal_inst.dfr_internal(fast)
# Loading dfr_internal_inst.dfr_function_wrapper(fast)
# Loading dfr_internal_inst.dfr_function(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going18_6_valid_fifo(fast)
# Loading dfr_internal_inst.acl_data_fifo(fast)
# Loading dfr_internal_inst.acl_reset_handler(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going_6_valid_fifo(fast)
# Loading dfr_internal_inst.dfr_bb_B5_sr_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going_6_sr(fast)
# Loading dfr_internal_inst.dfr_bb_B4(fast)
# Loading dfr_internal_inst.dfr_B4_branch(fast)
# Loading dfr_internal_inst.dfr_B4_merge(fast)
# Loading dfr_internal_inst.dfr_bb_B4_stall_region(fast)
# Loading dfr_internal_inst.dfr_B4_merge_reg(fast)
# Loading dfr_internal_inst.dfr_i_sfc_s_c0_in_for_body_s_c0_enter363_dfr1(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit40_dfr0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000xit40_dfr1_data_fifo(fast)
# Loading dfr_internal_inst.hld_fifo(fast)
# Loading dfr_internal_inst.acl_mid_speed_fifo(fast)
# Loading dfr_internal_inst.acl_reset_handler(fast__1)
# Loading altera_lnsim_ver.altera_syncram(fast)
# Loading altera_lnsim_ver.ALTERA_LNSIM_MEMORY_INITIALIZATION(fast)
# Loading dfr_internal_inst.acl_lfsr(fast)
# Loading dfr_internal_inst.fibonacci_lfsr(fast)
# Loading dfr_internal_inst.acl_reset_handler(fast__2)
# Loading dfr_internal_inst.acl_lfsr(fast__1)
# Loading dfr_internal_inst.fibonacci_lfsr(fast__1)
# Loading dfr_internal_inst.acl_tessellated_incr_decr_threshold(fast)
# Loading dfr_internal_inst.acl_reset_handler(fast__3)
# Loading dfr_internal_inst.acl_tessellated_incr_decr_threshold(fast__1)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c0_out_for_bo00000_dfr1_full_detector(fast)
# Loading dfr_internal_inst.acl_full_detector(fast)
# Loading dfr_internal_inst.acl_reset_handler(fast__4)
# Loading dfr_internal_inst.dfr_i_sfc_logic_s_c0_in_for_body_s_c0_enter363_dfr0(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__1)
# Loading dfr_internal_inst.dspba_delay_ver(fast__2)
# Loading dfr_internal_inst.dspba_delay_ver(fast__3)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i4_cleanups_push16_0(fast)
# Loading dfr_internal_inst.acl_push(fast)
# Loading dfr_internal_inst.acl_data_fifo(fast__1)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i4_cleanups_pop16_0(fast)
# Loading dfr_internal_inst.acl_pop(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i6_fpga_indvars_iv_push12_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop12_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i1_notexitcond_0(fast)
# Loading dfr_internal_inst.acl_push(fast__1)
# Loading dfr_internal_inst.acl_data_fifo(fast__2)
# Loading dfr_internal_inst.acl_ll_fifo(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i4_initerations_push15_0(fast)
# Loading dfr_internal_inst.acl_push(fast__2)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i4_initerations_pop15_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i1_lastiniteration_0(fast)
# Loading dfr_internal_inst.acl_push(fast__3)
# Loading dfr_internal_inst.acl_data_fifo(fast__3)
# Loading dfr_internal_inst.dspba_delay_ver(fast__4)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going_0(fast)
# Loading dfr_internal_inst.acl_dspba_buffer(fast)
# Loading dfr_internal_inst.acl_pipeline(fast)
# Loading dfr_internal_inst.acl_pop(fast__1)
# Loading dfr_internal_inst.acl_push(fast__4)
# Loading dfr_internal_inst.acl_staging_reg(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__5)
# Loading dfr_internal_inst.dspba_delay_ver(fast__6)
# Loading dfr_internal_inst.dspba_delay_ver(fast__7)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed00002cdo6u2ocpq6c0ouq3cz(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__8)
# Loading dfr_internal_inst.dspba_delay_ver(fast__9)
# Loading dfr_internal_inst.dspba_delay_ver(fast__10)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i32_node_idx_01431_push14_0(fast)
# Loading dfr_internal_inst.acl_push(fast__5)
# Loading dfr_internal_inst.acl_data_fifo(fast__4)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i32_node_idx_01431_pop14_0(fast)
# Loading dfr_internal_inst.acl_pop(fast__2)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_63_dfr0(fast)
# Loading dfr_internal_inst.lsu_top(fast)
# Loading dfr_internal_inst.lsu_pipelined_read(fast)
# Loading dfr_internal_inst.acl_reset_handler(fast__5)
# Loading dfr_internal_inst.lsu_permute_address(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002t6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260002226123642i229742iyc5(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__11)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i2768_0(fast)
# Loading dfr_internal_inst.acl_ffwddst(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_sqrt_i26_i26_re00000dd6oq3cd16oe0cp3doz(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__12)
# Loading altera_lnsim_ver.altera_syncram(fast__1)
# Loading altera_lnsim_ver.altera_syncram(fast__2)
# Loading dfr_internal_inst.dspba_delay_ver(fast__13)
# Loading dfr_internal_inst.dspba_delay_ver(fast__14)
# Loading dfr_internal_inst.dspba_delay_ver(fast__15)
# Loading dfr_internal_inst.dspba_delay_ver(fast__16)
# Loading altera_lnsim_ver.altera_syncram(fast__3)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002l6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002p6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00176uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002f6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00016uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00056uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00096uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000d6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000h6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000n6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000r6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000v6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000z6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00136uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00196uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001d6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001h6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001l6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001p6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001v6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001z6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00236uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00276uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002b6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002h6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260004226123642i229742iyc5(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002u6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260003226123642i229742iyc5(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260001123642i229744c22675x(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__17)
# Loading dfr_internal_inst.dspba_delay_ver(fast__18)
# Loading altera_lnsim_ver.altera_syncram(fast__4)
# Loading altera_lnsim_ver.altera_syncram(fast__5)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002s6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260001226123642i229742iyc5(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_pow_i26_i26_i260000ol0cd06cj0of0cdj6uzo(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__19)
# Loading dfr_internal_inst.dspba_delay_ver(fast__20)
# Loading dfr_internal_inst.dspba_delay_ver(fast__21)
# Loading dfr_internal_inst.dspba_delay_ver(fast__22)
# Loading dfr_internal_inst.dspba_delay_ver(fast__23)
# Loading altera_lnsim_ver.altera_syncram(fast__6)
# Loading dfr_internal_inst.dspba_delay_ver(fast__24)
# Loading altera_lnsim_ver.altera_syncram(fast__7)
# Loading dfr_internal_inst.dspba_delay_ver(fast__25)
# Loading dfr_internal_inst.dspba_delay_ver(fast__26)
# Loading altera_lnsim_ver.altera_syncram(fast__8)
# Loading altera_lnsim_ver.altera_syncram(fast__9)
# Loading dfr_internal_inst.dspba_delay_ver(fast__27)
# Loading altera_lnsim_ver.altera_syncram(fast__10)
# Loading altera_lnsim_ver.altera_syncram(fast__11)
# Loading altera_lnsim_ver.altera_syncram(fast__12)
# Loading dfr_internal_inst.dspba_delay_ver(fast__28)
# Loading altera_lnsim_ver.altera_syncram(fast__13)
# Loading altera_lnsim_ver.altera_syncram(fast__14)
# Loading altera_lnsim_ver.altera_syncram(fast__15)
# Loading altera_lnsim_ver.altera_syncram(fast__16)
# Loading dfr_internal_inst.dspba_delay_ver(fast__29)
# Loading dfr_internal_inst.dspba_delay_ver(fast__30)
# Loading dfr_internal_inst.dspba_delay_ver(fast__31)
# Loading altera_lnsim_ver.altera_syncram(fast__17)
# Loading altera_lnsim_ver.altera_syncram(fast__18)
# Loading dfr_internal_inst.dspba_delay_ver(fast__32)
# Loading dfr_internal_inst.dspba_delay_ver(fast__33)
# Loading altera_lnsim_ver.altera_syncram(fast__19)
# Loading altera_lnsim_ver.altera_syncram(fast__20)
# Loading dfr_internal_inst.dspba_delay_ver(fast__34)
# Loading altera_lnsim_ver.altera_syncram(fast__21)
# Loading altera_lnsim_ver.altera_syncram(fast__22)
# Loading altera_lnsim_ver.altera_syncram(fast__23)
# Loading altera_lnsim_ver.altera_syncram(fast__24)
# Loading altera_lnsim_ver.altera_syncram(fast__25)
# Loading dfr_internal_inst.dspba_delay_ver(fast__35)
# Loading dfr_internal_inst.dspba_delay_ver(fast__36)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002q6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260000226123642i229742iyc5(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002r6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260000123642i229744c22675x(fast)
# Loading altera_lnsim_ver.altera_syncram(fast__26)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed00012cdo6u2ocpq6c0ouq3cz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260006226123642i229742iyc5(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260000226123642i229742iyc5(fast)
# Loading altera_lnsim_ver.altera_syncram(fast__27)
# Loading altera_lnsim_ver.altera_syncram(fast__28)
# Loading dfr_internal_inst.dspba_delay_ver(fast__37)
# Loading altera_lnsim_ver.altera_syncram(fast__29)
# Loading altera_lnsim_ver.altera_syncram(fast__30)
# Loading altera_lnsim_ver.altera_syncram(fast__31)
# Loading dfr_internal_inst.dspba_delay_ver(fast__38)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000k6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001s6uq0cp0ju20cp0jo0ouz(fast)
# Loading altera_lnsim_ver.altera_syncram(fast__32)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002m6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00026uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00066uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__39)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000a6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000e6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000i6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000o6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000s6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000w6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00106uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00146uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001a6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001e6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001i6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001m6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001q6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001w6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00206uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00246uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00286uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002c6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002i6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002v6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260005226123642i229742iyc5(fast)
# Loading altera_lnsim_ver.altera_syncram(fast__33)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260004b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002w6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000l6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001t6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002n6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00036uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00076uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000b6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000f6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000j6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000p6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000t6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000x6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00116uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00156uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001b6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001f6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001j6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001n6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001r6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001x6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00216uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00256uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00296uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002d6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002j6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260006b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260005b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600023a0054c2a6344c246w65(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260003b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_pow_i26_i26_i2600000ju20cp0jo00uq0dpjiz(fast)
# Loading altera_lnsim_ver.altera_syncram(fast__34)
# Loading altera_lnsim_ver.altera_syncram(fast__35)
# Loading altera_lnsim_ver.altera_syncram(fast__36)
# Loading altera_lnsim_ver.altera_syncram(fast__37)
# Loading altera_lnsim_ver.altera_syncram(fast__38)
# Loading altera_lnsim_ver.altera_syncram(fast__39)
# Loading altera_lnsim_ver.altera_syncram(fast__40)
# Loading altera_lnsim_ver.altera_syncram(fast__41)
# Loading altera_lnsim_ver.altera_syncram(fast__42)
# Loading altera_lnsim_ver.altera_syncram(fast__43)
# Loading altera_lnsim_ver.altera_syncram(fast__44)
# Loading altera_lnsim_ver.altera_syncram(fast__45)
# Loading altera_lnsim_ver.altera_syncram(fast__46)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260002b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600013a0054c2a6344c246w65(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260008b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260002b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002o6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00166uq0cp0ju20cp0jo0ouz(fast)
# Loading altera_lnsim_ver.altera_syncram(fast__47)
# Loading dfr_internal_inst.dspba_delay_ver(fast__40)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002e6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00006uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00046uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00086uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000c6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000g6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000m6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000q6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000u6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re000y6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00126uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00186uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001c6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001g6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001k6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001o6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001u6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re001y6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00226uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re00266uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002a6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002g6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_i26_i64_re002k6uq0cp0ju20cp0jo0ouz(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260007b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i4607_0(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__41)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i26_retval_sroa_0_sroa_0_pm_1_off0_push13_0(fast)
# Loading dfr_internal_inst.acl_push(fast__6)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i26_retval_sroa_0_sroa_0_pm_1_off0_pop13_0(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__42)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600033a0054c2a6344c246w65(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i260002123642i229744c22675x(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__43)
# Loading dfr_internal_inst.dspba_delay_ver(fast__44)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_ffwd_source_i26_unnamed_9_dfr0(fast)
# Loading dfr_internal_inst.acl_ffwdsrc(fast)
# Loading altera_lnsim_ver.altera_syncram(fast__48)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_mem_memdep_2_0(fast)
# Loading dfr_internal_inst.lsu_top(fast__1)
# Loading dfr_internal_inst.lsu_pipelined_write(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__45)
# Loading dfr_internal_inst.dfr_bb_B4_sr_1(fast)
# Loading dfr_internal_inst.dfr_loop_limiter_0(fast)
# Loading dfr_internal_inst.acl_loop_limiter(fast)
# Loading dfr_internal_inst.acl_reset_handler(fast__6)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going12_1_sr(fast)
# Loading dfr_internal_inst.dfr_bb_B5(fast)
# Loading dfr_internal_inst.dfr_B5_merge(fast)
# Loading dfr_internal_inst.dfr_B5_branch(fast)
# Loading dfr_internal_inst.dfr_bb_B5_stall_region(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_ffwd_dest_i26_result_i_i_19_0(fast)
# Loading dfr_internal_inst.acl_ffwddst(fast__1)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_token_i1_throttle_push_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_token_i1_throttle_push_3_reg(fast)
# Loading dfr_internal_inst.acl_push(fast__7)
# Loading dfr_internal_inst.acl_token_fifo_counter(fast)
# Loading dfr_internal_inst.dfr_i_iowr_nb_return_unnamed_dfr11_dfr0(fast)
# Loading dfr_internal_inst.hld_iowr(fast)
# Loading dfr_internal_inst.hld_iowr_stall_valid(fast)
# Loading dfr_internal_inst.dfr_bb_B3_start(fast)
# Loading dfr_internal_inst.dfr_B3_start_merge(fast)
# Loading dfr_internal_inst.dfr_B3_start_branch(fast)
# Loading dfr_internal_inst.dfr_bb_B3_start_stall_region(fast)
# Loading dfr_internal_inst.dfr_B3_start_merge_reg(fast)
# Loading dfr_internal_inst.dfr_i_sfc_s_c2_in_wt_entry_s_c2_enter_dfr6(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_entry_s_c2_exit_dfr0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_ent0000_exit_dfr1_data_fifo(fast)
# Loading dfr_internal_inst.hld_fifo(fast__1)
# Loading dfr_internal_inst.acl_mid_speed_fifo(fast__1)
# Loading altera_lnsim_ver.altera_syncram(fast__49)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c2_out_wt_ent0000t_dfr1_full_detector(fast)
# Loading dfr_internal_inst.dfr_i_sfc_logic_s_c2_in_wt_entry_s_c2_enter_dfr0(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0003f0cd16ol0cd06cj0qfzo(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__46)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sync_buffer_i16_q_data_sync_buffer_0(fast)
# Loading dfr_internal_inst.acl_dspba_buffer(fast__1)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0001f0cd16ol0cd06cj0qfzo(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__47)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260000b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260000b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sync_buffer_i16_i_data_sync_buffer_0(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0002f0cd16ol0cd06cj0qfzo(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_div_i26_i26_i260001b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_mul_i26_i26_i260001b0c2463a0054c2a6355y(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_add_i26_i26_i2600003a0054c2a6344c246w65(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_ffwd_source_i26_unnamed_7_dfr0(fast)
# Loading dfr_internal_inst.dfr_i_sfc_s_c1_in_wt_entry_s_c1_enter_dfr4(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_dfr0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_ent0000_exit_dfr1_data_fifo(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c1_out_wt_ent0000t_dfr1_full_detector(fast)
# Loading dfr_internal_inst.dfr_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_dfr0(fast)
# Loading dfr_internal_inst.dfr_flt_i_llvm_fpga_vpfp_cast_from_fixed0000f0cd16ol0cd06cj0qfzo(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__48)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_ffwd_source_i26_unnamed_5_dfr0(fast)
# Loading dfr_internal_inst.dspba_delay_ver(fast__49)
# Loading dfr_internal_inst.dfr_i_iord_bl_call_unnamed_dfr4_dfr0(fast)
# Loading dfr_internal_inst.hld_iord(fast)
# Loading dfr_internal_inst.hld_memory_depth_quantization_pkg(fast)
# Loading dfr_internal_inst.hld_iord_stall_valid(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg(fast)
# Loading dfr_internal_inst.dfr_i_sfc_s_c0_in_wt_entry_s_c0_enter311_dfr0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit33_dfr0(fast)
# Loading dfr_internal_inst.acl_enable_sink(fast)
# Loading dfr_internal_inst.dfr_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter311_dfr0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i1_notexitcond13_0(fast)
# Loading dfr_internal_inst.acl_push(fast__8)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going12_0(fast)
# Loading dfr_internal_inst.acl_pipeline(fast__1)
# Loading dfr_internal_inst.acl_staging_reg(fast__1)
# Loading dfr_internal_inst.dfr_bb_B3_start_sr_1(fast)
# Loading dfr_internal_inst.dfr_bb_B0_runOnce(fast)
# Loading dfr_internal_inst.dfr_B0_runOnce_merge(fast)
# Loading dfr_internal_inst.dfr_B0_runOnce_branch(fast)
# Loading dfr_internal_inst.dfr_bb_B0_runOnce_stall_region(fast)
# Loading dfr_internal_inst.dfr_B0_runOnce_merge_reg(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_token_i1_wt_limpop_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg(fast)
# Loading dfr_internal_inst.dfr_bb_B2_runOnce(fast)
# Loading dfr_internal_inst.dfr_B2_runOnce_merge(fast)
# Loading dfr_internal_inst.dfr_B2_runOnce_branch(fast)
# Loading dfr_internal_inst.dfr_bb_B2_runOnce_stall_region(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_token_i1_wt_limpush_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_token_i1_wt_limpush_0_reg(fast)
# Loading dfr_internal_inst.dfr_bb_B2_runOnce_sr_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going18_6_sr(fast)
# Loading dfr_internal_inst.dfr_bb_B1_runOnce(fast)
# Loading dfr_internal_inst.dfr_B1_runOnce_branch(fast)
# Loading dfr_internal_inst.dfr_B1_runOnce_merge(fast)
# Loading dfr_internal_inst.dfr_bb_B1_runOnce_stall_region(fast)
# Loading dfr_internal_inst.dfr_B1_runOnce_merge_reg(fast)
# Loading dfr_internal_inst.dfr_i_sfc_s_c0_in_lp_init_s_c0_enter2_dfr1(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_init_s_c0_exit_dfr0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_ini0000_exit_dfr1_data_fifo(fast)
# Loading dfr_internal_inst.hld_fifo(fast__2)
# Loading dfr_internal_inst.acl_mid_speed_fifo(fast__2)
# Loading altera_mf_ver.altdpram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading dfr_internal_inst.acl_lfsr(fast__2)
# Loading dfr_internal_inst.fibonacci_lfsr(fast__2)
# Loading dfr_internal_inst.acl_tessellated_incr_decr_threshold(fast__2)
# Loading dfr_internal_inst.acl_tessellated_incr_decr_threshold(fast__3)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_sfc_exit_s_c0_out_lp_ini0000t_dfr1_full_detector(fast)
# Loading dfr_internal_inst.acl_full_detector(fast__1)
# Loading dfr_internal_inst.dfr_i_sfc_logic_s_c0_in_lp_init_s_c0_enter2_dfr0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i4_cleanups21_push11_0(fast)
# Loading dfr_internal_inst.acl_push(fast__9)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i4_cleanups21_pop11_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i6_fpga_indvars_iv4_push8_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i6_fpga_indvars_iv4_pop8_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i1_notexitcond28_0(fast)
# Loading dfr_internal_inst.acl_push(fast__10)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i4_initerations16_push10_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i4_initerations16_pop10_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i1_lastiniteration20_0(fast)
# Loading dfr_internal_inst.acl_push(fast__11)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pipeline_keep_going18_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_push_i5_index_push9_0(fast)
# Loading dfr_internal_inst.acl_push(fast__12)
# Loading dfr_internal_inst.acl_staging_reg(fast__2)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_pop_i5_index_pop9_0(fast)
# Loading dfr_internal_inst.dfr_i_llvm_fpga_mem_unnamed_1_dfr0(fast)
# Loading dfr_internal_inst.dfr_bb_B1_runOnce_sr_1(fast)
# Loading dfr_internal_inst.hld_loop_profiler(fast)
# Loading dfr_internal_inst.hld_sim_latency_tracker(fast)
# Loading dfr_internal_inst.hld_loop_profiler(fast__1)
# Loading dfr_internal_inst.hld_sim_latency_tracker(fast__1)
# Loading dfr_internal_inst.hld_loop_profiler(fast__2)
# Loading dfr_internal_inst.hld_sim_latency_tracker(fast__2)
# Loading dfr_internal_inst.acl_reset_wire(fast)
# Loading dfr_internal_inst.acl_avm_to_ic(fast)
# Loading dfr_internal_inst.acl_mem1x(fast)
# Loading dfr_internal_inst.acl_reset_handler(fast__7)
# Loading dfr_internal_inst.hld_ram(fast)
# Loading dfr_internal_inst.hld_ram_lower(fast)
# Loading dfr_internal_inst.hld_ram_lower_mlab_simple_dual_port(fast)
# Loading altera_mf_ver.altdpram(fast__1)
# Loading dfr_internal_inst.acl_ic_local_mem_router(fast)
# Loading dfr_internal_inst.dfr_internal_ic_16200814315770645060(fast)
# Loading dfr_internal_inst.acl_ic_host_intf(fast__1)
# Loading dfr_internal_inst.acl_arb_intf(fast__1)
# Loading dfr_internal_inst.acl_ic_wrp_intf(fast__1)
# Loading dfr_internal_inst.acl_ic_rrp_intf(fast__1)
# Loading dfr_internal_inst.acl_ic_host_endpoint(fast)
# Loading dfr_internal_inst.acl_ic_host_endpoint(fast__1)
# Loading dfr_internal_inst.acl_ic_agent_endpoint(fast)
# Loading dfr_internal_inst.acl_ic_agent_wrp(fast)
# Loading dfr_internal_inst.acl_ic_agent_rrp(fast)
# Loading dfr_internal_inst.acl_arb2(fast)
# Loading dfr_internal_inst.dfr_internal_ic_2280554949184717275(fast)
# Loading dfr_internal_inst.acl_ic_wrp_intf(fast__2)
# Loading dfr_internal_inst.acl_ic_rrp_intf(fast__2)
# Loading dfr_internal_inst.acl_ic_host_endpoint(fast__2)
# Loading dfr_internal_inst.acl_ic_agent_endpoint(fast__1)
# Loading dfr_internal_inst.acl_ic_agent_wrp(fast__1)
# Loading dfr_internal_inst.acl_ic_agent_rrp(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (28) does not match connection size (29) for port 'i_data'. The port definition is at: ./../submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ns  Iteration: 0  Instance: /dfr_tb/dfr_ip/dfr_internal/thedfr_function/thebb_dfr_B5/thebb_dfr_B5_stall_region/thei_iowr_nb_return_dfr_unnamed_dfr11_dfr2_aunroll_x/theiowr_nb/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: ./../submodules/hld_iowr.sv Line: 410
# ** Warning: (vsim-3015) [PCDPC] - Port size (28) does not match connection size (29) for port 'o_fifodata'. The port definition is at: ./../submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ns  Iteration: 0  Instance: /dfr_tb/dfr_ip/dfr_internal/thedfr_function/thebb_dfr_B5/thebb_dfr_B5_stall_region/thei_iowr_nb_return_dfr_unnamed_dfr11_dfr2_aunroll_x/theiowr_nb/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: ./../submodules/hld_iowr.sv Line: 410
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'o_data'. The port definition is at: ./../submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ns  Iteration: 0  Instance: /dfr_tb/dfr_ip/dfr_internal/thedfr_function/thebb_dfr_B3_start/thebb_dfr_B3_start_stall_region/thei_iord_bl_call_dfr_unnamed_dfr4_dfr2/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: ./../submodules/hld_iord.sv Line: 427
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (4) for port 'i_fifodata'. The port definition is at: ./../submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ns  Iteration: 0  Instance: /dfr_tb/dfr_ip/dfr_internal/thedfr_function/thebb_dfr_B3_start/thebb_dfr_B3_start_stall_region/thei_iord_bl_call_dfr_unnamed_dfr4_dfr2/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: ./../submodules/hld_iord.sv Line: 427
# ** Warning: (vsim-3015) [PCDPC] - Port size (29) does not match connection size (5) for port 'ic_arb_address'. The port definition is at: ./../submodules/acl_avm_to_ic.v(49).
#    Time: 0 ns  Iteration: 0  Instance: /dfr_tb/dfr_ip/local_mem_system_aspace64/local_mem_group[0]/host[0]/avm_to_ic File: ./../submodules/dfr_internal.v Line: 124
# ** Warning: (vsim-3015) [PCDPC] - Port size (29) does not match connection size (5) for port 'ic_arb_address'. The port definition is at: ./../submodules/acl_avm_to_ic.v(49).
#    Time: 0 ns  Iteration: 0  Instance: /dfr_tb/dfr_ip/local_mem_system_aspace64/local_mem_group[0]/host[1]/avm_to_ic File: ./../submodules/dfr_internal.v Line: 124
# ** Warning: (vsim-3015) [PCDPC] - Port size (29) does not match connection size (5) for port 'ic_arb_address'. The port definition is at: ./../submodules/acl_avm_to_ic.v(49).
#    Time: 0 ns  Iteration: 0  Instance: /dfr_tb/dfr_ip/local_mem_system_aspace64/local_mem_group[0]/host[2]/avm_to_ic File: ./../submodules/dfr_internal.v Line: 124
# ** Note: $finish    : /home/oshears/Documents/bladeRF/bladerf_dfr_accelerator/intel_hls/hls_float_dfr_spectrum_raw/test-fpga.prj/components/dfr/dfr/simulation/dfr_tb.v(61)
#    Time: 8696 ns  Iteration: 2  Instance: /dfr_tb
# 1
# Break in Module dfr_tb at /home/oshears/Documents/bladeRF/bladerf_dfr_accelerator/intel_hls/hls_float_dfr_spectrum_raw/test-fpga.prj/components/dfr/dfr/simulation/dfr_tb.v line 61
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/oshears/Documents/bladeRF/bladerf_dfr_accelerator/intel_hls/hls_float_dfr_spectrum_raw/test-fpga.prj/components/dfr/dfr/simulation/mentor/wave.do
# End time: 13:12:46 on Mar 07,2022, Elapsed time: 0:13:19
# Errors: 0, Warnings: 7
