Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 11 16:12:47 2024
| Host         : DESKTOP-HMGUPHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.806    -1789.980                    674                 2562       -0.453     -192.216                    475                 2562        0.538        0.000                       0                   868  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast   {0.000 2.500}        5.000           200.000         
  clk_mig_cw_fast      {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast       {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast                                                                                                                                                        3.000        0.000                       0                     3  
    clk_pixel_cw_hdmi        8.752        0.000                      0                  137        0.003        0.000                      0                  137        6.234        0.000                       0                   114  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clk_camera_cw_fast        -1.256      -97.356                    156                 1949        0.091        0.000                      0                 1949        2.000        0.000                       0                   732  
  clk_mig_cw_fast                                                                                                                                                        2.845        0.000                       0                     2  
  clk_xc_cw_fast                                                                                                                                                        37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_camera_cw_fast  clk_pixel_cw_hdmi       -12.806    -1613.370                    502                  502       -0.453     -190.438                    461                  502  
clk_pixel_cw_hdmi   clk_camera_cw_fast       -6.939      -79.253                     16                   16       -0.167       -1.778                     14                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000                wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000                wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        8.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 tmds_green/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.123ns (25.581%)  route 3.267ns (74.419%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 10.890 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -3.108    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -4.587 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.800    -2.892    tmds_green/clk_pixel
                         FDRE                                         r  tmds_green/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.436 r  tmds_green/cnt_reg[3]/Q
                         net (fo=8, unplaced)         1.003    -1.433    camera_pixel_receiver/cnt_reg[4]_2[2]
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.138 f  camera_pixel_receiver/cnt[4]_i_35__0/O
                         net (fo=2, unplaced)         0.913    -0.225    camera_pixel_receiver/cnt[4]_i_35__0_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124    -0.101 r  camera_pixel_receiver/cnt[4]_i_18/O
                         net (fo=1, unplaced)         0.902     0.801    camera_pixel_receiver/cnt[4]_i_18_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     0.925 f  camera_pixel_receiver/cnt[4]_i_4/O
                         net (fo=1, unplaced)         0.449     1.374    camera_pixel_receiver/cnt[4]_i_4_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     1.498 r  camera_pixel_receiver/cnt[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.498    tmds_green/D[3]
                         FDRE                                         r  tmds_green/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     9.384 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.439    10.674    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     9.384 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.655    10.890    tmds_green/clk_pixel
                         FDRE                                         r  tmds_green/cnt_reg[4]/C
                         clock pessimism             -0.459    10.431    
                         clock uncertainty           -0.210    10.221    
                         FDRE (Setup_fdre_C_D)        0.029    10.250    tmds_green/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                  8.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.796%)  route 0.468ns (66.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.919    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477    -1.397 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.210    -0.824    red_ser/clk_pixel
                         FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, unplaced)         0.131    -0.551    red_ser/blue_ser/pwup_rst
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.453 r  red_ser/primary_i_1/O
                         net (fo=6, unplaced)         0.337    -0.116    blue_ser/RST0
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -0.587    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643    -1.230 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.355    -0.491    blue_ser/clk_pixel
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism             -0.187    -0.679    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559    -0.120    blue_ser/primary
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576               frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234                frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234                frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :          156  Failing Endpoints,  Worst Slack       -1.256ns,  Total Violation      -97.356ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.256ns  (required time - arrival time)
  Source:                 camera_pixel_receiver/pixel_vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 3.647ns (59.728%)  route 2.459ns (40.272%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 2.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.584    -3.108    camera_pixel_receiver/clk_camera
                         FDRE                                         r  camera_pixel_receiver/pixel_vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.652 r  camera_pixel_receiver/pixel_vcount_out_reg[3]/Q
                         net (fo=11, unplaced)        1.029    -1.623    camera_pixel_receiver/pixel_vcount_out[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697    -0.926 r  camera_pixel_receiver/addra_reg[7]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    -0.926    camera_pixel_receiver/addra_reg[7]_i_7_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    -0.578 r  camera_pixel_receiver/addra_reg[11]_i_4/O[1]
                         net (fo=1, unplaced)         0.715     0.137    camera_pixel_receiver/addra_reg[11]_i_4_n_8
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.854     0.991 r  camera_pixel_receiver/addra_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.991    camera_pixel_receiver/addra_reg[11]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.339 r  camera_pixel_receiver/addra_reg[15]_i_2/O[1]
                         net (fo=1, unplaced)         0.715     2.054    camera_pixel_receiver/addra_reg[15]_i_2_n_8
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.944     2.998 r  camera_pixel_receiver/addra_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     2.998    addra0[15]
                         FDRE                                         r  addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -5.893     0.916 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     1.676    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     1.767 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.439     2.206    clk_camera
                         FDRE                                         r  addra_reg[15]/C
                         clock pessimism             -0.459     1.747    
                         clock uncertainty           -0.067     1.681    
                         FDRE (Setup_fdre_C_D)        0.062     1.743    addra_reg[15]
  -------------------------------------------------------------------
                         required time                          1.743    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                 -1.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 camera_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_camera_cw_fast rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.114    -0.919    clk_camera
                         FDRE                                         r  camera_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.778 r  camera_mem_reg[0]/Q
                         net (fo=4, unplaced)         0.337    -0.441    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
                         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.259    -0.587    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
                         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.187    -0.774    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242    -0.532    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108                frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       5.000       155.000              wizard_migcam/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000                addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000                addra_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mig_cw_fast
  To Clock:  clk_mig_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mig_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                wizard_migcam/clkout2_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000              wizard_migcam/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845               wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000              wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633               wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :          502  Failing Endpoints,  Worst Slack      -12.806ns,  Total Violation    -1613.371ns
Hold  :          461  Failing Endpoints,  Worst Slack       -0.453ns,  Total Violation     -190.438ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.806ns  (required time - arrival time)
  Source:                 y_com_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmds_red/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_pixel_cw_hdmi rise@835.017ns - clk_camera_cw_fast rise@835.000ns)
  Data Path Delay:        12.359ns  (logic 2.541ns (20.560%)  route 9.818ns (79.440%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=10)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 832.439 - 835.017 ) 
    Source Clock Delay      (SCD):    -3.108ns = ( 831.892 - 835.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                    835.000   835.000 r  
    N15                                               0.000   835.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440   836.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   837.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.612   830.413 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800   831.212    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096   831.308 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.584   831.892    clk_camera
                         FDRE                                         r  y_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456   832.348 r  y_com_reg[5]/Q
                         net (fo=5, unplaced)         0.993   833.341    camera_pixel_receiver/tmds_out_reg[7]_i_7_3
                         LUT6 (Prop_lut6_I0_O)        0.295   833.636 r  camera_pixel_receiver/tmds_out[7]_i_14/O
                         net (fo=1, unplaced)         0.000   833.636    camera_pixel_receiver/tmds_out[7]_i_14_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   834.186 f  camera_pixel_receiver/tmds_out_reg[7]_i_7/CO[3]
                         net (fo=21, unplaced)        0.979   835.165    mvm/tmds_out_reg[1][0]
                         LUT6 (Prop_lut6_I5_O)        0.124   835.289 r  mvm/tmds_out[3]_i_2/O
                         net (fo=19, unplaced)        0.961   836.250    camera_pixel_receiver/red[3]
                         LUT3 (Prop_lut3_I0_O)        0.124   836.374 f  camera_pixel_receiver/tmds_out[5]_i_2/O
                         net (fo=6, unplaced)         1.143   837.517    camera_pixel_receiver/tmds_out[5]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124   837.641 r  camera_pixel_receiver/cnt[4]_i_48/O
                         net (fo=4, unplaced)         0.926   838.567    camera_pixel_receiver/cnt[4]_i_48_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   838.691 r  camera_pixel_receiver/cnt[4]_i_44/O
                         net (fo=2, unplaced)         0.913   839.604    camera_pixel_receiver/cnt[4]_i_44_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   839.728 r  camera_pixel_receiver/cnt[4]_i_33/O
                         net (fo=3, unplaced)         0.683   840.411    camera_pixel_receiver/cnt[4]_i_33_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124   840.535 r  camera_pixel_receiver/cnt[4]_i_16/O
                         net (fo=16, unplaced)        0.956   841.491    camera_pixel_receiver/mask_out_reg
                         LUT6 (Prop_lut6_I1_O)        0.124   841.615 f  camera_pixel_receiver/cnt[4]_i_38/O
                         net (fo=2, unplaced)         0.913   842.529    camera_pixel_receiver/cnt[4]_i_38_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   842.653 r  camera_pixel_receiver/cnt[4]_i_21/O
                         net (fo=1, unplaced)         0.902   843.555    camera_pixel_receiver/cnt[4]_i_21_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   843.679 f  camera_pixel_receiver/cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.449   844.128    camera_pixel_receiver/cnt[4]_i_6_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124   844.252 r  camera_pixel_receiver/cnt[4]_i_2/O
                         net (fo=1, unplaced)         0.000   844.252    tmds_red/D[3]
                         FDRE                                         r  tmds_red/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                    835.017   835.017 r  
    N15                                               0.000   835.017 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.017    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   836.387 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   836.826    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893   830.933 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   831.693    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091   831.784 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.439   832.223    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290   830.933 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760   831.693    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091   831.784 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.655   832.439    tmds_red/clk_pixel
                         FDRE                                         r  tmds_red/cnt_reg[4]/C
                         clock pessimism             -0.504   831.935    
                         clock uncertainty           -0.518   831.417    
                         FDRE (Setup_fdre_C_D)        0.029   831.446    tmds_red/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        831.446    
                         arrival time                        -844.251    
  -------------------------------------------------------------------
                         slack                                -12.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.453ns  (arrival time - required time)
  Source:                 addrb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.541%)  route 0.169ns (54.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.114    -0.919    clk_camera
                         FDRE                                         r  addrb_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.778 r  addrb_reg[15]/Q
                         net (fo=26, unplaced)        0.169    -0.610    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[4]
                         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -0.587    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643    -1.230 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.355    -0.491    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
                         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism             -0.167    -0.658    
                         clock uncertainty            0.518    -0.140    
                         FDRE (Hold_fdre_C_D)        -0.017    -0.157    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                 -0.453    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_camera_cw_fast

Setup :           16  Failing Endpoints,  Worst Slack       -6.939ns,  Total Violation      -79.253ns
Hold  :           14  Failing Endpoints,  Worst Slack       -0.167ns,  Total Violation       -1.778ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.939ns  (required time - arrival time)
  Source:                 vsg/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            addrb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_camera_cw_fast rise@3165.000ns - clk_pixel_cw_hdmi rise@3164.983ns)
  Data Path Delay:        6.106ns  (logic 3.647ns (59.728%)  route 2.459ns (40.272%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 3162.206 - 3165.000 ) 
    Source Clock Delay      (SCD):    -2.892ns = ( 3162.091 - 3164.983 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                   3164.983  3164.983 r  
    N15                                               0.000  3164.983 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3164.983    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  3166.424 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584  3167.008    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612  3160.396 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800  3161.196    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096  3161.292 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.584  3161.875    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480  3160.396 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800  3161.196    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096  3161.292 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.800  3162.091    vsg/clk_pixel
                         FDRE                                         r  vsg/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456  3162.547 r  vsg/vcount_reg[3]/Q
                         net (fo=11, unplaced)        1.029  3163.576    vsg/vcount_reg_n_2_[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697  3164.273 r  vsg/addrb_reg[7]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000  3164.273    vsg/addrb_reg[7]_i_7_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348  3164.621 r  vsg/addrb_reg[11]_i_4/O[1]
                         net (fo=1, unplaced)         0.715  3165.336    vsg/addrb_reg[11]_i_4_n_8
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.854  3166.190 r  vsg/addrb_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000  3166.190    vsg/addrb_reg[11]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348  3166.538 r  vsg/addrb_reg[15]_i_2/O[1]
                         net (fo=1, unplaced)         0.715  3167.253    vsg/addrb_reg[15]_i_2_n_8
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.944  3168.198 r  vsg/addrb_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000  3168.198    addrb0[15]
                         FDRE                                         r  addrb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                   3165.000  3165.000 r  
    N15                                               0.000  3165.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3165.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  3166.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439  3166.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -5.893  3160.916 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760  3161.676    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091  3161.767 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.439  3162.206    clk_camera
                         FDRE                                         r  addrb_reg[15]/C
                         clock pessimism             -0.504  3161.702    
                         clock uncertainty           -0.506  3161.196    
                         FDRE (Setup_fdre_C_D)        0.062  3161.258    addrb_reg[15]
  -------------------------------------------------------------------
                         required time                       3161.258    
                         arrival time                       -3168.197    
  -------------------------------------------------------------------
                         slack                                 -6.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.167ns  (arrival time - required time)
  Source:                 vsg/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            addrb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_camera_cw_fast rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.302ns (58.800%)  route 0.212ns (41.200%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.919    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477    -1.397 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_hdmi/clkout1_buf/O
                         net (fo=113, unplaced)       0.210    -0.824    vsg/clk_pixel
                         FDRE                                         r  vsg/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  vsg/hcount_reg[9]/Q
                         net (fo=6, unplaced)         0.212    -0.471    vsg/hcount_reg_n_2_[9]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.373 r  vsg/addrb[7]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.373    vsg/addrb[7]_i_3_n_2
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.310 r  vsg/addrb_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.310    addrb0[7]
                         FDRE                                         r  addrb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout3_buf/O
                         net (fo=732, unplaced)       0.259    -0.587    clk_camera
                         FDRE                                         r  addrb_reg[7]/C
                         clock pessimism             -0.167    -0.754    
                         clock uncertainty            0.506    -0.248    
                         FDRE (Hold_fdre_C_D)         0.105    -0.143    addrb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                 -0.167    





