module wideexpr_00060(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (4'b1100)+(((ctrl[5]?(s3)<<({2{6'sb010010}}):{(ctrl[1]?u1:u2),s3}))<<((((s7)>>(s1))+(+(u3)))!=($signed($signed(s0)))));
  assign y1 = 4'sb0001;
  assign y2 = $signed(3'b110);
  assign y3 = (($signed(2'b11))>>(($signed(4'sb0110))^((s4)^~($signed(3'sb011)))))>(((2'sb11)|(s6))>>>((2'b10)^({2{3'sb001}})));
  assign y4 = ((ctrl[6]?$unsigned(-(+(~&(s6)))):{3{(s2)-($signed(s6))}}))<<(s5);
  assign y5 = (((ctrl[2]?s2:(ctrl[0]?s5:(1'sb0)-(3'sb010))))>>>((ctrl[4]?{2{-(3'sb011)}}:{$signed(+(~(5'b00111))),2'sb11,(u0)&({(s5)<(s0),{s4,s3,s6},(2'sb00)<<(4'sb0001)}),((ctrl[5]?4'sb1110:+(s0)))-((ctrl[1]?(ctrl[3]?s7:s3):s0))})))>>(+(4'sb1011));
  assign y6 = ({3{-((ctrl[2]?(2'b11)^~((({6'sb011100,s5})&(2'b00))&(((ctrl[5]?5'sb00111:u0))-((6'sb110110)==(s3)))):6'sb111101))}})<<<(((s5)&((+(2'sb11))^(+((ctrl[2]?({6'b111111,6'sb001010})&((ctrl[6]?6'sb000011:u2)):((3'sb101)!=(s0))>>>((ctrl[1]?s3:s7)))))))-((ctrl[6]?s3:((ctrl[4]?5'sb10111:s7))>>>((ctrl[1]?({4'b1011})|({(s2)|(6'sb010110),4'b1010,(5'sb00100)<<(1'b0)}):((ctrl[2]?(2'b00)<<(1'sb1):{3{2'sb00}}))<((ctrl[5]?{3{1'sb0}}:$unsigned(5'sb10101))))))));
  assign y7 = $unsigned($signed(s2));
endmodule
