/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module alu (
        input wire [7:0] x,
        input wire [7:0] y,
        input wire [1:0] address,
        output reg [15:0] result
    );
    always @* begin
        
        case (address)
            1'h0: begin
                result = x + y;
            end
            1'h1: begin
                result = x - y;
            end
            2'h2: begin
                result = x & y;
            end
            2'h3: begin
                result = x | y;
            end
            default: begin
                result = 1'h0;
            end
        endcase
    end
    
    
endmodule