// Seed: 3262374639
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5 = id_2;
  wire id_6;
  supply1 id_7;
  wire id_8;
  assign id_7 = 1;
  parameter id_9 = 1;
endmodule
module module_1 ();
  logic id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri id_4,
    output wand id_5,
    input tri1 id_6,
    output logic id_7
);
  always
    while (-1) begin : LABEL_0
      id_7 = id_1;
      $unsigned(16);
      ;
    end
  wire [-1 : 1] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
