<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="iiccomm" language="c" vlnv="UCSD:hlsip:iiccomm:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_IIC" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="stat_reg_outValue1" addressQualifier="0" id="0" port="S_AXI_AXILITES" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stat_reg_outValue1" addressQualifier="0" id="1" port="S_AXI_AXILITES" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="empty_pirq_outValue" addressQualifier="0" id="2" port="S_AXI_AXILITES" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="empty_pirq_outValue" addressQualifier="0" id="3" port="S_AXI_AXILITES" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="full_pirq_outValue" addressQualifier="0" id="4" port="S_AXI_AXILITES" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="full_pirq_outValue" addressQualifier="0" id="5" port="S_AXI_AXILITES" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stat_reg_outValue2" addressQualifier="0" id="6" port="S_AXI_AXILITES" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stat_reg_outValue3" addressQualifier="0" id="7" port="S_AXI_AXILITES" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="stat_reg_outValue4" addressQualifier="0" id="8" port="S_AXI_AXILITES" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="tx_fifo_outValue" addressQualifier="0" id="9" port="S_AXI_AXILITES" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="rx_fifo_outValue" addressQualifier="0" id="10" port="S_AXI_AXILITES" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="rx_fifo_outValue" addressQualifier="0" id="11" port="S_AXI_AXILITES" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="ctrl_reg_outValue" addressQualifier="0" id="12" port="S_AXI_AXILITES" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="ctrl_reg_outValue" addressQualifier="0" id="13" port="S_AXI_AXILITES" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
