INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/centroid/centroid.srcs/sources_1/new/agg_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agg_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/centroid/centroid.srcs/sim_1/new/agg_ctr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agg_ctr_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/compound-project/centroid/centroid.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
