# cpu_design
The signle cycle cpu is from Husixu, my work is based on his cpu.And the code of the verilog is also not mine.
note:the cpu_husixu.circ, cpu_husixu_redirect&pre.circ are final versions, and the others have some erros. More errors are expected to find even as for the final versions.