{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../io-loopback.gen/sources_1/bd/io_test_toplevel",
      "name": "io_test_toplevel",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "PmodDA1_0": "",
      "rs422_interface_0": "",
      "sys_clk_0": ""
    },
    "interface_ports": {
      "jd": {
        "mode": "Master",
        "vlnv_bus_definition": "digilentinc.com:interface:pmod:1.0",
        "vlnv": "digilentinc.com:interface:pmod_rtl:1.0",
        "port_maps": {
          "PIN1_O": {
            "physical_name": "jd_pin1_o",
            "direction": "O"
          },
          "PIN7_I": {
            "physical_name": "jd_pin7_i",
            "direction": "I"
          },
          "PIN2_O": {
            "physical_name": "jd_pin2_o",
            "direction": "O"
          },
          "PIN8_I": {
            "physical_name": "jd_pin8_i",
            "direction": "I"
          },
          "PIN3_O": {
            "physical_name": "jd_pin3_o",
            "direction": "O"
          },
          "PIN9_I": {
            "physical_name": "jd_pin9_i",
            "direction": "I"
          },
          "PIN10_O": {
            "physical_name": "jd_pin10_o",
            "direction": "O"
          },
          "PIN4_O": {
            "physical_name": "jd_pin4_o",
            "direction": "O"
          },
          "PIN3_I": {
            "physical_name": "jd_pin3_i",
            "direction": "I"
          },
          "PIN4_I": {
            "physical_name": "jd_pin4_i",
            "direction": "I"
          },
          "PIN1_I": {
            "physical_name": "jd_pin1_i",
            "direction": "I"
          },
          "PIN2_I": {
            "physical_name": "jd_pin2_i",
            "direction": "I"
          },
          "PIN10_T": {
            "physical_name": "jd_pin10_t",
            "direction": "O"
          },
          "PIN8_T": {
            "physical_name": "jd_pin8_t",
            "direction": "O"
          },
          "PIN9_T": {
            "physical_name": "jd_pin9_t",
            "direction": "O"
          },
          "PIN4_T": {
            "physical_name": "jd_pin4_t",
            "direction": "O"
          },
          "PIN9_O": {
            "physical_name": "jd_pin9_o",
            "direction": "O"
          },
          "PIN10_I": {
            "physical_name": "jd_pin10_i",
            "direction": "I"
          },
          "PIN7_T": {
            "physical_name": "jd_pin7_t",
            "direction": "O"
          },
          "PIN1_T": {
            "physical_name": "jd_pin1_t",
            "direction": "O"
          },
          "PIN2_T": {
            "physical_name": "jd_pin2_t",
            "direction": "O"
          },
          "PIN7_O": {
            "physical_name": "jd_pin7_o",
            "direction": "O"
          },
          "PIN3_T": {
            "physical_name": "jd_pin3_t",
            "direction": "O"
          },
          "PIN8_O": {
            "physical_name": "jd_pin8_o",
            "direction": "O"
          }
        }
      },
      "ja": {
        "mode": "Master",
        "vlnv_bus_definition": "digilentinc.com:interface:pmod:1.0",
        "vlnv": "digilentinc.com:interface:pmod_rtl:1.0",
        "port_maps": {
          "PIN1_O": {
            "physical_name": "ja_pin1_o",
            "direction": "O"
          },
          "PIN7_I": {
            "physical_name": "ja_pin7_i",
            "direction": "I"
          },
          "PIN2_O": {
            "physical_name": "ja_pin2_o",
            "direction": "O"
          },
          "PIN8_I": {
            "physical_name": "ja_pin8_i",
            "direction": "I"
          },
          "PIN3_O": {
            "physical_name": "ja_pin3_o",
            "direction": "O"
          },
          "PIN9_I": {
            "physical_name": "ja_pin9_i",
            "direction": "I"
          },
          "PIN10_O": {
            "physical_name": "ja_pin10_o",
            "direction": "O"
          },
          "PIN4_O": {
            "physical_name": "ja_pin4_o",
            "direction": "O"
          },
          "PIN3_I": {
            "physical_name": "ja_pin3_i",
            "direction": "I"
          },
          "PIN4_I": {
            "physical_name": "ja_pin4_i",
            "direction": "I"
          },
          "PIN1_I": {
            "physical_name": "ja_pin1_i",
            "direction": "I"
          },
          "PIN2_I": {
            "physical_name": "ja_pin2_i",
            "direction": "I"
          },
          "PIN10_T": {
            "physical_name": "ja_pin10_t",
            "direction": "O"
          },
          "PIN8_T": {
            "physical_name": "ja_pin8_t",
            "direction": "O"
          },
          "PIN9_T": {
            "physical_name": "ja_pin9_t",
            "direction": "O"
          },
          "PIN4_T": {
            "physical_name": "ja_pin4_t",
            "direction": "O"
          },
          "PIN9_O": {
            "physical_name": "ja_pin9_o",
            "direction": "O"
          },
          "PIN10_I": {
            "physical_name": "ja_pin10_i",
            "direction": "I"
          },
          "PIN7_T": {
            "physical_name": "ja_pin7_t",
            "direction": "O"
          },
          "PIN1_T": {
            "physical_name": "ja_pin1_t",
            "direction": "O"
          },
          "PIN2_T": {
            "physical_name": "ja_pin2_t",
            "direction": "O"
          },
          "PIN7_O": {
            "physical_name": "ja_pin7_o",
            "direction": "O"
          },
          "PIN3_T": {
            "physical_name": "ja_pin3_t",
            "direction": "O"
          },
          "PIN8_O": {
            "physical_name": "ja_pin8_o",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      }
    },
    "components": {
      "PmodDA1_0": {
        "vlnv": "digilentinc.com:IP:PmodDA1:1.0",
        "xci_name": "io_test_toplevel_PmodDA1_0_0",
        "xci_path": "ip\\io_test_toplevel_PmodDA1_0_0\\io_test_toplevel_PmodDA1_0_0.xci",
        "inst_hier_path": "PmodDA1_0",
        "parameters": {
          "PMOD": {
            "value": "jd"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        },
        "interface_ports": {
          "AXI_LITE_SPI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "AXI_LITE_SPI"
          }
        }
      },
      "rs422_interface_0": {
        "vlnv": "xilinx.com:module_ref:rs422_interface:1.0",
        "xci_name": "io_test_toplevel_rs422_interface_0_0",
        "xci_path": "ip\\io_test_toplevel_rs422_interface_0_0\\io_test_toplevel_rs422_interface_0_0.xci",
        "inst_hier_path": "rs422_interface_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rs422_interface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk": {
            "type": "clk",
            "direction": "I"
          },
          "fast_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "rxd": {
            "direction": "I"
          },
          "x_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "y_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "sys_clk_0": {
        "vlnv": "xilinx.com:module_ref:sys_clk:1.0",
        "xci_name": "io_test_toplevel_sys_clk_0_0",
        "xci_path": "ip\\io_test_toplevel_sys_clk_0_0\\io_test_toplevel_sys_clk_0_0.xci",
        "inst_hier_path": "sys_clk_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sys_clk",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk_100": {
            "direction": "O"
          },
          "clk_timer": {
            "direction": "O"
          },
          "clk_RS422": {
            "direction": "O"
          },
          "clk_DAC": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "PmodDA1_0_Pmod_out": {
        "interface_ports": [
          "jd",
          "PmodDA1_0/Pmod_out"
        ]
      }
    },
    "nets": {
      "sys_clk_0_clk_RS422": {
        "ports": [
          "sys_clk_0/clk_RS422",
          "rs422_interface_0/fast_clk"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "sys_clk_0/clk_in",
          "rs422_interface_0/sys_clk"
        ]
      }
    }
  }
}