-- Felix Dube (260533620), Auguste Lalande (260577748)
-- CREATED		"Sep 29, 2015"

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                
use IEEE.NUMERIC_STD.all;  

ENTITY g05_lab1_vhd_tst IS
END g05_lab1_vhd_tst;
ARCHITECTURE g05_lab1_arch OF g05_lab1_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL A : STD_LOGIC_VECTOR(5 DOWNTO 0);
SIGNAL AeqB : STD_LOGIC;
SIGNAL B : STD_LOGIC_VECTOR(5 DOWNTO 0);
COMPONENT g05_lab1
	PORT (
	A : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
	AeqB : OUT STD_LOGIC;
	B : IN STD_LOGIC_VECTOR(5 DOWNTO 0)
	);
END COMPONENT;
BEGIN
	i1 : g05_lab1
	PORT MAP (
-- list connections between master ports and signals
	A => A,
	AeqB => AeqB,
	B => B
	);
                                     
always : PROCESS                                                                                   
BEGIN                                                         
			FOR i IN 0 to 63 LOOP
				A <= std_LOGIC_VECTOR(to_unsigned(i,6));
			FOR j IN 0 to 63 LOOP
				B <= std_LOGIC_VECTOR(to_unsigned(i,6));
				
				WAIT FOR 10 ns;
			
			END LOOP;
			END LOOP;
WAIT;                                                        
END PROCESS always;                                          
END g05_lab1_arch;
