do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:55 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:27:56 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:56 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:27:57 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:57 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:27:57 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:57 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:27:57 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:57 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:27:58 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:58 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:27:58 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:58 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:27:58 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:58 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:27:59 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:59 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:27:59 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:59 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:27:59 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:27:59 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:28:00 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:00 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:28:00 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:00 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:28:00 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:00 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:28:01 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:01 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:28:01 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:01 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:28:02 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:02 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:28:03 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:03 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:28:03 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:03 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:28:03 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:03 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:28:04 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:04 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:28:04 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:04 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:28:04 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:04 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:28:05 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:05 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:28:05 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:05 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:28:05 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:05 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:28:06 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:28:06 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(185): near "'3": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(185): near "'3": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(185): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(186): near "'7": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(186): near "'7": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(186): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(187): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(193): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(194): near "'5": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(194): near "'5": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(194): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(195): near "'9": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(195): near "'9": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(195): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(203): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(204): near "'4": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(204): near "'4": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(204): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(205): near "'8": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(205): near "'8": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(205): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(340): near "=": syntax error, unexpected '='.
# ** Error: ../../src/cpu_src/mode_irq.sv(340): (vlog-13205) Syntax error found in the scope following 'trap_pc'. Is there a missing '::'?
# End time: 11:28:06 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 23, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 70
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG  +cover                                                 ../../src/cpu_src/mode_irq...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:31:58 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:31:58 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:31:58 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:31:58 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:31:58 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:31:59 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:31:59 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:31:59 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:31:59 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:31:59 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:31:59 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:32:00 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:00 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:32:00 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:00 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:32:00 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:00 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:32:01 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:01 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:32:01 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:01 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:32:01 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:01 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:32:02 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:02 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:32:02 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:02 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:32:02 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:02 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:32:03 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:03 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:32:03 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:03 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:32:03 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:03 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:32:04 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:04 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:32:04 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:04 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:32:05 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:05 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:32:05 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:05 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:32:05 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:05 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:32:06 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:06 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:32:06 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:06 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:32:06 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:06 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:32:07 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:32:07 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(179): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(185): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(186): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(187): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(193): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(194): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(195): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(203): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(204): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(205): near "'d": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(340): near "=": syntax error, unexpected '='.
# ** Error: ../../src/cpu_src/mode_irq.sv(340): (vlog-13205) Syntax error found in the scope following 'trap_pc'. Is there a missing '::'?
# End time: 11:32:07 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 12, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 70
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG  +cover                                                 ../../src/cpu_src/mode_irq...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:22 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:38:22 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:22 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:38:23 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:23 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:38:23 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:23 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:38:23 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:23 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:38:24 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:24 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:38:24 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:24 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:38:24 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:24 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:38:25 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:25 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:38:25 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:25 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:38:25 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:25 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:38:26 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:38:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:38:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:38:27 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:38:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:38:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:38:28 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:38:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:38:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:38:29 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:38:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:38:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:38:30 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:38:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:38:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:38:31 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:38:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(179): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(185): near "'3": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(185): near "'3": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(185): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(186): near "'7": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(186): near "'7": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(186): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(187): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(193): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(194): near "'5": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(194): near "'5": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(194): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(195): near "'9": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(195): near "'9": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(195): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(203): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(204): near "'4": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(204): near "'4": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(204): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(205): near "'8": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(205): near "'8": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(205): near "[end of file]": Expecting numeric digits.
# End time: 11:38:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 22, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 70
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG  +cover                                                 ../../src/cpu_src/mode_irq...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:39:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:39:34 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:39:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:39:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:39:35 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:35 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:39:35 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:35 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:39:35 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:35 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:39:36 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:36 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:39:36 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:36 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:39:36 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:36 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:39:37 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:39:37 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:39:37 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:39:38 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:38 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:39:38 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:38 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:39:39 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:39 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:39:39 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:39 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:39:39 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:39 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:39:40 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:40 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:39:40 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:40 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:39:40 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:40 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:39:41 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:39:41 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:39:41 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:39:42 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:42 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:39:42 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:39:42 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(193): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(194): near "'5": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(194): near "'5": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(194): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(195): near "'9": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(195): near "'9": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(195): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(203): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(204): near "'4": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(204): near "'4": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(204): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(205): near "'8": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(205): near "'8": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(205): near "[end of file]": Expecting numeric digits.
# End time: 11:39:42 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 70
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG  +cover                                                 ../../src/cpu_src/mode_irq...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:40:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:40:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:40:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:40:27 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:40:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:27 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:40:28 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:40:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:40:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:40:29 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:40:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:40:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:40:30 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:40:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:40:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:40:31 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:40:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:40:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:40:32 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:40:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:40:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:40:33 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:40:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:40:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:40:34 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:40:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:40:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:40:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(179): near "'d": syntax error, unexpected BASE, expecting ';'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(185): near "'3": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(185): near "'3": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(185): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(186): near "'7": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(186): near "'7": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(186): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(187): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(193): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(194): near "'5": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(194): near "'5": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(194): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(195): near "'9": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(195): near "'9": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(195): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(203): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(204): near "'4": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(204): near "'4": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(204): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(205): near "'8": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(205): near "'8": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(205): near "[end of file]": Expecting numeric digits.
# End time: 11:40:35 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 22, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 70
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG  +cover                                                 ../../src/cpu_src/mode_irq...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:25 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:41:26 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:41:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:41:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:41:27 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:41:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:27 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:41:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:41:28 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:41:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:41:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:41:29 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:41:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:41:30 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:41:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:41:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:41:31 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:41:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:41:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:41:32 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:41:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:41:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:41:33 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:41:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:41:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:41:34 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:41:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:41:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:41:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(179): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(185): near "'3": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(185): near "'3": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(185): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(186): near "'7": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(186): near "'7": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(186): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(187): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(193): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(194): near "'5": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(194): near "'5": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(194): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(195): near "'9": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(195): near "'9": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(195): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(203): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ',' or '}'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(204): near "'4": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(204): near "'4": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(204): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(205): near "'8": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(205): near "'8": syntax error, unexpected BASE, expecting ',' or '}'.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(205): near "[end of file]": Expecting numeric digits.
# End time: 11:41:35 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 22, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 70
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG  +cover                                                 ../../src/cpu_src/mode_irq...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:08 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:48:08 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:08 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:48:09 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:09 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:48:09 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:09 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:48:09 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:09 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:48:10 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:10 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:48:10 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:10 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:48:10 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:10 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:48:11 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:11 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:48:11 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:11 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:48:11 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:11 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:48:12 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:12 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:48:12 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:12 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:48:12 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:12 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:48:13 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:13 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:48:13 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:13 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:48:13 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:14 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:48:14 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:14 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:48:14 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:14 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:48:15 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:15 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:48:15 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:15 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:48:15 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:15 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:48:16 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:48:16 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:48:16 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:48:17 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:17 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:48:17 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:17 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(179): near "'0": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(185): near "'3": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(185): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(186): near "'7": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(186): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(187): near "1": syntax error, unexpected INTEGER NUMBER, expecting ';'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(194): near "'5": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(194): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(195): near "'9": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(195): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(204): near "'4": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(204): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(205): near "'8": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(205): near "[end of file]": Expecting numeric digits.
# End time: 11:48:17 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 70
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG  +cover                                                 ../../src/cpu_src/mode_irq...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:48:41 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:48:41 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:48:42 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:42 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:48:42 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:42 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:48:42 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:42 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:48:43 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:43 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:48:43 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:43 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:48:44 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:44 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:48:44 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:44 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:48:44 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:44 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:48:45 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:45 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:48:45 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:45 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:48:45 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:45 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:48:46 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:46 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:48:46 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:46 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:48:46 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:46 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:48:47 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:47 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:48:47 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:47 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:48:47 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:47 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:48:48 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:48 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:48:48 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:48 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:48:48 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:48 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:48:49 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:49 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:48:49 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:49 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:48:49 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:49 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:48:50 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:48:50 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(185): near "'3": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(185): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(186): near "'7": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(186): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13069) ../../src/cpu_src/mode_irq.sv(187): near "1": syntax error, unexpected INTEGER NUMBER, expecting ';'.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(194): near "'5": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(194): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(195): near "'9": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(195): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(204): near "'4": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(204): near "[end of file]": Expecting numeric digits.
# ** Error: (vlog-13053) ../../src/cpu_src/mode_irq.sv(205): near "'8": Illegal base specifier in numeric constant.
# ** Error: (vlog-13057) ../../src/cpu_src/mode_irq.sv(205): near "[end of file]": Expecting numeric digits.
# End time: 11:48:50 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 13, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 70
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG  +cover                                                 ../../src/cpu_src/mode_irq...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:49:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:49:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:49:27 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:49:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:49:28 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:28 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:49:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:49:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:49:29 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:49:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:49:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:49:30 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:49:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:49:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:49:31 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:49:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:49:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:49:32 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:49:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:49:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:49:33 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:49:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:49:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:49:34 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:49:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:49:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:49:35 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:35 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# -- Compiling package mode_irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mode_irq
# 
# Top level modules:
# 	mode_irq
# End time: 11:49:35 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:35 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/pipe.sv 
# -- Compiling package pipe_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module pipe
# 
# Top level modules:
# 	pipe
# End time: 11:49:35 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:35 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/RisKy1_core.sv 
# -- Compiling package RisKy1_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module RisKy1_core
# 
# Top level modules:
# 	RisKy1_core
# End time: 11:49:36 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:36 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/sdiv_N_by_N.sv 
# -- Compiling package sdiv_N_by_N_sv_unit
# -- Importing package functions_pkg
# -- Compiling module sdiv_N_by_N
# -- Compiling module priority_encoder
# -- Compiling module onehot
# 
# Top level modules:
# 	sdiv_N_by_N
# End time: 11:49:36 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:36 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/spfp_fu.sv 
# End time: 11:49:36 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/vedic_mult16x16.v 
# -- Compiling module vedic_mult16x16
# -- Compiling module vedic_mult8
# -- Compiling module vedic_mult4
# -- Compiling module vedic_mult2
# -- Compiling module ha
# 
# Top level modules:
# 	vedic_mult16x16
# End time: 11:49:37 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/vedic_mult32x32.v 
# -- Compiling module vedic_mult32x32
# 
# Top level modules:
# 	vedic_mult32x32
# End time: 11:49:37 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/wb.sv 
# -- Compiling package wb_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module wb
# 
# Top level modules:
# 	wb
# End time: 11:49:38 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:38 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/peripherals/peripheral_intf.sv 
# -- Compiling package peripheral_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface L1IC_ARB
# -- Compiling interface L1DC_ARB
# -- Compiling interface SysMem
# 
# Top level modules:
# 	--none--
# End time: 11:49:38 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:38 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/L1_dcache.sv 
# -- Compiling package L1_dcache_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module L1_dcache
# 
# Top level modules:
# 	L1_dcache
# End time: 11:49:38 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:38 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/L1_icache.sv 
# -- Compiling package L1_icache_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module L1_icache
# 
# Top level modules:
# 	L1_icache
# End time: 11:49:39 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:39 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/cache_arbiter.sv 
# -- Compiling package cache_arbiter_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module cache_arbiter
# 
# Top level modules:
# 	cache_arbiter
# End time: 11:49:39 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:39 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+TEST_FILE="instr_tests/factorial.rom"" ../../src/models/sys_mem_model.sv 
# -- Compiling package sys_mem_model_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module sys_mem_model
# 
# Top level modules:
# 	sys_mem_model
# End time: 11:49:40 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:40 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" top_tb1.sv 
# -- Compiling package top_tb1_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module top_tb1
# 
# Top level modules:
# 	top_tb1
# End time: 11:49:40 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:40 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/questa_formal/property_checks/RV_EMU_params_pkg.sv 
# -- Compiling package RV_EMU_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:49:40 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:40 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/questa_formal/property_checks/RV_EMU_core.svp 
# -- Compiling package RV_EMU_core_svp_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Importing package RV_EMU_params_pkg
# -- Compiling module RV_EMU_core
# 
# Top level modules:
# 	RV_EMU_core
# End time: 11:49:41 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+incdir+../../src/questa_formal/property_checks" ../../src/questa_formal/property_checks/RV_EMU_asserts.svp 
# -- Compiling package RV_EMU_asserts_svp_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Importing package RV_EMU_params_pkg
# -- Compiling module RV_EMU_asserts
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_asserts.svp(52): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_properties.svhp(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_properties.svhp(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	RV_EMU_asserts
# End time: 11:49:43 on Dec 30,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:43 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/csr_asserts.sv 
# -- Compiling package csr_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_asserts
# ** Warning: ../../src/sva/csr_asserts.sv(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/csr_asserts.sv(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/csr_asserts.sv(44): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	csr_asserts
# End time: 11:49:44 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:44 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/gpr_asserts.sv 
# -- Compiling package gpr_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr_asserts
# ** Warning: ../../src/sva/gpr_asserts.sv(39): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/gpr_asserts.sv(39): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/gpr_asserts.sv(46): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	gpr_asserts
# End time: 11:49:44 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:44 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/mem_asserts.sv 
# -- Compiling package mem_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem_asserts
# 
# Top level modules:
# 	mem_asserts
# End time: 11:49:44 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:49:44 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/wb_asserts.sv 
# -- Compiling package wb_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module wb_asserts
# 
# Top level modules:
# 	wb_asserts
# End time: 11:49:45 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:49:45 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+SIM_DEBUG" ../../src/sva/pipe_asserts.sv 
# -- Compiling package pipe_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module pipe_asserts
# 
# Top level modules:
# 	pipe_asserts
# End time: 11:49:45 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# .main_pane.assertions.interior.cs.body
# vsim -assertdebug -voptargs="+acc" -t 1ps top_tb1 
# Start time: 11:49:45 on Dec 30,2020
# Loading sv_std.std
# Loading work.functions_pkg
# Loading work.cpu_params_pkg
# Loading work.cpu_structs_pkg
# Loading work.logic_params_pkg
# Loading work.top_tb1_sv_unit
# Loading work.top_tb1
# Loading work.cpu_intf_sv_unit
# Loading work.L1IC_intf
# Loading work.peripheral_intf_sv_unit
# Loading work.L1IC_ARB
# Loading work.L1_icache_sv_unit
# Loading work.L1_icache
# Loading work.L1DC_intf
# Loading work.L1DC_ARB
# Loading work.L1_dcache_sv_unit
# Loading work.L1_dcache
# Loading work.SysMem
# Loading work.cache_arbiter_sv_unit
# Loading work.cache_arbiter
# Loading work.sys_mem_model_sv_unit
# Loading work.sys_mem_model
# Loading work.EIO_intf
# Loading work.RisKy1_core_sv_unit
# Loading work.RisKy1_core
# Loading work.F2D_intf
# Loading work.D2E_intf
# Loading work.E2M_intf
# Loading work.M2W_intf
# Loading work.WB_CSR_intf
# Loading work.CSR_EXE_intf
# Loading work.CSR_NXT_intf
# Loading work.RBUS_intf
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.decode_sv_unit
# Loading work.decode
# Loading work.DCORE_intf
# Loading work.disasm_RV_sv_unit
# Loading work.disasm
# Loading work.decode_core_sv_unit
# Loading work.decode_core
# Loading work.pipe_sv_unit
# Loading work.pipe
# Loading work.RCSR_intf
# Loading work.execute_sv_unit
# Loading work.execute
# Loading work.AFU_intf
# Loading work.alu_fu_sv_unit
# Loading work.alu_fu
# Loading work.BFU_intf
# Loading work.br_fu_sv_unit
# Loading work.br_fu
# Loading work.IMFU_intf
# Loading work.im_fu_sv_unit
# Loading work.im_fu
# Loading work.vedic_mult32x32
# Loading work.vedic_mult16x16
# Loading work.vedic_mult8
# Loading work.vedic_mult4
# Loading work.vedic_mult2
# Loading work.ha
# Loading work.IDRFU_intf
# Loading work.idr_fu_sv_unit
# Loading work.idr_fu
# Loading work.sdiv_N_by_N_sv_unit
# Loading work.sdiv_N_by_N
# Loading work.priority_encoder
# Loading work.onehot
# Loading work.CSRFU_intf
# Loading work.csr_fu_sv_unit
# Loading work.csr_fu
# Loading work.LSFU_intf
# Loading work.ls_fu_sv_unit
# Loading work.ls_fu
# Loading work.mem_sv_unit
# Loading work.mem
# Loading work.WB_2_CSR_wr_intf
# Loading work.wb_sv_unit
# Loading work.wb
# Loading work.csr_sv_unit
# Loading work.csr
# Loading work.csr_nxt_reg_sv_unit
# Loading work.csr_nxt_reg
# Loading work.csr_regs_sv_unit
# Loading work.csr_regs
# Loading work.csr_ff_sv_unit
# Loading work.csr_ff
# Loading work.csr_av_rdata_sv_unit
# Loading work.csr_av_rdata
# Loading work.mode_irq_sv_unit
# Loading work.mode_irq
# Loading work.gpr_sv_unit
# Loading work.gpr
# Loading work.irq_sv_unit
# Loading work.irq
# ** Warning: (vsim-3008) [CNNODP] - Component name (mret) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/WB File: ../../src/cpu_src/wb.sv Line: 167
# ** Error: (vsim-3043) Unresolved reference to 'mret' in WB_CSR_bus.mret.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/WB File: ../../src/cpu_src/wb.sv Line: 167
# ** Warning: (vsim-3008) [CNNODP] - Component name (sret) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/WB File: ../../src/cpu_src/wb.sv Line: 171
# ** Error: (vsim-3043) Unresolved reference to 'sret' in WB_CSR_bus.sret.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/WB File: ../../src/cpu_src/wb.sv Line: 171
# ** Warning: (vsim-3008) [CNNODP] - Component name (uret) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/WB File: ../../src/cpu_src/wb.sv Line: 177
# ** Error: (vsim-3043) Unresolved reference to 'uret' in WB_CSR_bus.uret.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/WB File: ../../src/cpu_src/wb.sv Line: 177
# ** Warning: (vsim-3008) [CNNODP] - Component name (mret) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/CSREGS File: ../../src/cpu_src/csr.sv Line: 82
# ** Error: (vsim-3043) Unresolved reference to 'mret' in WB_CSR_bus.mret.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/CSREGS File: ../../src/cpu_src/csr.sv Line: 82
# ** Warning: (vsim-3008) [CNNODP] - Component name (sret) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/CSREGS File: ../../src/cpu_src/csr.sv Line: 85
# ** Error: (vsim-3043) Unresolved reference to 'sret' in WB_CSR_bus.sret.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/CSREGS File: ../../src/cpu_src/csr.sv Line: 85
# ** Warning: (vsim-3008) [CNNODP] - Component name (uret) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/CSREGS File: ../../src/cpu_src/csr.sv Line: 90
# ** Error: (vsim-3043) Unresolved reference to 'uret' in WB_CSR_bus.uret.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/CSREGS File: ../../src/cpu_src/csr.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'irq_cause'. The port definition is at: ../../src/cpu_src/mode_irq.sv(54).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/CSREGS/mi File: ../../src/cpu_src/csr.sv Line: 240
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./top_tb1.do PAUSED at line 117
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:55:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:55:16 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:55:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:55:16 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:55:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:55:17 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:55:17 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:55:17 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:55:17 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/cpu_intf.sv(314): near ",": syntax error, unexpected ','.
# ** Error: (vlog-13069) ../../src/cpu_src/cpu_intf.sv(315): near ",": syntax error, unexpected ','.
# End time: 11:55:17 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 43
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG                                                         ../../src/cpu_src/cpu_intf...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:56:47 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:56:47 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:56:47 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:56:47 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:56:48 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:56:48 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:56:48 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:56:48 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:56:48 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/cpu_intf.sv(314): near ",": syntax error, unexpected ','.
# ** Error: (vlog-13069) ../../src/cpu_src/cpu_intf.sv(315): near ",": syntax error, unexpected ','.
# End time: 11:56:49 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 43
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG                                                         ../../src/cpu_src/cpu_intf...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:57:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:57:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:57:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:57:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:57:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:57:28 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:57:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:57:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:57:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# ** Error: (vlog-13069) ../../src/cpu_src/cpu_intf.sv(314): near ",": syntax error, unexpected ','.
# ** Error: (vlog-13069) ../../src/cpu_src/cpu_intf.sv(315): near ",": syntax error, unexpected ','.
# End time: 11:57:29 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_tb1.do line 43
# C:/intelFPGA_pro/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  -sv -hazards +define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG                                                         ../../src/cpu_src/cpu_intf...."
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:58:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:58:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:58:28 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:58:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:28 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 11:58:28 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:28 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 11:58:29 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 11:58:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 11:58:29 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:29 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 11:58:30 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 11:58:30 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:30 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 11:58:31 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 11:58:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 11:58:31 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:31 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 11:58:32 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 11:58:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 11:58:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:32 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 11:58:33 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 11:58:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 11:58:33 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:33 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 11:58:34 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 11:58:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 11:58:34 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:34 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 11:58:35 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:35 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 11:58:35 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:35 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 11:58:36 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:36 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 11:58:36 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:36 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# -- Compiling package mode_irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mode_irq
# 
# Top level modules:
# 	mode_irq
# End time: 11:58:36 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:36 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/pipe.sv 
# -- Compiling package pipe_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module pipe
# 
# Top level modules:
# 	pipe
# End time: 11:58:37 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/RisKy1_core.sv 
# -- Compiling package RisKy1_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module RisKy1_core
# 
# Top level modules:
# 	RisKy1_core
# End time: 11:58:37 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/sdiv_N_by_N.sv 
# -- Compiling package sdiv_N_by_N_sv_unit
# -- Importing package functions_pkg
# -- Compiling module sdiv_N_by_N
# -- Compiling module priority_encoder
# -- Compiling module onehot
# 
# Top level modules:
# 	sdiv_N_by_N
# End time: 11:58:37 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:37 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/spfp_fu.sv 
# End time: 11:58:38 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:38 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/vedic_mult16x16.v 
# -- Compiling module vedic_mult16x16
# -- Compiling module vedic_mult8
# -- Compiling module vedic_mult4
# -- Compiling module vedic_mult2
# -- Compiling module ha
# 
# Top level modules:
# 	vedic_mult16x16
# End time: 11:58:38 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:38 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/vedic_mult32x32.v 
# -- Compiling module vedic_mult32x32
# 
# Top level modules:
# 	vedic_mult32x32
# End time: 11:58:38 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:38 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/wb.sv 
# -- Compiling package wb_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module wb
# 
# Top level modules:
# 	wb
# End time: 11:58:39 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:39 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/peripherals/peripheral_intf.sv 
# -- Compiling package peripheral_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface L1IC_ARB
# -- Compiling interface L1DC_ARB
# -- Compiling interface SysMem
# 
# Top level modules:
# 	--none--
# End time: 11:58:39 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:58:39 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/L1_dcache.sv 
# -- Compiling package L1_dcache_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module L1_dcache
# 
# Top level modules:
# 	L1_dcache
# End time: 11:58:39 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:58:39 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/L1_icache.sv 
# -- Compiling package L1_icache_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module L1_icache
# 
# Top level modules:
# 	L1_icache
# End time: 11:58:40 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:58:40 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/cache_arbiter.sv 
# -- Compiling package cache_arbiter_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module cache_arbiter
# 
# Top level modules:
# 	cache_arbiter
# End time: 11:58:40 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:40 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+TEST_FILE="instr_tests/factorial.rom"" ../../src/models/sys_mem_model.sv 
# -- Compiling package sys_mem_model_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module sys_mem_model
# 
# Top level modules:
# 	sys_mem_model
# End time: 11:58:41 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" top_tb1.sv 
# -- Compiling package top_tb1_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module top_tb1
# 
# Top level modules:
# 	top_tb1
# End time: 11:58:41 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/questa_formal/property_checks/RV_EMU_params_pkg.sv 
# -- Compiling package RV_EMU_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# 
# Top level modules:
# 	--none--
# End time: 11:58:41 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:41 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/questa_formal/property_checks/RV_EMU_core.svp 
# -- Compiling package RV_EMU_core_svp_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Importing package RV_EMU_params_pkg
# -- Compiling module RV_EMU_core
# 
# Top level modules:
# 	RV_EMU_core
# End time: 11:58:42 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:42 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+incdir+../../src/questa_formal/property_checks" ../../src/questa_formal/property_checks/RV_EMU_asserts.svp 
# -- Compiling package RV_EMU_asserts_svp_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Importing package RV_EMU_params_pkg
# -- Compiling module RV_EMU_asserts
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_asserts.svp(52): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_properties.svhp(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_properties.svhp(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	RV_EMU_asserts
# End time: 11:58:44 on Dec 30,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:44 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/csr_asserts.sv 
# -- Compiling package csr_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_asserts
# ** Warning: ../../src/sva/csr_asserts.sv(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/csr_asserts.sv(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/csr_asserts.sv(44): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	csr_asserts
# End time: 11:58:44 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:44 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/gpr_asserts.sv 
# -- Compiling package gpr_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr_asserts
# ** Warning: ../../src/sva/gpr_asserts.sv(39): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/gpr_asserts.sv(39): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/gpr_asserts.sv(46): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	gpr_asserts
# End time: 11:58:45 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:45 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/mem_asserts.sv 
# -- Compiling package mem_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem_asserts
# 
# Top level modules:
# 	mem_asserts
# End time: 11:58:45 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 11:58:45 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/wb_asserts.sv 
# -- Compiling package wb_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module wb_asserts
# 
# Top level modules:
# 	wb_asserts
# End time: 11:58:45 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:58:45 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+SIM_DEBUG" ../../src/sva/pipe_asserts.sv 
# -- Compiling package pipe_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module pipe_asserts
# 
# Top level modules:
# 	pipe_asserts
# End time: 11:58:46 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# .main_pane.assertions.interior.cs.body
# vsim -assertdebug -voptargs="+acc" -t 1ps top_tb1 
# Start time: 11:49:45 on Dec 30,2020
# Loading sv_std.std
# Loading work.functions_pkg
# Loading work.cpu_params_pkg
# Loading work.cpu_structs_pkg
# Loading work.logic_params_pkg
# Loading work.top_tb1_sv_unit
# Loading work.top_tb1
# Loading work.cpu_intf_sv_unit
# Loading work.L1IC_intf
# Loading work.peripheral_intf_sv_unit
# Loading work.L1IC_ARB
# Loading work.L1_icache_sv_unit
# Loading work.L1_icache
# Loading work.L1DC_intf
# Loading work.L1DC_ARB
# Loading work.L1_dcache_sv_unit
# Loading work.L1_dcache
# Loading work.SysMem
# Loading work.cache_arbiter_sv_unit
# Loading work.cache_arbiter
# Loading work.sys_mem_model_sv_unit
# Loading work.sys_mem_model
# Loading work.EIO_intf
# Loading work.RisKy1_core_sv_unit
# Loading work.RisKy1_core
# Loading work.F2D_intf
# Loading work.D2E_intf
# Loading work.E2M_intf
# Loading work.M2W_intf
# Loading work.WB_CSR_intf
# Loading work.CSR_EXE_intf
# Loading work.CSR_NXT_intf
# Loading work.RBUS_intf
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.decode_sv_unit
# Loading work.decode
# Loading work.DCORE_intf
# Loading work.disasm_RV_sv_unit
# Loading work.disasm
# Loading work.decode_core_sv_unit
# Loading work.decode_core
# Loading work.pipe_sv_unit
# Loading work.pipe
# Loading work.RCSR_intf
# Loading work.execute_sv_unit
# Loading work.execute
# Loading work.AFU_intf
# Loading work.alu_fu_sv_unit
# Loading work.alu_fu
# Loading work.BFU_intf
# Loading work.br_fu_sv_unit
# Loading work.br_fu
# Loading work.IMFU_intf
# Loading work.im_fu_sv_unit
# Loading work.im_fu
# Loading work.vedic_mult32x32
# Loading work.vedic_mult16x16
# Loading work.vedic_mult8
# Loading work.vedic_mult4
# Loading work.vedic_mult2
# Loading work.ha
# Loading work.IDRFU_intf
# Loading work.idr_fu_sv_unit
# Loading work.idr_fu
# Loading work.sdiv_N_by_N_sv_unit
# Loading work.sdiv_N_by_N
# Loading work.priority_encoder
# Loading work.onehot
# Loading work.CSRFU_intf
# Loading work.csr_fu_sv_unit
# Loading work.csr_fu
# Loading work.LSFU_intf
# Loading work.ls_fu_sv_unit
# Loading work.ls_fu
# Loading work.mem_sv_unit
# Loading work.mem
# Loading work.WB_2_CSR_wr_intf
# Loading work.wb_sv_unit
# Loading work.wb
# Loading work.csr_sv_unit
# Loading work.csr
# Loading work.csr_nxt_reg_sv_unit
# Loading work.csr_nxt_reg
# Loading work.csr_regs_sv_unit
# Loading work.csr_regs
# Loading work.csr_ff_sv_unit
# Loading work.csr_ff
# Loading work.csr_av_rdata_sv_unit
# Loading work.csr_av_rdata
# Loading work.mode_irq_sv_unit
# Loading work.mode_irq
# Loading work.gpr_sv_unit
# Loading work.gpr
# Loading work.irq_sv_unit
# Loading work.irq
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'irq_cause'. The port definition is at: ../../src/cpu_src/mode_irq.sv(54).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb1/RK1/CSREGS/mi File: ../../src/cpu_src/csr.sv Line: 240
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb1/RK1/EXE/mret'.
# Executing ONERROR command at macro ./wave_tb1.do line 119
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb1/RK1/EXE/sret'.
# Executing ONERROR command at macro ./wave_tb1.do line 120
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb1/RK1/EXE/uret'.
# Executing ONERROR command at macro ./wave_tb1.do line 121
# Reset completed, Simulation started.
# RisKy1 simulation is currently set to support the following:
#    Machine mode
#    Supervisor mode
#    User mode
#    Interrupts
#    Integer Mul/Div/Rem instructions
#    Compressed (16-bit) instructions
#    Simulation Debugging logic
# Simulation passed.
# ** Note: $stop    : top_tb1.sv(81)
#    Time: 1489 ns  Iteration: 1  Instance: /top_tb1
# Break in Module top_tb1 at top_tb1.sv line 81
do top_tb1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:08 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/logic_params_pkg.sv 
# -- Compiling package logic_params_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:00:08 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:08 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/functions_pkg.sv 
# -- Compiling package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:00:08 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:08 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/pkg/cpu_params_pkg.sv 
# -- Compiling package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:00:09 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:09 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+MODELSIM" ../../src/pkg/cpu_structs_pkg.sv 
# -- Compiling package cpu_structs_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:00:09 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:09 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/cpu_src/cpu_intf.sv 
# -- Compiling package cpu_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface F2D_intf
# -- Compiling interface D2E_intf
# -- Compiling interface E2M_intf
# -- Compiling interface M2W_intf
# -- Compiling interface AFU_intf
# -- Compiling interface BFU_intf
# -- Compiling interface IMFU_intf
# -- Compiling interface IDRFU_intf
# -- Compiling interface LSFU_intf
# -- Compiling interface CSRFU_intf
# -- Compiling interface WB_2_CSR_wr_intf
# -- Compiling interface RCSR_intf
# -- Compiling interface CSR_NXT_intf
# -- Compiling interface DCORE_intf
# -- Compiling interface RBUS_intf
# -- Compiling interface FBUS_intf
# -- Compiling interface L1IC_intf
# -- Compiling interface L1DC_intf
# -- Compiling interface WB_CSR_intf
# -- Compiling interface EIO_intf
# -- Compiling interface CSR_EXE_intf
# 
# Top level modules:
# 	--none--
# End time: 12:00:10 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:10 on Dec 30,2020
# vlog -reportprogress 300 -sv "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/debug/disasm_RV.sv 
# -- Compiling package disasm_RV_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module disasm
# 
# Top level modules:
# 	disasm
# End time: 12:00:10 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:10 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/alu_fu.sv 
# -- Compiling package alu_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module alu_fu
# 
# Top level modules:
# 	alu_fu
# End time: 12:00:10 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:10 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/br_fu.sv 
# -- Compiling package br_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module br_fu
# 
# Top level modules:
# 	br_fu
# End time: 12:00:11 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:11 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr.sv 
# -- Compiling package csr_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr
# 
# Top level modules:
# 	csr
# End time: 12:00:11 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:11 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_av_rdata.sv 
# -- Compiling package csr_av_rdata_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_av_rdata
# 
# Top level modules:
# 	csr_av_rdata
# End time: 12:00:11 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:11 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_ff.sv 
# -- Compiling package csr_ff_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_ff
# 
# Top level modules:
# 	csr_ff
# End time: 12:00:12 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:12 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_fu.sv 
# -- Compiling package csr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_fu
# 
# Top level modules:
# 	csr_fu
# End time: 12:00:12 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:12 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_lo_cnt.sv 
# -- Compiling package csr_lo_cnt_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module csr_lo_cnt
# 
# Top level modules:
# 	csr_lo_cnt
# End time: 12:00:12 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:12 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_nxt_reg.sv 
# -- Compiling package csr_nxt_reg_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_nxt_reg
# 
# Top level modules:
# 	csr_nxt_reg
# End time: 12:00:13 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:13 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/csr_regs.sv 
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package csr_regs_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_regs
# ** Warning: ../../src/cpu_src/csr_regs.sv(34): (vlog-13314) Defaulting port 'current_events' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	csr_regs
# End time: 12:00:13 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:13 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 12:00:14 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:14 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/decode_core.sv 
# -- Compiling package decode_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module decode_core
# 
# Top level modules:
# 	decode_core
# End time: 12:00:14 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:14 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 12:00:14 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:14 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module fetch
# ** Note: (vlog-143) Recognized 1 FSM in module "fetch(verilog)".
# 
# Top level modules:
# 	fetch
# End time: 12:00:15 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:15 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/fpr.sv 
# -- Compiling package fpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module fpr
# 
# Top level modules:
# 	fpr
# End time: 12:00:15 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:15 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/gpr.sv 
# -- Compiling package gpr_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 12:00:15 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:15 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/idr_fu.sv 
# -- Compiling package idr_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module idr_fu
# 
# Top level modules:
# 	idr_fu
# End time: 12:00:16 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/im_fu.sv 
# -- Compiling package im_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module im_fu
# 
# Top level modules:
# 	im_fu
# End time: 12:00:16 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/irq.sv 
# -- Compiling package irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module irq
# 
# Top level modules:
# 	irq
# End time: 12:00:16 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:16 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/ls_fu.sv 
# -- Compiling package ls_fu_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module ls_fu
# 
# Top level modules:
# 	ls_fu
# End time: 12:00:17 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:17 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mem.sv 
# -- Compiling package mem_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 12:00:17 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:17 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/mode_irq.sv 
# -- Compiling package mode_irq_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mode_irq
# 
# Top level modules:
# 	mode_irq
# End time: 12:00:17 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:17 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/pipe.sv 
# -- Compiling package pipe_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module pipe
# 
# Top level modules:
# 	pipe
# End time: 12:00:18 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:18 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/RisKy1_core.sv 
# -- Compiling package RisKy1_core_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module RisKy1_core
# 
# Top level modules:
# 	RisKy1_core
# End time: 12:00:18 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:18 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/sdiv_N_by_N.sv 
# -- Compiling package sdiv_N_by_N_sv_unit
# -- Importing package functions_pkg
# -- Compiling module sdiv_N_by_N
# -- Compiling module priority_encoder
# -- Compiling module onehot
# 
# Top level modules:
# 	sdiv_N_by_N
# End time: 12:00:19 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:19 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/spfp_fu.sv 
# End time: 12:00:19 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:19 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/vedic_mult16x16.v 
# -- Compiling module vedic_mult16x16
# -- Compiling module vedic_mult8
# -- Compiling module vedic_mult4
# -- Compiling module vedic_mult2
# -- Compiling module ha
# 
# Top level modules:
# 	vedic_mult16x16
# End time: 12:00:19 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:19 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/vedic_mult32x32.v 
# -- Compiling module vedic_mult32x32
# 
# Top level modules:
# 	vedic_mult32x32
# End time: 12:00:20 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:20 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+cover" ../../src/cpu_src/wb.sv 
# -- Compiling package wb_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module wb
# 
# Top level modules:
# 	wb
# End time: 12:00:20 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:20 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/peripherals/peripheral_intf.sv 
# -- Compiling package peripheral_intf_sv_unit
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling interface L1IC_ARB
# -- Compiling interface L1DC_ARB
# -- Compiling interface SysMem
# 
# Top level modules:
# 	--none--
# End time: 12:00:20 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:00:20 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/L1_dcache.sv 
# -- Compiling package L1_dcache_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module L1_dcache
# 
# Top level modules:
# 	L1_dcache
# End time: 12:00:21 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:00:21 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/L1_icache.sv 
# -- Compiling package L1_icache_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module L1_icache
# 
# Top level modules:
# 	L1_icache
# End time: 12:00:21 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:00:21 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards ../../src/peripherals/cache_arbiter.sv 
# -- Compiling package cache_arbiter_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module cache_arbiter
# 
# Top level modules:
# 	cache_arbiter
# End time: 12:00:21 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:21 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG+TEST_FILE="instr_tests/factorial.rom"" ../../src/models/sys_mem_model.sv 
# -- Compiling package sys_mem_model_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module sys_mem_model
# 
# Top level modules:
# 	sys_mem_model
# End time: 12:00:22 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:22 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" top_tb1.sv 
# -- Compiling package top_tb1_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module top_tb1
# 
# Top level modules:
# 	top_tb1
# End time: 12:00:22 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:22 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/questa_formal/property_checks/RV_EMU_params_pkg.sv 
# -- Compiling package RV_EMU_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package functions_pkg
# -- Importing package cpu_structs_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:00:23 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:23 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/questa_formal/property_checks/RV_EMU_core.svp 
# -- Compiling package RV_EMU_core_svp_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Importing package RV_EMU_params_pkg
# -- Compiling module RV_EMU_core
# 
# Top level modules:
# 	RV_EMU_core
# End time: 12:00:23 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:23 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" "+incdir+../../src/questa_formal/property_checks" ../../src/questa_formal/property_checks/RV_EMU_asserts.svp 
# -- Compiling package RV_EMU_asserts_svp_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Importing package RV_EMU_params_pkg
# -- Compiling module RV_EMU_asserts
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_asserts.svp(52): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_properties.svhp(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/questa_formal/property_checks/RV_EMU_properties.svhp(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	RV_EMU_asserts
# End time: 12:00:25 on Dec 30,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:25 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/csr_asserts.sv 
# -- Compiling package csr_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module csr_asserts
# ** Warning: ../../src/sva/csr_asserts.sv(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/csr_asserts.sv(40): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/csr_asserts.sv(44): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	csr_asserts
# End time: 12:00:26 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/gpr_asserts.sv 
# -- Compiling package gpr_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package cpu_params_pkg
# -- Compiling module gpr_asserts
# ** Warning: ../../src/sva/gpr_asserts.sv(39): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/gpr_asserts.sv(39): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ../../src/sva/gpr_asserts.sv(46): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	gpr_asserts
# End time: 12:00:26 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:26 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/mem_asserts.sv 
# -- Compiling package mem_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module mem_asserts
# 
# Top level modules:
# 	mem_asserts
# End time: 12:00:27 on Dec 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 12:00:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+ext_M+ext_C+ext_S+ext_U+ext_N+SIM_DEBUG" ../../src/sva/wb_asserts.sv 
# -- Compiling package wb_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module wb_asserts
# 
# Top level modules:
# 	wb_asserts
# End time: 12:00:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:00:27 on Dec 30,2020
# vlog -reportprogress 300 -sv -hazards "+define+SIM_DEBUG" ../../src/sva/pipe_asserts.sv 
# -- Compiling package pipe_asserts_sv_unit
# -- Importing package functions_pkg
# -- Importing package logic_params_pkg
# -- Importing package cpu_params_pkg
# -- Importing package cpu_structs_pkg
# -- Compiling module pipe_asserts
# 
# Top level modules:
# 	pipe_asserts
# End time: 12:00:27 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# .main_pane.assertions.interior.cs.body
# .main_pane.structure.interior.cs.body.struct
# End time: 12:00:30 on Dec 30,2020, Elapsed time: 0:10:45
# Errors: 9, Warnings: 9
# vsim -assertdebug -voptargs="+acc" -t 1ps top_tb1 
# Start time: 12:00:30 on Dec 30,2020
# Loading sv_std.std
# Loading work.functions_pkg
# Loading work.cpu_params_pkg
# Loading work.cpu_structs_pkg
# Loading work.logic_params_pkg
# Loading work.top_tb1_sv_unit
# Loading work.top_tb1
# Loading work.cpu_intf_sv_unit
# Loading work.L1IC_intf
# Loading work.peripheral_intf_sv_unit
# Loading work.L1IC_ARB
# Loading work.L1_icache_sv_unit
# Loading work.L1_icache
# Loading work.L1DC_intf
# Loading work.L1DC_ARB
# Loading work.L1_dcache_sv_unit
# Loading work.L1_dcache
# Loading work.SysMem
# Loading work.cache_arbiter_sv_unit
# Loading work.cache_arbiter
# Loading work.sys_mem_model_sv_unit
# Loading work.sys_mem_model
# Loading work.EIO_intf
# Loading work.RisKy1_core_sv_unit
# Loading work.RisKy1_core
# Loading work.F2D_intf
# Loading work.D2E_intf
# Loading work.E2M_intf
# Loading work.M2W_intf
# Loading work.WB_CSR_intf
# Loading work.CSR_EXE_intf
# Loading work.CSR_NXT_intf
# Loading work.RBUS_intf
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.decode_sv_unit
# Loading work.decode
# Loading work.DCORE_intf
# Loading work.disasm_RV_sv_unit
# Loading work.disasm
# Loading work.decode_core_sv_unit
# Loading work.decode_core
# Loading work.pipe_sv_unit
# Loading work.pipe
# Loading work.RCSR_intf
# Loading work.execute_sv_unit
# Loading work.execute
# Loading work.AFU_intf
# Loading work.alu_fu_sv_unit
# Loading work.alu_fu
# Loading work.BFU_intf
# Loading work.br_fu_sv_unit
# Loading work.br_fu
# Loading work.IMFU_intf
# Loading work.im_fu_sv_unit
# Loading work.im_fu
# Loading work.vedic_mult32x32
# Loading work.vedic_mult16x16
# Loading work.vedic_mult8
# Loading work.vedic_mult4
# Loading work.vedic_mult2
# Loading work.ha
# Loading work.IDRFU_intf
# Loading work.idr_fu_sv_unit
# Loading work.idr_fu
# Loading work.sdiv_N_by_N_sv_unit
# Loading work.sdiv_N_by_N
# Loading work.priority_encoder
# Loading work.onehot
# Loading work.CSRFU_intf
# Loading work.csr_fu_sv_unit
# Loading work.csr_fu
# Loading work.LSFU_intf
# Loading work.ls_fu_sv_unit
# Loading work.ls_fu
# Loading work.mem_sv_unit
# Loading work.mem
# Loading work.WB_2_CSR_wr_intf
# Loading work.wb_sv_unit
# Loading work.wb
# Loading work.csr_sv_unit
# Loading work.csr
# Loading work.csr_nxt_reg_sv_unit
# Loading work.csr_nxt_reg
# Loading work.csr_regs_sv_unit
# Loading work.csr_regs
# Loading work.csr_ff_sv_unit
# Loading work.csr_ff
# Loading work.csr_av_rdata_sv_unit
# Loading work.csr_av_rdata
# Loading work.mode_irq_sv_unit
# Loading work.mode_irq
# Loading work.gpr_sv_unit
# Loading work.gpr
# Loading work.irq_sv_unit
# Loading work.irq
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb1/RK1/EXE/mret'.
# Executing ONERROR command at macro ./wave_tb1.do line 119
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb1/RK1/EXE/sret'.
# Executing ONERROR command at macro ./wave_tb1.do line 120
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb1/RK1/EXE/uret'.
# Executing ONERROR command at macro ./wave_tb1.do line 121
# Reset completed, Simulation started.
# RisKy1 simulation is currently set to support the following:
#    Machine mode
#    Supervisor mode
#    User mode
#    Interrupts
#    Integer Mul/Div/Rem instructions
#    Compressed (16-bit) instructions
#    Simulation Debugging logic
# Simulation passed.
# ** Note: $stop    : top_tb1.sv(81)
#    Time: 1489 ns  Iteration: 1  Instance: /top_tb1
# Break in Module top_tb1 at top_tb1.sv line 81
# End time: 12:09:50 on Dec 30,2020, Elapsed time: 0:09:20
# Errors: 0, Warnings: 1
