// Seed: 1246081962
module module_0;
  id_1 :
  assert property (@(posedge 1 & id_1 - 1 or posedge id_1 or posedge id_1) id_1)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin
    id_12[1] = 1;
  end
  module_0();
endmodule
