CMD:./cbp traces/infra/infra_9_trace.gz
Bimodal [bimodal::table] & Prediction: 2$^{16}$ 1-bit entries, hysteresis: 2$^{14}$ 1-bit entries & 10 KB \\
TAGE [gtable] & Low-history tables $\rightarrow$ Tag: 9 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 14 entries & 45.5 KB \\
TAGE [gtable] & High-history tables $\rightarrow$ Tag: 12 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 30 entries & 120 KB \\
TAGE [gtable] & Global history register: 3157, path history register: 27, decrease replacement counter: 11 & 0.390015 KB \\
Counter: 6 bits, 256 entries & 0.1875 KB \\
Loop 0.304688
Counter: 7 bits, 32 entries & 0.0273438 KB \\
Thresholds and sum weights & 0.081543 KB \\
Three bias tables & 1.125 KB \\
Global history table & 3.00488 KB \\
Path history table & 3 KB \\
Fist local history table & 3.69336 KB \\
Second local history table & 1.63086 KB \\
Third local history table & 1.54102 KB \\
IMLI table & 1.06836 KB \\
Counter: 7 bits, 16 entries & 0.0136719 KB \\
 (TOTAL 1572047 bits 1535.202148 Kbits 191.900269 KB) 5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
EOF
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 12763809
Number of loads that miss in SQ: 9344595 (73.21%)
Number of PFs issued to the memory system 937480
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 53316366
	misses     = 148996
	miss ratio = 0.28%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 19968562
	misses     = 609049
	miss ratio = 3.05%
	pf accesses   = 937480
	pf misses     = 139569
	pf miss ratio = 14.89%
L2$:
	accesses   = 758045
	misses     = 299498
	miss ratio = 39.51%
	pf accesses   = 139569
	pf misses     = 130022
	pf miss ratio = 93.16%
L3$:
	accesses   = 299498
	misses     = 134261
	miss ratio = 44.83%
	pf accesses   = 130022
	pf misses     = 99070
	pf miss ratio = 76.19%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :12763809
Num Prefetches generated :937903
Num Prefetches issued :1823966
Num Prefetches filtered by PF queue :71103
Num untimely prefetches dropped from PF queue :423
Num prefetches not issued LDST contention :886486
Num prefetches not issued stride 0 :5560655
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 50000052
cycles       = 29056905
CycWP        = 19441991
IPC          = 1.7208

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          7203244     226295   3.1416%   4.5259
JumpDirect           990227          0   0.0000%   0.0000
JumpIndirect          80877          0   0.0000%   0.0000
JumpReturn           543134          0   0.0000%   0.0000
Not control        44498884          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      7490968   1.3349    1413669      83528   0.1887       0.0112   5.9086%   8.3528    6378806    76.3673   637.8773
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052     17160949   1.4568    3405201     171051   0.1984       0.0100   5.0232%   6.8420   14543400    85.0238   581.7348
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052     17160949   1.4568    3405201     171051   0.1984       0.0100   5.0232%   6.8420   14543400    85.0238   581.7348
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    50000052     29056905   1.7208    7203244     226295   0.2479       0.0078   3.1416%   4.5259   19441991    85.9144   388.8394
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 50000052 instrs 

ExecTime = 415.78208112716675
