Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/user/Xylinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot coreTest_behav xil_defaultlib.coreTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'last_addr' [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd2' [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'array_cnt_out' [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'last_index' [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'addr1' [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'array_size' [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'last_addr' [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'last_addr' [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:90]
WARNING: [VRFC 10-3823] variable 'data_lt_o' might have multiple concurrent drivers [/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv:95]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/Simulation/coreTest.sv" Line 23. Module coreTest has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv" Line 23. Module quickQueueTop_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/ControlFSM.sv" Line 24. Module ControlFSM(W=32,D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mux4.sv" Line 12. Module mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/dffe.sv" Line 12. Module dffe(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/array_pointer.sv" Line 23. Module array_pointer(D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mem2p_sw_sr.sv" Line 23. Module mem2p_sw_sr(W=32,D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/valueRouter.sv" Line 21. Module valueRouter(W=32,D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/last_cnt.sv" Line 23. Module last_cnt(W=32,D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mux2.sv" Line 23. Module mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mux2.sv" Line 23. Module mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mux2.sv" Line 23. Module mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/count2.sv" Line 12. Module count2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/lastop_enc.sv" Line 12. Module lastop_enc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/reg_sr.sv" Line 23. Module reg_sr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/reg_sr_empty.sv" Line 23. Module reg_sr_empty has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/reg_sr.sv" Line 23. Module reg_sr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/reg_sr.sv" Line 23. Module reg_sr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/Simulation/coreTest.sv" Line 23. Module coreTest has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/quickQueueTop.sv" Line 23. Module quickQueueTop_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/ControlFSM.sv" Line 24. Module ControlFSM(W=32,D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mux4.sv" Line 12. Module mux4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/dffe.sv" Line 12. Module dffe(W=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/array_pointer.sv" Line 23. Module array_pointer(D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mem2p_sw_sr.sv" Line 23. Module mem2p_sw_sr(W=32,D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/valueRouter.sv" Line 21. Module valueRouter(W=32,D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/last_cnt.sv" Line 23. Module last_cnt(W=32,D=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mux2.sv" Line 23. Module mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mux2.sv" Line 23. Module mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/mux2.sv" Line 23. Module mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/count2.sv" Line 12. Module count2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/lastop_enc.sv" Line 12. Module lastop_enc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/reg_sr.sv" Line 23. Module reg_sr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/reg_sr_empty.sv" Line 23. Module reg_sr_empty has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/reg_sr.sv" Line 23. Module reg_sr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/RTL/reg_sr.sv" Line 23. Module reg_sr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/QuickQ_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mckayla/Desktop/mdennis_thesis_23_24/QuickQ/QuickQ_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.quickQ_pkg
Compiling module xil_defaultlib.ControlFSM(W=32,D=4)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.dffe(W=32)
Compiling module xil_defaultlib.array_pointer(D=4)
Compiling module xil_defaultlib.mem2p_sw_sr(W=32,D=4)
Compiling module xil_defaultlib.valueRouter(W=32,D=4)
Compiling module xil_defaultlib.last_cnt(W=32,D=4)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.count2
Compiling module xil_defaultlib.lastop_enc
Compiling module xil_defaultlib.reg_sr
Compiling module xil_defaultlib.reg_sr_empty
Compiling module xil_defaultlib.quickQueueTop_default
Compiling module xil_defaultlib.coreTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot coreTest_behav
