<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LDAP1 (SIMD&amp;FP) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDAP1 (SIMD&amp;FP)</h2><p>Load-acquire RCpc one single-element structure to one lane of one register</p>
      <p class="aml">This instruction loads a single-element structure from memory and writes the result to the specified lane of the SIMD&amp;FP
register without affecting the other bits of the register.</p>
      <p class="aml">The instruction has memory ordering semantics, as described in
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEIHCHEF">Load-Acquire, Load-AcquirePC, and Store-Release</a>, except that:</p>
      <ul>
        <li>
          There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a
  Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
        </li>
        <li>
          The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer
  does not make the write of the Store-Release globally observed.
        </li>
      </ul>
      <p class="aml">This difference in memory ordering is not described in the pseudocode.</p>
      <p class="aml">For information about addressing modes, see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    
    <h3 class="classheading"><a id="iclass_64_bit"/>64-bit<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD &amp;&amp; FEAT_LRCPC3)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="2"/><td/><td/><td/><td colspan="2"/><td class="droppedname">L</td><td class="droppedname">R</td><td colspan="4"/><td class="droppedname">o2</td><td colspan="3" class="droppedname">opcode</td><td class="droppedname">S</td><td colspan="2" class="droppedname">size</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="LDAP1_asisdlso_D1"/><p class="asm-code">LDAP1  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.D }[<a href="#index__4" title="For the &quot;64-bit&quot;, &quot;64-bit, immediate offset&quot;, and &quot;64-bit, register offset&quot; variants: is the element index, encoded in &quot;Q&quot;.">&lt;index&gt;</a>], [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_AdvSIMD) || !IsFeatureImplemented(FEAT_LRCPC3) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
var t : integer = UInt(Rt);
let n : integer = UInt(Rn);
let m : integer = ARBITRARY : integer;
let wback : boolean = FALSE;
let nontemporal : boolean = FALSE;
let tagchecked : boolean = wback || n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt&gt;</td><td><a id="Vt"/>
        
          <p class="aml">Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index&gt;</td><td><a id="index__4"/>
        
          <p class="aml">Is the element index, encoded in "Q".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">var scale : bits(2) = opcode[2:1];
let selem : integer = UInt(opcode[0]::R) + 1;
var replicate : boolean = FALSE;
var index : integer;

case scale of
    when '11' =&gt;
        // load and replicate
        if L == '0' || S == '1' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
        scale = size;
        replicate = TRUE;
    when '00' =&gt;
        index = UInt(Q::S::size);     // B[0-15]
    when '01' =&gt;
        if size[0] == '1' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
        index = UInt(Q::S::size[1]);  // H[0-7]
    when '10' =&gt;
        if size[1] == '1' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
        if size[0] == '0' then
            index = UInt(Q::S);       // S[0-3]
        else
            if S == '1' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
            index = UInt(Q);          // D[0-1]
            scale = '11';
        end;
end;

let datasize : integer{} = 64 &lt;&lt; UInt(Q);
let esize : integer{} = 8 &lt;&lt; UInt(scale);</p>
    </div>
  
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">AArch64_CheckFPAdvSIMDEnabled();

var address : bits(64);
var eaddr : bits(64);
var offs : bits(64);
var rval : bits(128);
var element : bits(esize);
let ebytes : integer{} = esize DIV 8;

let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescASIMDAcqRel(MemOp_LOAD, tagchecked);

if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

offs = Zeros{64};

if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1 do
        eaddr = <a href="shared_pseudocode.html#func_AddressIncrement_3" title="">AddressIncrement</a>(address, offs, accdesc);
        element = <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{esize}(eaddr, accdesc);
        // replicate to fill 128- or 64-bit register
        V{datasize}(t) = Replicate{datasize}(element);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
    end;
else
    // load/store one element per register
    for s = 0 to selem-1 do
        rval = V{128}(t);
        eaddr = <a href="shared_pseudocode.html#func_AddressIncrement_3" title="">AddressIncrement</a>(address, offs, accdesc);
        rval[index*:esize] = <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{esize}(eaddr, accdesc);
        V{128}(t) = rval;
        offs = offs + ebytes;
        t = ( t + 1 ) MOD 32;
    end;
end;
if wback then
    if m != 31 then
        offs = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(m);
    end;
    address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offs, accdesc);
    if n == 31 then
        <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() = address;
    else
        <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n) = address;
    end;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
