{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:48:57 2022 " "Info: Processing started: Mon Mar 14 20:48:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_256 -c counter_256 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter_256 -c counter_256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_256.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter_256.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_256 " "Info: Found entity 1: counter_256" {  } { { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_256 " "Info: Elaborating entity \"counter_256\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_16.bdf 1 1 " "Warning: Using design file counter_16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Info: Found entity 1: counter_16" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_16 counter_16:inst " "Info: Elaborating entity \"counter_16\" for hierarchy \"counter_16:inst\"" {  } { { "counter_256.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 72 368 464 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_16:inst\|inst3 counter_16:inst\|inst3~_emulated counter_16:inst\|inst3~latch " "Warning (13310): Register \"counter_16:inst\|inst3\" is converted into an equivalent circuit using register \"counter_16:inst\|inst3~_emulated\" and latch \"counter_16:inst\|inst3~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_16:inst\|inst2 counter_16:inst\|inst2~_emulated counter_16:inst\|inst3~latch " "Warning (13310): Register \"counter_16:inst\|inst2\" is converted into an equivalent circuit using register \"counter_16:inst\|inst2~_emulated\" and latch \"counter_16:inst\|inst3~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_16:inst\|inst1 counter_16:inst\|inst1~_emulated counter_16:inst\|inst3~latch " "Warning (13310): Register \"counter_16:inst\|inst1\" is converted into an equivalent circuit using register \"counter_16:inst\|inst1~_emulated\" and latch \"counter_16:inst\|inst3~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_16:inst\|inst counter_16:inst\|inst~_emulated counter_16:inst\|inst3~latch " "Warning (13310): Register \"counter_16:inst\|inst\" is converted into an equivalent circuit using register \"counter_16:inst\|inst~_emulated\" and latch \"counter_16:inst\|inst3~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_16:inst1\|inst3 counter_16:inst1\|inst3~_emulated counter_16:inst\|inst3~latch " "Warning (13310): Register \"counter_16:inst1\|inst3\" is converted into an equivalent circuit using register \"counter_16:inst1\|inst3~_emulated\" and latch \"counter_16:inst\|inst3~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_16:inst1\|inst2 counter_16:inst1\|inst2~_emulated counter_16:inst\|inst3~latch " "Warning (13310): Register \"counter_16:inst1\|inst2\" is converted into an equivalent circuit using register \"counter_16:inst1\|inst2~_emulated\" and latch \"counter_16:inst\|inst3~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_16:inst1\|inst1 counter_16:inst1\|inst1~_emulated counter_16:inst\|inst3~latch " "Warning (13310): Register \"counter_16:inst1\|inst1\" is converted into an equivalent circuit using register \"counter_16:inst1\|inst1~_emulated\" and latch \"counter_16:inst\|inst3~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_16:inst1\|inst counter_16:inst1\|inst~_emulated counter_16:inst\|inst3~latch " "Warning (13310): Register \"counter_16:inst1\|inst\" is converted into an equivalent circuit using register \"counter_16:inst1\|inst~_emulated\" and latch \"counter_16:inst\|inst3~latch\"" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:48:58 2022 " "Info: Processing ended: Mon Mar 14 20:48:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:48:59 2022 " "Info: Processing started: Mon Mar 14 20:48:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter_256 -c counter_256 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter_256 -c counter_256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter_256 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"counter_256\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q7 " "Info: Pin Q7 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q7 } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 96 608 784 112 "Q7" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q6 " "Info: Pin Q6 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q6 } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 112 608 784 128 "Q6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q5 " "Info: Pin Q5 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q5 } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 128 608 784 144 "Q5" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q4 " "Info: Pin Q4 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q4 } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 144 608 784 160 "Q4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q3 } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 328 608 784 344 "Q3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q2 } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 608 784 360 "Q2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q1 } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 608 784 376 "Q1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Info: Pin Q0 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q0 } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 376 608 784 392 "Q0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRN " "Info: Pin PRN not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { PRN } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 16 184 360 "PRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLRN " "Info: Pin CLRN not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { CLRN } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 16 184 376 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP " "Info: Pin CP not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { CP } } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 328 16 184 344 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_16:inst\|inst3~clear_lut  " "Info: Automatically promoted node counter_16:inst\|inst3~clear_lut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_16:inst|inst3~clear_lut } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 3 8 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 3 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.763 ns register register " "Info: Estimated most critical path is register to register delay of 1.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_16:inst\|inst3~_emulated 1 REG LAB_X3_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y6; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.615 ns) 0.845 ns counter_16:inst\|inst3~head_lut 2 COMB LAB_X3_Y6 2 " "Info: 2: + IC(0.230 ns) + CELL(0.615 ns) = 0.845 ns; Loc. = LAB_X3_Y6; Fanout = 2; COMB Node = 'counter_16:inst\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 1.655 ns counter_16:inst\|inst3~data_lut 3 COMB LAB_X3_Y6 1 " "Info: 3: + IC(0.160 ns) + CELL(0.650 ns) = 1.655 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'counter_16:inst\|inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.763 ns counter_16:inst\|inst3~_emulated 4 REG LAB_X3_Y6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.763 ns; Loc. = LAB_X3_Y6; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 77.88 % ) " "Info: Total cell delay = 1.373 ns ( 77.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.390 ns ( 22.12 % ) " "Info: Total interconnect delay = 0.390 ns ( 22.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:49:00 2022 " "Info: Processing ended: Mon Mar 14 20:49:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:49:01 2022 " "Info: Processing started: Mon Mar 14 20:49:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter_256 -c counter_256 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter_256 -c counter_256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:49:01 2022 " "Info: Processing ended: Mon Mar 14 20:49:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:49:02 2022 " "Info: Processing started: Mon Mar 14 20:49:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_256 -c counter_256 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_256 -c counter_256 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "counter_16:inst\|inst3~latch " "Warning: Node \"counter_16:inst\|inst3~latch\" is a latch" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PRN " "Info: Assuming node \"PRN\" is an undefined clock" {  } { { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 16 184 360 "PRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 328 16 184 344 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 16 184 376 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter_16:inst\|inst3~latch " "Info: Detected ripple clock \"counter_16:inst\|inst3~latch\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst\|inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_16:inst1\|inst~_emulated " "Info: Detected ripple clock \"counter_16:inst1\|inst~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst1\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_16:inst1\|inst~head_lut " "Info: Detected gated clock \"counter_16:inst1\|inst~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst1\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_16:inst1\|inst1~_emulated " "Info: Detected ripple clock \"counter_16:inst1\|inst1~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst1\|inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_16:inst1\|inst1~head_lut " "Info: Detected gated clock \"counter_16:inst1\|inst1~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst1\|inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_16:inst1\|inst2~_emulated " "Info: Detected ripple clock \"counter_16:inst1\|inst2~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst1\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_16:inst1\|inst2~head_lut " "Info: Detected gated clock \"counter_16:inst1\|inst2~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst1\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_16:inst1\|inst3~_emulated " "Info: Detected ripple clock \"counter_16:inst1\|inst3~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst1\|inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_16:inst1\|inst3~head_lut " "Info: Detected gated clock \"counter_16:inst1\|inst3~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst1\|inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_16:inst\|inst~_emulated " "Info: Detected ripple clock \"counter_16:inst\|inst~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_16:inst\|inst~head_lut " "Info: Detected gated clock \"counter_16:inst\|inst~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_16:inst\|inst1~_emulated " "Info: Detected ripple clock \"counter_16:inst\|inst1~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst\|inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_16:inst\|inst1~head_lut " "Info: Detected gated clock \"counter_16:inst\|inst1~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst\|inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_16:inst\|inst2~_emulated " "Info: Detected ripple clock \"counter_16:inst\|inst2~_emulated\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_16:inst\|inst2~head_lut " "Info: Detected gated clock \"counter_16:inst\|inst2~head_lut\" as buffer" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_16:inst\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PRN register counter_16:inst\|inst3~_emulated register counter_16:inst\|inst3~_emulated 57.04 MHz 17.532 ns Internal " "Info: Clock \"PRN\" has Internal fmax of 57.04 MHz between source register \"counter_16:inst\|inst3~_emulated\" and destination register \"counter_16:inst\|inst3~_emulated\" (period= 17.532 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.323 ns + Longest register register " "Info: + Longest register to register delay is 1.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_16:inst\|inst3~_emulated 1 REG LCFF_X3_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns counter_16:inst\|inst3~head_lut 2 COMB LCCOMB_X3_Y6_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 2; COMB Node = 'counter_16:inst\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 1.215 ns counter_16:inst\|inst3~data_lut 3 COMB LCCOMB_X3_Y6_N0 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 1.215 ns; Loc. = LCCOMB_X3_Y6_N0; Fanout = 1; COMB Node = 'counter_16:inst\|inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.323 ns counter_16:inst\|inst3~_emulated 4 REG LCFF_X3_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.323 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.30 % ) " "Info: Total cell delay = 0.520 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 60.70 % ) " "Info: Total interconnect delay = 0.803 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.427ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-15.945 ns - Smallest " "Info: - Smallest clock skew is -15.945 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 3.972 ns + Shortest register " "Info: + Shortest clock path from clock \"PRN\" to destination register is 3.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_35 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 10; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 16 184 360 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.206 ns) 2.969 ns counter_16:inst\|inst2~head_lut 2 COMB LCCOMB_X3_Y6_N30 3 " "Info: 2: + IC(1.778 ns) + CELL(0.206 ns) = 2.969 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.984 ns" { PRN counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.972 ns counter_16:inst\|inst3~_emulated 3 REG LCFF_X3_Y6_N1 1 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.972 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 46.75 % ) " "Info: Total cell delay = 1.857 ns ( 46.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 53.25 % ) " "Info: Total interconnect delay = 2.115 ns ( 53.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { PRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.972 ns" { PRN {} PRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.778ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN source 19.917 ns - Longest register " "Info: - Longest clock path from clock \"PRN\" to source register is 19.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_35 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 10; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 16 184 360 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.206 ns) 2.971 ns counter_16:inst1\|inst~head_lut 2 COMB LCCOMB_X3_Y6_N2 3 " "Info: 2: + IC(1.780 ns) + CELL(0.206 ns) = 2.971 ns; Loc. = LCCOMB_X3_Y6_N2; Fanout = 3; COMB Node = 'counter_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { PRN counter_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.970 ns) 4.905 ns counter_16:inst1\|inst1~_emulated 3 REG LCFF_X1_Y6_N1 1 " "Info: 3: + IC(0.964 ns) + CELL(0.970 ns) = 4.905 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 6.361 ns counter_16:inst1\|inst1~head_lut 4 COMB LCCOMB_X3_Y6_N8 3 " "Info: 4: + IC(1.086 ns) + CELL(0.370 ns) = 6.361 ns; Loc. = LCCOMB_X3_Y6_N8; Fanout = 3; COMB Node = 'counter_16:inst1\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.963 ns counter_16:inst1\|inst2~_emulated 5 REG LCFF_X4_Y6_N11 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 7.963 ns; Loc. = LCFF_X4_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 9.081 ns counter_16:inst1\|inst2~head_lut 6 COMB LCCOMB_X3_Y6_N14 3 " "Info: 6: + IC(0.748 ns) + CELL(0.370 ns) = 9.081 ns; Loc. = LCCOMB_X3_Y6_N14; Fanout = 3; COMB Node = 'counter_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.970 ns) 10.609 ns counter_16:inst1\|inst3~_emulated 7 REG LCFF_X4_Y6_N9 1 " "Info: 7: + IC(0.558 ns) + CELL(0.970 ns) = 10.609 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'counter_16:inst1\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 11.727 ns counter_16:inst1\|inst3~head_lut 8 COMB LCCOMB_X3_Y6_N12 3 " "Info: 8: + IC(0.748 ns) + CELL(0.370 ns) = 11.727 ns; Loc. = LCCOMB_X3_Y6_N12; Fanout = 3; COMB Node = 'counter_16:inst1\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.970 ns) 13.325 ns counter_16:inst\|inst~_emulated 9 REG LCFF_X2_Y6_N19 1 " "Info: 9: + IC(0.628 ns) + CELL(0.970 ns) = 13.325 ns; Loc. = LCFF_X2_Y6_N19; Fanout = 1; REG Node = 'counter_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 14.253 ns counter_16:inst\|inst~head_lut 10 COMB LCCOMB_X3_Y6_N18 3 " "Info: 10: + IC(0.722 ns) + CELL(0.206 ns) = 14.253 ns; Loc. = LCCOMB_X3_Y6_N18; Fanout = 3; COMB Node = 'counter_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.970 ns) 15.881 ns counter_16:inst\|inst1~_emulated 11 REG LCFF_X2_Y6_N17 1 " "Info: 11: + IC(0.658 ns) + CELL(0.970 ns) = 15.881 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 1; REG Node = 'counter_16:inst\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.206 ns) 16.807 ns counter_16:inst\|inst1~head_lut 12 COMB LCCOMB_X3_Y6_N24 3 " "Info: 12: + IC(0.720 ns) + CELL(0.206 ns) = 16.807 ns; Loc. = LCCOMB_X3_Y6_N24; Fanout = 3; COMB Node = 'counter_16:inst\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 18.109 ns counter_16:inst\|inst2~_emulated 13 REG LCFF_X3_Y6_N5 1 " "Info: 13: + IC(0.332 ns) + CELL(0.970 ns) = 18.109 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 1; REG Node = 'counter_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 18.914 ns counter_16:inst\|inst2~head_lut 14 COMB LCCOMB_X3_Y6_N30 3 " "Info: 14: + IC(0.435 ns) + CELL(0.370 ns) = 18.914 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 19.917 ns counter_16:inst\|inst3~_emulated 15 REG LCFF_X3_Y6_N1 1 " "Info: 15: + IC(0.337 ns) + CELL(0.666 ns) = 19.917 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.569 ns ( 48.04 % ) " "Info: Total cell delay = 9.569 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.348 ns ( 51.96 % ) " "Info: Total interconnect delay = 10.348 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.917 ns" { PRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.917 ns" { PRN {} PRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.780ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { PRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.972 ns" { PRN {} PRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.778ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.917 ns" { PRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.917 ns" { PRN {} PRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.780ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.427ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { PRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.972 ns" { PRN {} PRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.778ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.917 ns" { PRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.917 ns" { PRN {} PRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.780ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register counter_16:inst1\|inst1~_emulated register counter_16:inst1\|inst1~_emulated 329.06 MHz 3.039 ns Internal " "Info: Clock \"CP\" has Internal fmax of 329.06 MHz between source register \"counter_16:inst1\|inst1~_emulated\" and destination register \"counter_16:inst1\|inst1~_emulated\" (period= 3.039 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.775 ns + Longest register register " "Info: + Longest register to register delay is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_16:inst1\|inst1~_emulated 1 REG LCFF_X1_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 1.456 ns counter_16:inst1\|inst1~head_lut 2 COMB LCCOMB_X3_Y6_N8 3 " "Info: 2: + IC(1.086 ns) + CELL(0.370 ns) = 1.456 ns; Loc. = LCCOMB_X3_Y6_N8; Fanout = 3; COMB Node = 'counter_16:inst1\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.206 ns) 2.667 ns counter_16:inst1\|inst1~data_lut 3 COMB LCCOMB_X1_Y6_N0 1 " "Info: 3: + IC(1.005 ns) + CELL(0.206 ns) = 2.667 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'counter_16:inst1\|inst1~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { counter_16:inst1|inst1~head_lut counter_16:inst1|inst1~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.775 ns counter_16:inst1\|inst1~_emulated 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.775 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_16:inst1|inst1~data_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 24.65 % ) " "Info: Total cell delay = 0.684 ns ( 24.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 75.35 % ) " "Info: Total interconnect delay = 2.091 ns ( 75.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst1~data_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst1~data_lut {} counter_16:inst1|inst1~_emulated {} } { 0.000ns 1.086ns 1.005ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.329 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 6.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CP 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 328 16 184 344 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.970 ns) 3.259 ns counter_16:inst1\|inst~_emulated 2 REG LCFF_X1_Y6_N11 1 " "Info: 2: + IC(1.324 ns) + CELL(0.970 ns) = 3.259 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { CP counter_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 4.699 ns counter_16:inst1\|inst~head_lut 3 COMB LCCOMB_X3_Y6_N2 3 " "Info: 3: + IC(1.070 ns) + CELL(0.370 ns) = 4.699 ns; Loc. = LCCOMB_X3_Y6_N2; Fanout = 3; COMB Node = 'counter_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.666 ns) 6.329 ns counter_16:inst1\|inst1~_emulated 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.964 ns) + CELL(0.666 ns) = 6.329 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.971 ns ( 46.94 % ) " "Info: Total cell delay = 2.971 ns ( 46.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.358 ns ( 53.06 % ) " "Info: Total interconnect delay = 3.358 ns ( 53.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { CP counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.329 ns" { CP {} CP~combout {} counter_16:inst1|inst~_emulated {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} } { 0.000ns 0.000ns 1.324ns 1.070ns 0.964ns } { 0.000ns 0.965ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.329 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 6.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CP 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 328 16 184 344 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.970 ns) 3.259 ns counter_16:inst1\|inst~_emulated 2 REG LCFF_X1_Y6_N11 1 " "Info: 2: + IC(1.324 ns) + CELL(0.970 ns) = 3.259 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { CP counter_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 4.699 ns counter_16:inst1\|inst~head_lut 3 COMB LCCOMB_X3_Y6_N2 3 " "Info: 3: + IC(1.070 ns) + CELL(0.370 ns) = 4.699 ns; Loc. = LCCOMB_X3_Y6_N2; Fanout = 3; COMB Node = 'counter_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.666 ns) 6.329 ns counter_16:inst1\|inst1~_emulated 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.964 ns) + CELL(0.666 ns) = 6.329 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.971 ns ( 46.94 % ) " "Info: Total cell delay = 2.971 ns ( 46.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.358 ns ( 53.06 % ) " "Info: Total interconnect delay = 3.358 ns ( 53.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { CP counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.329 ns" { CP {} CP~combout {} counter_16:inst1|inst~_emulated {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} } { 0.000ns 0.000ns 1.324ns 1.070ns 0.964ns } { 0.000ns 0.965ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { CP counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.329 ns" { CP {} CP~combout {} counter_16:inst1|inst~_emulated {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} } { 0.000ns 0.000ns 1.324ns 1.070ns 0.964ns } { 0.000ns 0.965ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst1~data_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst1~data_lut {} counter_16:inst1|inst1~_emulated {} } { 0.000ns 1.086ns 1.005ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { CP counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.329 ns" { CP {} CP~combout {} counter_16:inst1|inst~_emulated {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} } { 0.000ns 0.000ns 1.324ns 1.070ns 0.964ns } { 0.000ns 0.965ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register counter_16:inst\|inst3~_emulated register counter_16:inst\|inst3~_emulated 57.06 MHz 17.526 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 57.06 MHz between source register \"counter_16:inst\|inst3~_emulated\" and destination register \"counter_16:inst\|inst3~_emulated\" (period= 17.526 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.323 ns + Longest register register " "Info: + Longest register to register delay is 1.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_16:inst\|inst3~_emulated 1 REG LCFF_X3_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns counter_16:inst\|inst3~head_lut 2 COMB LCCOMB_X3_Y6_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 2; COMB Node = 'counter_16:inst\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 1.215 ns counter_16:inst\|inst3~data_lut 3 COMB LCCOMB_X3_Y6_N0 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 1.215 ns; Loc. = LCCOMB_X3_Y6_N0; Fanout = 1; COMB Node = 'counter_16:inst\|inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.323 ns counter_16:inst\|inst3~_emulated 4 REG LCFF_X3_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.323 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.30 % ) " "Info: Total cell delay = 0.520 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 60.70 % ) " "Info: Total interconnect delay = 0.803 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.427ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-15.939 ns - Smallest " "Info: - Smallest clock skew is -15.939 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 3.933 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 3.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLRN 1 CLK PIN_37 10 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 10; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 16 184 376 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.589 ns) 2.930 ns counter_16:inst\|inst2~head_lut 2 COMB LCCOMB_X3_Y6_N30 3 " "Info: 2: + IC(1.376 ns) + CELL(0.589 ns) = 2.930 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { CLRN counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.933 ns counter_16:inst\|inst3~_emulated 3 REG LCFF_X3_Y6_N1 1 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.933 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.220 ns ( 56.45 % ) " "Info: Total cell delay = 2.220 ns ( 56.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 43.55 % ) " "Info: Total interconnect delay = 1.713 ns ( 43.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 19.872 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 19.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLRN 1 CLK PIN_37 10 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 10; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 16 184 376 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.589 ns) 2.926 ns counter_16:inst1\|inst~head_lut 2 COMB LCCOMB_X3_Y6_N2 3 " "Info: 2: + IC(1.372 ns) + CELL(0.589 ns) = 2.926 ns; Loc. = LCCOMB_X3_Y6_N2; Fanout = 3; COMB Node = 'counter_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { CLRN counter_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.970 ns) 4.860 ns counter_16:inst1\|inst1~_emulated 3 REG LCFF_X1_Y6_N1 1 " "Info: 3: + IC(0.964 ns) + CELL(0.970 ns) = 4.860 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 6.316 ns counter_16:inst1\|inst1~head_lut 4 COMB LCCOMB_X3_Y6_N8 3 " "Info: 4: + IC(1.086 ns) + CELL(0.370 ns) = 6.316 ns; Loc. = LCCOMB_X3_Y6_N8; Fanout = 3; COMB Node = 'counter_16:inst1\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.918 ns counter_16:inst1\|inst2~_emulated 5 REG LCFF_X4_Y6_N11 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 7.918 ns; Loc. = LCFF_X4_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 9.036 ns counter_16:inst1\|inst2~head_lut 6 COMB LCCOMB_X3_Y6_N14 3 " "Info: 6: + IC(0.748 ns) + CELL(0.370 ns) = 9.036 ns; Loc. = LCCOMB_X3_Y6_N14; Fanout = 3; COMB Node = 'counter_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.970 ns) 10.564 ns counter_16:inst1\|inst3~_emulated 7 REG LCFF_X4_Y6_N9 1 " "Info: 7: + IC(0.558 ns) + CELL(0.970 ns) = 10.564 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'counter_16:inst1\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 11.682 ns counter_16:inst1\|inst3~head_lut 8 COMB LCCOMB_X3_Y6_N12 3 " "Info: 8: + IC(0.748 ns) + CELL(0.370 ns) = 11.682 ns; Loc. = LCCOMB_X3_Y6_N12; Fanout = 3; COMB Node = 'counter_16:inst1\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.970 ns) 13.280 ns counter_16:inst\|inst~_emulated 9 REG LCFF_X2_Y6_N19 1 " "Info: 9: + IC(0.628 ns) + CELL(0.970 ns) = 13.280 ns; Loc. = LCFF_X2_Y6_N19; Fanout = 1; REG Node = 'counter_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 14.208 ns counter_16:inst\|inst~head_lut 10 COMB LCCOMB_X3_Y6_N18 3 " "Info: 10: + IC(0.722 ns) + CELL(0.206 ns) = 14.208 ns; Loc. = LCCOMB_X3_Y6_N18; Fanout = 3; COMB Node = 'counter_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.970 ns) 15.836 ns counter_16:inst\|inst1~_emulated 11 REG LCFF_X2_Y6_N17 1 " "Info: 11: + IC(0.658 ns) + CELL(0.970 ns) = 15.836 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 1; REG Node = 'counter_16:inst\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.206 ns) 16.762 ns counter_16:inst\|inst1~head_lut 12 COMB LCCOMB_X3_Y6_N24 3 " "Info: 12: + IC(0.720 ns) + CELL(0.206 ns) = 16.762 ns; Loc. = LCCOMB_X3_Y6_N24; Fanout = 3; COMB Node = 'counter_16:inst\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 18.064 ns counter_16:inst\|inst2~_emulated 13 REG LCFF_X3_Y6_N5 1 " "Info: 13: + IC(0.332 ns) + CELL(0.970 ns) = 18.064 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 1; REG Node = 'counter_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 18.869 ns counter_16:inst\|inst2~head_lut 14 COMB LCCOMB_X3_Y6_N30 3 " "Info: 14: + IC(0.435 ns) + CELL(0.370 ns) = 18.869 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 19.872 ns counter_16:inst\|inst3~_emulated 15 REG LCFF_X3_Y6_N1 1 " "Info: 15: + IC(0.337 ns) + CELL(0.666 ns) = 19.872 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.932 ns ( 49.98 % ) " "Info: Total cell delay = 9.932 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.940 ns ( 50.02 % ) " "Info: Total interconnect delay = 9.940 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.872 ns" { CLRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.872 ns" { CLRN {} CLRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.872 ns" { CLRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.872 ns" { CLRN {} CLRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.427ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.872 ns" { CLRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.872 ns" { CLRN {} CLRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PRN 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"PRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_16:inst\|inst3~_emulated counter_16:inst\|inst3~_emulated PRN 14.624 ns " "Info: Found hold time violation between source  pin or register \"counter_16:inst\|inst3~_emulated\" and destination pin or register \"counter_16:inst\|inst3~_emulated\" for clock \"PRN\" (Hold time is 14.624 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.945 ns + Largest " "Info: + Largest clock skew is 15.945 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN destination 19.917 ns + Longest register " "Info: + Longest clock path from clock \"PRN\" to destination register is 19.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_35 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 10; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 16 184 360 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.206 ns) 2.971 ns counter_16:inst1\|inst~head_lut 2 COMB LCCOMB_X3_Y6_N2 3 " "Info: 2: + IC(1.780 ns) + CELL(0.206 ns) = 2.971 ns; Loc. = LCCOMB_X3_Y6_N2; Fanout = 3; COMB Node = 'counter_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { PRN counter_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.970 ns) 4.905 ns counter_16:inst1\|inst1~_emulated 3 REG LCFF_X1_Y6_N1 1 " "Info: 3: + IC(0.964 ns) + CELL(0.970 ns) = 4.905 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 6.361 ns counter_16:inst1\|inst1~head_lut 4 COMB LCCOMB_X3_Y6_N8 3 " "Info: 4: + IC(1.086 ns) + CELL(0.370 ns) = 6.361 ns; Loc. = LCCOMB_X3_Y6_N8; Fanout = 3; COMB Node = 'counter_16:inst1\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.963 ns counter_16:inst1\|inst2~_emulated 5 REG LCFF_X4_Y6_N11 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 7.963 ns; Loc. = LCFF_X4_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 9.081 ns counter_16:inst1\|inst2~head_lut 6 COMB LCCOMB_X3_Y6_N14 3 " "Info: 6: + IC(0.748 ns) + CELL(0.370 ns) = 9.081 ns; Loc. = LCCOMB_X3_Y6_N14; Fanout = 3; COMB Node = 'counter_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.970 ns) 10.609 ns counter_16:inst1\|inst3~_emulated 7 REG LCFF_X4_Y6_N9 1 " "Info: 7: + IC(0.558 ns) + CELL(0.970 ns) = 10.609 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'counter_16:inst1\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 11.727 ns counter_16:inst1\|inst3~head_lut 8 COMB LCCOMB_X3_Y6_N12 3 " "Info: 8: + IC(0.748 ns) + CELL(0.370 ns) = 11.727 ns; Loc. = LCCOMB_X3_Y6_N12; Fanout = 3; COMB Node = 'counter_16:inst1\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.970 ns) 13.325 ns counter_16:inst\|inst~_emulated 9 REG LCFF_X2_Y6_N19 1 " "Info: 9: + IC(0.628 ns) + CELL(0.970 ns) = 13.325 ns; Loc. = LCFF_X2_Y6_N19; Fanout = 1; REG Node = 'counter_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 14.253 ns counter_16:inst\|inst~head_lut 10 COMB LCCOMB_X3_Y6_N18 3 " "Info: 10: + IC(0.722 ns) + CELL(0.206 ns) = 14.253 ns; Loc. = LCCOMB_X3_Y6_N18; Fanout = 3; COMB Node = 'counter_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.970 ns) 15.881 ns counter_16:inst\|inst1~_emulated 11 REG LCFF_X2_Y6_N17 1 " "Info: 11: + IC(0.658 ns) + CELL(0.970 ns) = 15.881 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 1; REG Node = 'counter_16:inst\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.206 ns) 16.807 ns counter_16:inst\|inst1~head_lut 12 COMB LCCOMB_X3_Y6_N24 3 " "Info: 12: + IC(0.720 ns) + CELL(0.206 ns) = 16.807 ns; Loc. = LCCOMB_X3_Y6_N24; Fanout = 3; COMB Node = 'counter_16:inst\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 18.109 ns counter_16:inst\|inst2~_emulated 13 REG LCFF_X3_Y6_N5 1 " "Info: 13: + IC(0.332 ns) + CELL(0.970 ns) = 18.109 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 1; REG Node = 'counter_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 18.914 ns counter_16:inst\|inst2~head_lut 14 COMB LCCOMB_X3_Y6_N30 3 " "Info: 14: + IC(0.435 ns) + CELL(0.370 ns) = 18.914 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 19.917 ns counter_16:inst\|inst3~_emulated 15 REG LCFF_X3_Y6_N1 1 " "Info: 15: + IC(0.337 ns) + CELL(0.666 ns) = 19.917 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.569 ns ( 48.04 % ) " "Info: Total cell delay = 9.569 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.348 ns ( 51.96 % ) " "Info: Total interconnect delay = 10.348 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.917 ns" { PRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.917 ns" { PRN {} PRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.780ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PRN source 3.972 ns - Shortest register " "Info: - Shortest clock path from clock \"PRN\" to source register is 3.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_35 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 10; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 16 184 360 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.206 ns) 2.969 ns counter_16:inst\|inst2~head_lut 2 COMB LCCOMB_X3_Y6_N30 3 " "Info: 2: + IC(1.778 ns) + CELL(0.206 ns) = 2.969 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.984 ns" { PRN counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.972 ns counter_16:inst\|inst3~_emulated 3 REG LCFF_X3_Y6_N1 1 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.972 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 46.75 % ) " "Info: Total cell delay = 1.857 ns ( 46.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 53.25 % ) " "Info: Total interconnect delay = 2.115 ns ( 53.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { PRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.972 ns" { PRN {} PRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.778ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.917 ns" { PRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.917 ns" { PRN {} PRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.780ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { PRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.972 ns" { PRN {} PRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.778ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.323 ns - Shortest register register " "Info: - Shortest register to register delay is 1.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_16:inst\|inst3~_emulated 1 REG LCFF_X3_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns counter_16:inst\|inst3~head_lut 2 COMB LCCOMB_X3_Y6_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 2; COMB Node = 'counter_16:inst\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 1.215 ns counter_16:inst\|inst3~data_lut 3 COMB LCCOMB_X3_Y6_N0 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 1.215 ns; Loc. = LCCOMB_X3_Y6_N0; Fanout = 1; COMB Node = 'counter_16:inst\|inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.323 ns counter_16:inst\|inst3~_emulated 4 REG LCFF_X3_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.323 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.30 % ) " "Info: Total cell delay = 0.520 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 60.70 % ) " "Info: Total interconnect delay = 0.803 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.427ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.917 ns" { PRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.917 ns" { PRN {} PRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.780ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { PRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.972 ns" { PRN {} PRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.778ns 0.337ns } { 0.000ns 0.985ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.427ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_16:inst\|inst3~_emulated counter_16:inst\|inst3~_emulated CLRN 14.618 ns " "Info: Found hold time violation between source  pin or register \"counter_16:inst\|inst3~_emulated\" and destination pin or register \"counter_16:inst\|inst3~_emulated\" for clock \"CLRN\" (Hold time is 14.618 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.939 ns + Largest " "Info: + Largest clock skew is 15.939 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 19.872 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 19.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLRN 1 CLK PIN_37 10 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 10; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 16 184 376 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.589 ns) 2.926 ns counter_16:inst1\|inst~head_lut 2 COMB LCCOMB_X3_Y6_N2 3 " "Info: 2: + IC(1.372 ns) + CELL(0.589 ns) = 2.926 ns; Loc. = LCCOMB_X3_Y6_N2; Fanout = 3; COMB Node = 'counter_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { CLRN counter_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.970 ns) 4.860 ns counter_16:inst1\|inst1~_emulated 3 REG LCFF_X1_Y6_N1 1 " "Info: 3: + IC(0.964 ns) + CELL(0.970 ns) = 4.860 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 6.316 ns counter_16:inst1\|inst1~head_lut 4 COMB LCCOMB_X3_Y6_N8 3 " "Info: 4: + IC(1.086 ns) + CELL(0.370 ns) = 6.316 ns; Loc. = LCCOMB_X3_Y6_N8; Fanout = 3; COMB Node = 'counter_16:inst1\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 7.918 ns counter_16:inst1\|inst2~_emulated 5 REG LCFF_X4_Y6_N11 1 " "Info: 5: + IC(0.632 ns) + CELL(0.970 ns) = 7.918 ns; Loc. = LCFF_X4_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 9.036 ns counter_16:inst1\|inst2~head_lut 6 COMB LCCOMB_X3_Y6_N14 3 " "Info: 6: + IC(0.748 ns) + CELL(0.370 ns) = 9.036 ns; Loc. = LCCOMB_X3_Y6_N14; Fanout = 3; COMB Node = 'counter_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.970 ns) 10.564 ns counter_16:inst1\|inst3~_emulated 7 REG LCFF_X4_Y6_N9 1 " "Info: 7: + IC(0.558 ns) + CELL(0.970 ns) = 10.564 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'counter_16:inst1\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 11.682 ns counter_16:inst1\|inst3~head_lut 8 COMB LCCOMB_X3_Y6_N12 3 " "Info: 8: + IC(0.748 ns) + CELL(0.370 ns) = 11.682 ns; Loc. = LCCOMB_X3_Y6_N12; Fanout = 3; COMB Node = 'counter_16:inst1\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.970 ns) 13.280 ns counter_16:inst\|inst~_emulated 9 REG LCFF_X2_Y6_N19 1 " "Info: 9: + IC(0.628 ns) + CELL(0.970 ns) = 13.280 ns; Loc. = LCFF_X2_Y6_N19; Fanout = 1; REG Node = 'counter_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 14.208 ns counter_16:inst\|inst~head_lut 10 COMB LCCOMB_X3_Y6_N18 3 " "Info: 10: + IC(0.722 ns) + CELL(0.206 ns) = 14.208 ns; Loc. = LCCOMB_X3_Y6_N18; Fanout = 3; COMB Node = 'counter_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.970 ns) 15.836 ns counter_16:inst\|inst1~_emulated 11 REG LCFF_X2_Y6_N17 1 " "Info: 11: + IC(0.658 ns) + CELL(0.970 ns) = 15.836 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 1; REG Node = 'counter_16:inst\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.206 ns) 16.762 ns counter_16:inst\|inst1~head_lut 12 COMB LCCOMB_X3_Y6_N24 3 " "Info: 12: + IC(0.720 ns) + CELL(0.206 ns) = 16.762 ns; Loc. = LCCOMB_X3_Y6_N24; Fanout = 3; COMB Node = 'counter_16:inst\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 18.064 ns counter_16:inst\|inst2~_emulated 13 REG LCFF_X3_Y6_N5 1 " "Info: 13: + IC(0.332 ns) + CELL(0.970 ns) = 18.064 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 1; REG Node = 'counter_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 18.869 ns counter_16:inst\|inst2~head_lut 14 COMB LCCOMB_X3_Y6_N30 3 " "Info: 14: + IC(0.435 ns) + CELL(0.370 ns) = 18.869 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 19.872 ns counter_16:inst\|inst3~_emulated 15 REG LCFF_X3_Y6_N1 1 " "Info: 15: + IC(0.337 ns) + CELL(0.666 ns) = 19.872 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.932 ns ( 49.98 % ) " "Info: Total cell delay = 9.932 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.940 ns ( 50.02 % ) " "Info: Total interconnect delay = 9.940 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.872 ns" { CLRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.872 ns" { CLRN {} CLRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 3.933 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 3.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLRN 1 CLK PIN_37 10 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 10; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 16 184 376 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.589 ns) 2.930 ns counter_16:inst\|inst2~head_lut 2 COMB LCCOMB_X3_Y6_N30 3 " "Info: 2: + IC(1.376 ns) + CELL(0.589 ns) = 2.930 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { CLRN counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.933 ns counter_16:inst\|inst3~_emulated 3 REG LCFF_X3_Y6_N1 1 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.933 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.220 ns ( 56.45 % ) " "Info: Total cell delay = 2.220 ns ( 56.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 43.55 % ) " "Info: Total interconnect delay = 1.713 ns ( 43.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.872 ns" { CLRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.872 ns" { CLRN {} CLRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.323 ns - Shortest register register " "Info: - Shortest register to register delay is 1.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_16:inst\|inst3~_emulated 1 REG LCFF_X3_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns counter_16:inst\|inst3~head_lut 2 COMB LCCOMB_X3_Y6_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 2; COMB Node = 'counter_16:inst\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 1.215 ns counter_16:inst\|inst3~data_lut 3 COMB LCCOMB_X3_Y6_N0 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 1.215 ns; Loc. = LCCOMB_X3_Y6_N0; Fanout = 1; COMB Node = 'counter_16:inst\|inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.323 ns counter_16:inst\|inst3~_emulated 4 REG LCFF_X3_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.323 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.30 % ) " "Info: Total cell delay = 0.520 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 60.70 % ) " "Info: Total interconnect delay = 0.803 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.427ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.872 ns" { CLRN counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.872 ns" { CLRN {} CLRN~combout {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.372ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.427ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "counter_16:inst\|inst3~_emulated PRN CLRN 4.120 ns register " "Info: tsu for register \"counter_16:inst\|inst3~_emulated\" (data pin = \"PRN\", clock pin = \"CLRN\") is 4.120 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.093 ns + Longest pin register " "Info: + Longest pin to register delay is 8.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_35 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 10; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 16 184 360 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.048 ns) + CELL(0.370 ns) 7.403 ns counter_16:inst\|inst3~head_lut 2 COMB LCCOMB_X3_Y6_N26 2 " "Info: 2: + IC(6.048 ns) + CELL(0.370 ns) = 7.403 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 2; COMB Node = 'counter_16:inst\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.418 ns" { PRN counter_16:inst|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 7.985 ns counter_16:inst\|inst3~data_lut 3 COMB LCCOMB_X3_Y6_N0 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 7.985 ns; Loc. = LCCOMB_X3_Y6_N0; Fanout = 1; COMB Node = 'counter_16:inst\|inst3~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.093 ns counter_16:inst\|inst3~_emulated 4 REG LCFF_X3_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.093 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 20.62 % ) " "Info: Total cell delay = 1.669 ns ( 20.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.424 ns ( 79.38 % ) " "Info: Total interconnect delay = 6.424 ns ( 79.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.093 ns" { PRN counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.093 ns" { PRN {} PRN~combout {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 6.048ns 0.376ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 3.933 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to destination register is 3.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLRN 1 CLK PIN_37 10 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 10; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 16 184 376 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.589 ns) 2.930 ns counter_16:inst\|inst2~head_lut 2 COMB LCCOMB_X3_Y6_N30 3 " "Info: 2: + IC(1.376 ns) + CELL(0.589 ns) = 2.930 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { CLRN counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 3.933 ns counter_16:inst\|inst3~_emulated 3 REG LCFF_X3_Y6_N1 1 " "Info: 3: + IC(0.337 ns) + CELL(0.666 ns) = 3.933 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.220 ns ( 56.45 % ) " "Info: Total cell delay = 2.220 ns ( 56.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 43.55 % ) " "Info: Total interconnect delay = 1.713 ns ( 43.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.093 ns" { PRN counter_16:inst|inst3~head_lut counter_16:inst|inst3~data_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.093 ns" { PRN {} PRN~combout {} counter_16:inst|inst3~head_lut {} counter_16:inst|inst3~data_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 6.048ns 0.376ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.933 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.337ns } { 0.000ns 0.965ns 0.589ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q7 counter_16:inst\|inst3~_emulated 27.510 ns register " "Info: tco from clock \"CP\" to destination pin \"Q7\" through register \"counter_16:inst\|inst3~_emulated\" is 27.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 21.645 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 21.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CP 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 328 16 184 344 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.970 ns) 3.259 ns counter_16:inst1\|inst~_emulated 2 REG LCFF_X1_Y6_N11 1 " "Info: 2: + IC(1.324 ns) + CELL(0.970 ns) = 3.259 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { CP counter_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 4.699 ns counter_16:inst1\|inst~head_lut 3 COMB LCCOMB_X3_Y6_N2 3 " "Info: 3: + IC(1.070 ns) + CELL(0.370 ns) = 4.699 ns; Loc. = LCCOMB_X3_Y6_N2; Fanout = 3; COMB Node = 'counter_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.970 ns) 6.633 ns counter_16:inst1\|inst1~_emulated 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.964 ns) + CELL(0.970 ns) = 6.633 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 8.089 ns counter_16:inst1\|inst1~head_lut 5 COMB LCCOMB_X3_Y6_N8 3 " "Info: 5: + IC(1.086 ns) + CELL(0.370 ns) = 8.089 ns; Loc. = LCCOMB_X3_Y6_N8; Fanout = 3; COMB Node = 'counter_16:inst1\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 9.691 ns counter_16:inst1\|inst2~_emulated 6 REG LCFF_X4_Y6_N11 1 " "Info: 6: + IC(0.632 ns) + CELL(0.970 ns) = 9.691 ns; Loc. = LCFF_X4_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 10.809 ns counter_16:inst1\|inst2~head_lut 7 COMB LCCOMB_X3_Y6_N14 3 " "Info: 7: + IC(0.748 ns) + CELL(0.370 ns) = 10.809 ns; Loc. = LCCOMB_X3_Y6_N14; Fanout = 3; COMB Node = 'counter_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.970 ns) 12.337 ns counter_16:inst1\|inst3~_emulated 8 REG LCFF_X4_Y6_N9 1 " "Info: 8: + IC(0.558 ns) + CELL(0.970 ns) = 12.337 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'counter_16:inst1\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 13.455 ns counter_16:inst1\|inst3~head_lut 9 COMB LCCOMB_X3_Y6_N12 3 " "Info: 9: + IC(0.748 ns) + CELL(0.370 ns) = 13.455 ns; Loc. = LCCOMB_X3_Y6_N12; Fanout = 3; COMB Node = 'counter_16:inst1\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.970 ns) 15.053 ns counter_16:inst\|inst~_emulated 10 REG LCFF_X2_Y6_N19 1 " "Info: 10: + IC(0.628 ns) + CELL(0.970 ns) = 15.053 ns; Loc. = LCFF_X2_Y6_N19; Fanout = 1; REG Node = 'counter_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 15.981 ns counter_16:inst\|inst~head_lut 11 COMB LCCOMB_X3_Y6_N18 3 " "Info: 11: + IC(0.722 ns) + CELL(0.206 ns) = 15.981 ns; Loc. = LCCOMB_X3_Y6_N18; Fanout = 3; COMB Node = 'counter_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.970 ns) 17.609 ns counter_16:inst\|inst1~_emulated 12 REG LCFF_X2_Y6_N17 1 " "Info: 12: + IC(0.658 ns) + CELL(0.970 ns) = 17.609 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 1; REG Node = 'counter_16:inst\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.206 ns) 18.535 ns counter_16:inst\|inst1~head_lut 13 COMB LCCOMB_X3_Y6_N24 3 " "Info: 13: + IC(0.720 ns) + CELL(0.206 ns) = 18.535 ns; Loc. = LCCOMB_X3_Y6_N24; Fanout = 3; COMB Node = 'counter_16:inst\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 19.837 ns counter_16:inst\|inst2~_emulated 14 REG LCFF_X3_Y6_N5 1 " "Info: 14: + IC(0.332 ns) + CELL(0.970 ns) = 19.837 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 1; REG Node = 'counter_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 20.642 ns counter_16:inst\|inst2~head_lut 15 COMB LCCOMB_X3_Y6_N30 3 " "Info: 15: + IC(0.435 ns) + CELL(0.370 ns) = 20.642 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.666 ns) 21.645 ns counter_16:inst\|inst3~_emulated 16 REG LCFF_X3_Y6_N1 1 " "Info: 16: + IC(0.337 ns) + CELL(0.666 ns) = 21.645 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.683 ns ( 49.36 % ) " "Info: Total cell delay = 10.683 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.962 ns ( 50.64 % ) " "Info: Total interconnect delay = 10.962 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.645 ns" { CP counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.645 ns" { CP {} CP~combout {} counter_16:inst1|inst~_emulated {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.324ns 1.070ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.965ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.561 ns + Longest register pin " "Info: + Longest register to pin delay is 5.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_16:inst\|inst3~_emulated 1 REG LCFF_X3_Y6_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns counter_16:inst\|inst3~head_lut 2 COMB LCCOMB_X3_Y6_N26 2 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 2; COMB Node = 'counter_16:inst\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(3.286 ns) 5.561 ns Q7 3 PIN PIN_57 0 " "Info: 3: + IC(1.642 ns) + CELL(3.286 ns) = 5.561 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'Q7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { counter_16:inst|inst3~head_lut Q7 } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 96 608 784 112 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.492 ns ( 62.79 % ) " "Info: Total cell delay = 3.492 ns ( 62.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 37.21 % ) " "Info: Total interconnect delay = 2.069 ns ( 37.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut Q7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} Q7 {} } { 0.000ns 0.427ns 1.642ns } { 0.000ns 0.206ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.645 ns" { CP counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated counter_16:inst|inst2~head_lut counter_16:inst|inst3~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.645 ns" { CP {} CP~combout {} counter_16:inst1|inst~_emulated {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst3~_emulated {} } { 0.000ns 0.000ns 1.324ns 1.070ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns 0.435ns 0.337ns } { 0.000ns 0.965ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { counter_16:inst|inst3~_emulated counter_16:inst|inst3~head_lut Q7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { counter_16:inst|inst3~_emulated {} counter_16:inst|inst3~head_lut {} Q7 {} } { 0.000ns 0.427ns 1.642ns } { 0.000ns 0.206ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "PRN Q7 12.331 ns Longest " "Info: Longest tpd from source pin \"PRN\" to destination pin \"Q7\" is 12.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns PRN 1 CLK PIN_35 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 10; CLK Node = 'PRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 344 16 184 360 "PRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.048 ns) + CELL(0.370 ns) 7.403 ns counter_16:inst\|inst3~head_lut 2 COMB LCCOMB_X3_Y6_N26 2 " "Info: 2: + IC(6.048 ns) + CELL(0.370 ns) = 7.403 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 2; COMB Node = 'counter_16:inst\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.418 ns" { PRN counter_16:inst|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(3.286 ns) 12.331 ns Q7 3 PIN PIN_57 0 " "Info: 3: + IC(1.642 ns) + CELL(3.286 ns) = 12.331 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'Q7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { counter_16:inst|inst3~head_lut Q7 } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 96 608 784 112 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.641 ns ( 37.64 % ) " "Info: Total cell delay = 4.641 ns ( 37.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.690 ns ( 62.36 % ) " "Info: Total interconnect delay = 7.690 ns ( 62.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "12.331 ns" { PRN counter_16:inst|inst3~head_lut Q7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "12.331 ns" { PRN {} PRN~combout {} counter_16:inst|inst3~head_lut {} Q7 {} } { 0.000ns 0.000ns 6.048ns 1.642ns } { 0.000ns 0.985ns 0.370ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_16:inst\|inst2~_emulated CLRN CP 16.217 ns register " "Info: th for register \"counter_16:inst\|inst2~_emulated\" (data pin = \"CLRN\", clock pin = \"CP\") is 16.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 19.533 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 19.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CP 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 328 16 184 344 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.970 ns) 3.259 ns counter_16:inst1\|inst~_emulated 2 REG LCFF_X1_Y6_N11 1 " "Info: 2: + IC(1.324 ns) + CELL(0.970 ns) = 3.259 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { CP counter_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 4.699 ns counter_16:inst1\|inst~head_lut 3 COMB LCCOMB_X3_Y6_N2 3 " "Info: 3: + IC(1.070 ns) + CELL(0.370 ns) = 4.699 ns; Loc. = LCCOMB_X3_Y6_N2; Fanout = 3; COMB Node = 'counter_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.970 ns) 6.633 ns counter_16:inst1\|inst1~_emulated 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.964 ns) + CELL(0.970 ns) = 6.633 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'counter_16:inst1\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.370 ns) 8.089 ns counter_16:inst1\|inst1~head_lut 5 COMB LCCOMB_X3_Y6_N8 3 " "Info: 5: + IC(1.086 ns) + CELL(0.370 ns) = 8.089 ns; Loc. = LCCOMB_X3_Y6_N8; Fanout = 3; COMB Node = 'counter_16:inst1\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.970 ns) 9.691 ns counter_16:inst1\|inst2~_emulated 6 REG LCFF_X4_Y6_N11 1 " "Info: 6: + IC(0.632 ns) + CELL(0.970 ns) = 9.691 ns; Loc. = LCFF_X4_Y6_N11; Fanout = 1; REG Node = 'counter_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 10.809 ns counter_16:inst1\|inst2~head_lut 7 COMB LCCOMB_X3_Y6_N14 3 " "Info: 7: + IC(0.748 ns) + CELL(0.370 ns) = 10.809 ns; Loc. = LCCOMB_X3_Y6_N14; Fanout = 3; COMB Node = 'counter_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.970 ns) 12.337 ns counter_16:inst1\|inst3~_emulated 8 REG LCFF_X4_Y6_N9 1 " "Info: 8: + IC(0.558 ns) + CELL(0.970 ns) = 12.337 ns; Loc. = LCFF_X4_Y6_N9; Fanout = 1; REG Node = 'counter_16:inst1\|inst3~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 13.455 ns counter_16:inst1\|inst3~head_lut 9 COMB LCCOMB_X3_Y6_N12 3 " "Info: 9: + IC(0.748 ns) + CELL(0.370 ns) = 13.455 ns; Loc. = LCCOMB_X3_Y6_N12; Fanout = 3; COMB Node = 'counter_16:inst1\|inst3~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 928 992 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.970 ns) 15.053 ns counter_16:inst\|inst~_emulated 10 REG LCFF_X2_Y6_N19 1 " "Info: 10: + IC(0.628 ns) + CELL(0.970 ns) = 15.053 ns; Loc. = LCFF_X2_Y6_N19; Fanout = 1; REG Node = 'counter_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 15.981 ns counter_16:inst\|inst~head_lut 11 COMB LCCOMB_X3_Y6_N18 3 " "Info: 11: + IC(0.722 ns) + CELL(0.206 ns) = 15.981 ns; Loc. = LCCOMB_X3_Y6_N18; Fanout = 3; COMB Node = 'counter_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 272 336 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.970 ns) 17.609 ns counter_16:inst\|inst1~_emulated 12 REG LCFF_X2_Y6_N17 1 " "Info: 12: + IC(0.658 ns) + CELL(0.970 ns) = 17.609 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 1; REG Node = 'counter_16:inst\|inst1~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.206 ns) 18.535 ns counter_16:inst\|inst1~head_lut 13 COMB LCCOMB_X3_Y6_N24 3 " "Info: 13: + IC(0.720 ns) + CELL(0.206 ns) = 18.535 ns; Loc. = LCCOMB_X3_Y6_N24; Fanout = 3; COMB Node = 'counter_16:inst\|inst1~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 488 552 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.666 ns) 19.533 ns counter_16:inst\|inst2~_emulated 14 REG LCFF_X3_Y6_N5 1 " "Info: 14: + IC(0.332 ns) + CELL(0.666 ns) = 19.533 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 1; REG Node = 'counter_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.343 ns ( 47.83 % ) " "Info: Total cell delay = 9.343 ns ( 47.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.190 ns ( 52.17 % ) " "Info: Total interconnect delay = 10.190 ns ( 52.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.533 ns" { CP counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.533 ns" { CP {} CP~combout {} counter_16:inst1|inst~_emulated {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns 1.070ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns } { 0.000ns 0.965ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.622 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLRN 1 CLK PIN_37 10 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 10; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_256.bdf" { { 360 16 184 376 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.589 ns) 2.930 ns counter_16:inst\|inst2~head_lut 2 COMB LCCOMB_X3_Y6_N30 3 " "Info: 2: + IC(1.376 ns) + CELL(0.589 ns) = 2.930 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 3; COMB Node = 'counter_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { CLRN counter_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.514 ns counter_16:inst\|inst2~data_lut 3 COMB LCCOMB_X3_Y6_N4 1 " "Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 3.514 ns; Loc. = LCCOMB_X3_Y6_N4; Fanout = 1; COMB Node = 'counter_16:inst\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { counter_16:inst|inst2~head_lut counter_16:inst|inst2~data_lut } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.622 ns counter_16:inst\|inst2~_emulated 4 REG LCFF_X3_Y6_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.622 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 1; REG Node = 'counter_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_16:inst|inst2~data_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/counter_16.bdf" { { 200 712 776 280 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.868 ns ( 51.57 % ) " "Info: Total cell delay = 1.868 ns ( 51.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.754 ns ( 48.43 % ) " "Info: Total interconnect delay = 1.754 ns ( 48.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.622 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst2~data_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.622 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst2~data_lut {} counter_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.378ns 0.000ns } { 0.000ns 0.965ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.533 ns" { CP counter_16:inst1|inst~_emulated counter_16:inst1|inst~head_lut counter_16:inst1|inst1~_emulated counter_16:inst1|inst1~head_lut counter_16:inst1|inst2~_emulated counter_16:inst1|inst2~head_lut counter_16:inst1|inst3~_emulated counter_16:inst1|inst3~head_lut counter_16:inst|inst~_emulated counter_16:inst|inst~head_lut counter_16:inst|inst1~_emulated counter_16:inst|inst1~head_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.533 ns" { CP {} CP~combout {} counter_16:inst1|inst~_emulated {} counter_16:inst1|inst~head_lut {} counter_16:inst1|inst1~_emulated {} counter_16:inst1|inst1~head_lut {} counter_16:inst1|inst2~_emulated {} counter_16:inst1|inst2~head_lut {} counter_16:inst1|inst3~_emulated {} counter_16:inst1|inst3~head_lut {} counter_16:inst|inst~_emulated {} counter_16:inst|inst~head_lut {} counter_16:inst|inst1~_emulated {} counter_16:inst|inst1~head_lut {} counter_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 1.324ns 1.070ns 0.964ns 1.086ns 0.632ns 0.748ns 0.558ns 0.748ns 0.628ns 0.722ns 0.658ns 0.720ns 0.332ns } { 0.000ns 0.965ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.622 ns" { CLRN counter_16:inst|inst2~head_lut counter_16:inst|inst2~data_lut counter_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.622 ns" { CLRN {} CLRN~combout {} counter_16:inst|inst2~head_lut {} counter_16:inst|inst2~data_lut {} counter_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.378ns 0.000ns } { 0.000ns 0.965ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:49:02 2022 " "Info: Processing ended: Mon Mar 14 20:49:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 20:49:03 2022 " "Info: Processing started: Mon Mar 14 20:49:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off counter_256 -c counter_256 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off counter_256 -c counter_256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "counter_256.vho counter_256_vhd.sdo D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/simulation/modelsim/ simulation " "Info: Generated files \"counter_256.vho\" and \"counter_256_vhd.sdo\" in directory \"D:/JiSuanJiZuZhiYuJieGou/Experiment2/counter_256/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 20:49:04 2022 " "Info: Processing ended: Mon Mar 14 20:49:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Info: Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
