Determining the location of the ModelSim executable...

Using: /opt/altera/17.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RAM -c RAM --vector_source="/home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/Waveform1.vwf" --testbench_file="/home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/simulation/qsim/Waveform1.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Mon Apr 23 17:34:05 2018Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RAM -c RAM --vector_source=/home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/Waveform1.vwf --testbench_file=/home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/simulation/qsim/Waveform1.vwf.vtInfo (119006): Selected device 5CSEMA5F31C6 for design "RAM"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
n writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/simulation/qsim/" RAM -c RAM

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Mon Apr 23 17:34:06 2018Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/simulation/qsim/ RAM -c RAMInfo (119006): Selected device 5CSEMA5F31C6 for design "RAM"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file RAM.vo in folder "/home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1270 megabytes    Info: Processing ended: Mon Apr 23 17:34:09 2018    Info: Elapsed time: 00:00:03    Info: Total CPU time (on all processors): 00:00:03
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/simulation/qsim/RAM.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/altera/17.1/modelsim_ase/linuxaloem//vsim -c -do RAM.do

Reading pref.tcl
# 10.5b
# do RAM.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:10 on Apr 23,2018# vlog -work work RAM.vo 
# -- Compiling module ram
# 
# Top level modules:# 	ram
# End time: 17:34:12 on Apr 23,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Apr 23,2018# vlog -work work Waveform1.vwf.vt 
# -- Compiling module ram_vlg_vec_tst
# 
# Top level modules:# 	ram_vlg_vec_tst
# End time: 17:34:15 on Apr 23,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ram_vlg_vec_tst # Start time: 17:34:15 on Apr 23,2018# Loading work.ram_vlg_vec_tst# Loading work.ram# Loading altera_ver.dffeas# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: Design size of 42672 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Simulation time: 0 ps
# ** Note: $finish    : Waveform1.vwf.vt(50)#    Time: 800 ns  Iteration: 0  Instance: /ram_vlg_vec_tst
# End time: 17:34:20 on Apr 23,2018, Elapsed time: 0:00:05# Errors: 0, Warnings: 2
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/Waveform1.vwf...

Reading /home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/simulation/qsim/RAM.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/ec2015/ra165457/Desktop/MC613/Lab09/RAM/simulation/qsim/RAM_20180423173420.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.