<stg><name>myproject_axi</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:6  %in_local_V_data_0_V = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="20" op_0_bw="64">
<![CDATA[
codeRepl:9  %out_local_V_data_0_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="20" op_0_bw="64">
<![CDATA[
codeRepl:12  %out_local_V_data_1_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="out_local_V_data_1_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="20" op_0_bw="64">
<![CDATA[
codeRepl:15  %out_local_V_data_2_V = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="out_local_V_data_2_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="20" op_0_bw="64">
<![CDATA[
codeRepl:18  %tmp_data_V_0 = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="20" op_0_bw="64">
<![CDATA[
codeRepl:19  %tmp_data_V_1 = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="20" op_0_bw="64">
<![CDATA[
codeRepl:20  %tmp_data_V_2 = alloca i20, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="2" lat="2">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="8" op_3_bw="32">
<![CDATA[
codeRepl:24  %is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc421(i1* %in_last_V, i8* %in_local_V_data_0_V, float* %in_data)

]]></Node>
<StgValue><ssdm name="is_last_0_i_loc_channel"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="2">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="8" op_3_bw="32">
<![CDATA[
codeRepl:24  %is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc421(i1* %in_last_V, i8* %in_local_V_data_0_V, float* %in_data)

]]></Node>
<StgValue><ssdm name="is_last_0_i_loc_channel"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="20" op_36_bw="20" op_37_bw="20" op_38_bw="20" op_39_bw="20" op_40_bw="20" op_41_bw="20" op_42_bw="20" op_43_bw="20" op_44_bw="20" op_45_bw="20" op_46_bw="20" op_47_bw="20" op_48_bw="20" op_49_bw="20" op_50_bw="20" op_51_bw="20" op_52_bw="20" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="20" op_58_bw="20" op_59_bw="20" op_60_bw="20" op_61_bw="20" op_62_bw="20" op_63_bw="20" op_64_bw="20" op_65_bw="20" op_66_bw="20" op_67_bw="20" op_68_bw="20" op_69_bw="20" op_70_bw="20" op_71_bw="20" op_72_bw="20" op_73_bw="20" op_74_bw="20" op_75_bw="20" op_76_bw="20" op_77_bw="20" op_78_bw="20" op_79_bw="20" op_80_bw="20" op_81_bw="20" op_82_bw="20" op_83_bw="20" op_84_bw="20" op_85_bw="20" op_86_bw="20" op_87_bw="20" op_88_bw="20" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="20" op_94_bw="20" op_95_bw="20" op_96_bw="20" op_97_bw="20" op_98_bw="20" op_99_bw="20" op_100_bw="20" op_101_bw="20" op_102_bw="20" op_103_bw="20" op_104_bw="20" op_105_bw="20" op_106_bw="20" op_107_bw="20" op_108_bw="20" op_109_bw="20" op_110_bw="20" op_111_bw="20" op_112_bw="20" op_113_bw="20" op_114_bw="20" op_115_bw="20" op_116_bw="20" op_117_bw="20" op_118_bw="20" op_119_bw="20" op_120_bw="20" op_121_bw="20" op_122_bw="20" op_123_bw="20" op_124_bw="20" op_125_bw="20" op_126_bw="20" op_127_bw="20" op_128_bw="20" op_129_bw="20" op_130_bw="20" op_131_bw="20" op_132_bw="20" op_133_bw="20" op_134_bw="20" op_135_bw="20" op_136_bw="20" op_137_bw="20" op_138_bw="20" op_139_bw="20" op_140_bw="20" op_141_bw="20" op_142_bw="20" op_143_bw="20" op_144_bw="20" op_145_bw="20" op_146_bw="20" op_147_bw="20" op_148_bw="20" op_149_bw="20" op_150_bw="20" op_151_bw="20" op_152_bw="20" op_153_bw="20" op_154_bw="20" op_155_bw="20" op_156_bw="20" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="20" op_162_bw="20" op_163_bw="20" op_164_bw="20" op_165_bw="20" op_166_bw="20" op_167_bw="20" op_168_bw="20" op_169_bw="20" op_170_bw="20" op_171_bw="20" op_172_bw="20" op_173_bw="20" op_174_bw="20" op_175_bw="20" op_176_bw="20" op_177_bw="20" op_178_bw="20" op_179_bw="20" op_180_bw="20" op_181_bw="20" op_182_bw="20" op_183_bw="20" op_184_bw="20" op_185_bw="20" op_186_bw="20" op_187_bw="20" op_188_bw="20" op_189_bw="20" op_190_bw="20" op_191_bw="20" op_192_bw="20" op_193_bw="20" op_194_bw="20" op_195_bw="20" op_196_bw="20" op_197_bw="20" op_198_bw="20" op_199_bw="20" op_200_bw="20" op_201_bw="20" op_202_bw="20" op_203_bw="20" op_204_bw="20" op_205_bw="20" op_206_bw="20" op_207_bw="20" op_208_bw="20" op_209_bw="20" op_210_bw="20" op_211_bw="20" op_212_bw="20" op_213_bw="20" op_214_bw="20" op_215_bw="20" op_216_bw="20" op_217_bw="20" op_218_bw="20" op_219_bw="20" op_220_bw="20" op_221_bw="20" op_222_bw="20" op_223_bw="20" op_224_bw="20" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="20" op_230_bw="20" op_231_bw="20" op_232_bw="20" op_233_bw="20" op_234_bw="20" op_235_bw="20" op_236_bw="20" op_237_bw="20" op_238_bw="20" op_239_bw="20" op_240_bw="20" op_241_bw="20" op_242_bw="20" op_243_bw="20" op_244_bw="20" op_245_bw="20" op_246_bw="20" op_247_bw="20" op_248_bw="20" op_249_bw="20" op_250_bw="20" op_251_bw="20" op_252_bw="20" op_253_bw="20" op_254_bw="20" op_255_bw="20" op_256_bw="20" op_257_bw="20" op_258_bw="20" op_259_bw="20" op_260_bw="20" op_261_bw="20" op_262_bw="20" op_263_bw="20" op_264_bw="20" op_265_bw="20" op_266_bw="20" op_267_bw="20" op_268_bw="20" op_269_bw="20" op_270_bw="20" op_271_bw="20" op_272_bw="20" op_273_bw="20" op_274_bw="20" op_275_bw="20" op_276_bw="20" op_277_bw="20" op_278_bw="20" op_279_bw="20" op_280_bw="20" op_281_bw="20" op_282_bw="20" op_283_bw="20" op_284_bw="20" op_285_bw="20" op_286_bw="20" op_287_bw="20" op_288_bw="20" op_289_bw="20" op_290_bw="20" op_291_bw="20" op_292_bw="20" op_293_bw="17" op_294_bw="18" op_295_bw="1" op_296_bw="1">
<![CDATA[
codeRepl:25  call fastcc void @myproject(i8* %in_local_V_data_0_V, i20* %out_local_V_data_0_V, i20* %out_local_V_data_1_V, i20* %out_local_V_data_2_V)

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="20" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="20" op_22_bw="20" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="20" op_27_bw="20" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="20" op_36_bw="20" op_37_bw="20" op_38_bw="20" op_39_bw="20" op_40_bw="20" op_41_bw="20" op_42_bw="20" op_43_bw="20" op_44_bw="20" op_45_bw="20" op_46_bw="20" op_47_bw="20" op_48_bw="20" op_49_bw="20" op_50_bw="20" op_51_bw="20" op_52_bw="20" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="20" op_58_bw="20" op_59_bw="20" op_60_bw="20" op_61_bw="20" op_62_bw="20" op_63_bw="20" op_64_bw="20" op_65_bw="20" op_66_bw="20" op_67_bw="20" op_68_bw="20" op_69_bw="20" op_70_bw="20" op_71_bw="20" op_72_bw="20" op_73_bw="20" op_74_bw="20" op_75_bw="20" op_76_bw="20" op_77_bw="20" op_78_bw="20" op_79_bw="20" op_80_bw="20" op_81_bw="20" op_82_bw="20" op_83_bw="20" op_84_bw="20" op_85_bw="20" op_86_bw="20" op_87_bw="20" op_88_bw="20" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="20" op_94_bw="20" op_95_bw="20" op_96_bw="20" op_97_bw="20" op_98_bw="20" op_99_bw="20" op_100_bw="20" op_101_bw="20" op_102_bw="20" op_103_bw="20" op_104_bw="20" op_105_bw="20" op_106_bw="20" op_107_bw="20" op_108_bw="20" op_109_bw="20" op_110_bw="20" op_111_bw="20" op_112_bw="20" op_113_bw="20" op_114_bw="20" op_115_bw="20" op_116_bw="20" op_117_bw="20" op_118_bw="20" op_119_bw="20" op_120_bw="20" op_121_bw="20" op_122_bw="20" op_123_bw="20" op_124_bw="20" op_125_bw="20" op_126_bw="20" op_127_bw="20" op_128_bw="20" op_129_bw="20" op_130_bw="20" op_131_bw="20" op_132_bw="20" op_133_bw="20" op_134_bw="20" op_135_bw="20" op_136_bw="20" op_137_bw="20" op_138_bw="20" op_139_bw="20" op_140_bw="20" op_141_bw="20" op_142_bw="20" op_143_bw="20" op_144_bw="20" op_145_bw="20" op_146_bw="20" op_147_bw="20" op_148_bw="20" op_149_bw="20" op_150_bw="20" op_151_bw="20" op_152_bw="20" op_153_bw="20" op_154_bw="20" op_155_bw="20" op_156_bw="20" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="20" op_162_bw="20" op_163_bw="20" op_164_bw="20" op_165_bw="20" op_166_bw="20" op_167_bw="20" op_168_bw="20" op_169_bw="20" op_170_bw="20" op_171_bw="20" op_172_bw="20" op_173_bw="20" op_174_bw="20" op_175_bw="20" op_176_bw="20" op_177_bw="20" op_178_bw="20" op_179_bw="20" op_180_bw="20" op_181_bw="20" op_182_bw="20" op_183_bw="20" op_184_bw="20" op_185_bw="20" op_186_bw="20" op_187_bw="20" op_188_bw="20" op_189_bw="20" op_190_bw="20" op_191_bw="20" op_192_bw="20" op_193_bw="20" op_194_bw="20" op_195_bw="20" op_196_bw="20" op_197_bw="20" op_198_bw="20" op_199_bw="20" op_200_bw="20" op_201_bw="20" op_202_bw="20" op_203_bw="20" op_204_bw="20" op_205_bw="20" op_206_bw="20" op_207_bw="20" op_208_bw="20" op_209_bw="20" op_210_bw="20" op_211_bw="20" op_212_bw="20" op_213_bw="20" op_214_bw="20" op_215_bw="20" op_216_bw="20" op_217_bw="20" op_218_bw="20" op_219_bw="20" op_220_bw="20" op_221_bw="20" op_222_bw="20" op_223_bw="20" op_224_bw="20" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="20" op_230_bw="20" op_231_bw="20" op_232_bw="20" op_233_bw="20" op_234_bw="20" op_235_bw="20" op_236_bw="20" op_237_bw="20" op_238_bw="20" op_239_bw="20" op_240_bw="20" op_241_bw="20" op_242_bw="20" op_243_bw="20" op_244_bw="20" op_245_bw="20" op_246_bw="20" op_247_bw="20" op_248_bw="20" op_249_bw="20" op_250_bw="20" op_251_bw="20" op_252_bw="20" op_253_bw="20" op_254_bw="20" op_255_bw="20" op_256_bw="20" op_257_bw="20" op_258_bw="20" op_259_bw="20" op_260_bw="20" op_261_bw="20" op_262_bw="20" op_263_bw="20" op_264_bw="20" op_265_bw="20" op_266_bw="20" op_267_bw="20" op_268_bw="20" op_269_bw="20" op_270_bw="20" op_271_bw="20" op_272_bw="20" op_273_bw="20" op_274_bw="20" op_275_bw="20" op_276_bw="20" op_277_bw="20" op_278_bw="20" op_279_bw="20" op_280_bw="20" op_281_bw="20" op_282_bw="20" op_283_bw="20" op_284_bw="20" op_285_bw="20" op_286_bw="20" op_287_bw="20" op_288_bw="20" op_289_bw="20" op_290_bw="20" op_291_bw="20" op_292_bw="20" op_293_bw="17" op_294_bw="18" op_295_bw="1" op_296_bw="1">
<![CDATA[
codeRepl:25  call fastcc void @myproject(i8* %in_local_V_data_0_V, i20* %out_local_V_data_0_V, i20* %out_local_V_data_1_V, i20* %out_local_V_data_2_V)

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="21" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:26  call fastcc void @Block_myproject_axi_.exit27_proc(i20* %out_local_V_data_0_V, i20* %out_local_V_data_1_V, i20* %out_local_V_data_2_V, i20* %tmp_data_V_0, i20* %tmp_data_V_1, i20* %tmp_data_V_2)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="22" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:27  call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i20* %tmp_data_V_0, i20* %tmp_data_V_1, i20* %tmp_data_V_2)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="23" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="20" op_5_bw="20" op_6_bw="20" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:27  call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i20* %tmp_data_V_0, i20* %tmp_data_V_1, i20* %tmp_data_V_2)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="24" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln8"/></StgValue>
</operation>

<operation id="25" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_data), !map !330

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !336

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_data), !map !340

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !346

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16384, i32 16384, i8* %in_local_V_data_0_V, i8* %in_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
codeRepl:10  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i20* %out_local_V_data_0_V, i20* %out_local_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
codeRepl:13  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i20* %out_local_V_data_1_V, i20* %out_local_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="20" op_8_bw="20">
<![CDATA[
codeRepl:16  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i20* %out_local_V_data_2_V, i20* %out_local_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(float* %in_data, i1* %in_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(float* %out_data, i1* %out_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0">
<![CDATA[
codeRepl:28  ret void

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
