<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
<meta content="de-ch" http-equiv="Content-Language" />
<meta content="text/html; charset=utf-8" http-equiv="Content-Type" />
<title>design ideas</title>
<style type="text/css">
.auto-style1 {
	font-size: x-large;
	text-decoration: underline;
}
</style>
</head>

<body style="background-color: #ECFFD9">



<div id="layer1" style="position: absolute; width: 614px; height: 473px; z-index: 1; left: 18px; top: 36px">
	<span class="auto-style1"><strong>design ideas</strong></span><br />
	<br />
	<br />
	<a href="ideas.pdf" target="_blank" >a simple scratch diagram</a><br />
	<br />
	The rather simple scratch diagram shows a "memory interface" to the fpga. 
	Each triacdriver has got it's own address and the triac trigger delay can be 
	entered by a ten bit positive integer in the range of a 0 to 1024. A half 
	cycle of AC (10 mSecs in our 220 V public current) is divided by 1024 and 
	the integer describes the point of time in this interval. <br />
	<br />
	The zeropass detector is needed because the triacdriver needs to synchronise 
	with the AC timing.<br />
	<br />
	The fpga finally transmits the trigger current pulse to the triac driver 
	with a trigger duration of approx 5 uSecs.<br />
	<br />
	<a href="diagrams/InputComponents.jpg" target="_blank">ideas about the input components of 
	the vhdl on a netlist RTL Viewer</a> <br />
	(built with sourcecode of 2nd March 2016)</div>



</body>

</html>
