# Info: [9566]: Logging project transcript to file /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl/precision.log.suppressed
# Info: [9550]: Activated implementation psr_vhdl_impl in project /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl.psp.
# Info: [9564]: Project /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl.psp will not use temp directories.
# Info: [9574]: Input directory: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18
# Info: [15298]: Setting up the design to use synthesis library "xca7.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - ARTIX-7.
# Info: [15324]: Setting Part to: "7A50TCSG324".
# Info: [15325]: Setting Process to: "2L".
# Warning: [557]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [532]: setup_place_and_route: invalid argument '-enable_auto_offset_relaxation'
# Info:  Disabling Auto Offset Relaxation in Vendor Constraint file.
# Info: [9562]: Saved implementation psr_vhdl_impl in project /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl.psp.
dofile rtl.vhdl.psr run_state mapped gui_mode 1
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2016_1_1/Mgc_home/pkgs/psr/techlibs/xca7.syn.
# Info: [634]: Loading library initialization file /softslin/precision2016_1_1/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.10
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.10
# Info: [42502]: Analyzing input file "/softslin/vivado_17.1/Vivado/2017.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/softl3/catapultc10_1b/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd" ...
# Info: [42502]: Analyzing input file "/softl3/catapultc10_1b/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd" ...
# Info: [42502]: Analyzing input file "/softl3/catapultc10_1b/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd" ...
# Info: [42502]: Analyzing input file "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl" ...
# Info: [657]: Current working directory: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.10
# Info: [40000]: Last compiled on Sep  6 2016 11:31:51
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.10
# Info: [40000]: Last compiled on Sep  8 2016 18:09:54
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.CNN_main_simple(v18): Pre-processing...
# Info: [44506]: Module mgc_hls.BLOCK_1R1W_RBW(rtl){generic map (data_width => 16 addr_width => 11 depth => 1728)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': BLOCK_1R1W_RBW.mem depth = 1728, width = 16'.
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_1_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_2_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_6_64_3_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_15_18432_4_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_5_32_5_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_13_5760_6_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_5_20_7_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1800_8_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_4_10_9_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_11_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_12_gen(v18): Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_core(v18): Pre-processing...
# Info: [44506]: Module mgc_hls.ccs_out_v1(beh){generic map (rscid => 10 width => 4)}: Pre-processing...
# Info: [44506]: Module mgc_hls.mgc_io_sync_v2(beh){generic map (valid => 0)}: Pre-processing...
# Info: [44506]: Module work.CNN_main_simple_core_core_fsm(v18): Pre-processing...
# Info: [45143]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 505: Enumerated type CNN_main_simple_core_core_fsm_1_ST with 92 elements encoded as onehot.
# Info: [45144]: Encodings for CNN_main_simple_core_core_fsm_1_ST values.
# Info: [40000]: value                              	CNN_main_simple_core_core_fsm_1_ST[91-0]
# Info: [45144]: Enum Values, not printing (width = 92, limit = 64).
# Info: [45144]: Extracted FSM in module work.CNN_main_simple_core_core_fsm(v18), with state variable = state_var[91:0], async set/reset state(s) = (none), number of states = 92.
# Info: [45144]: Re-encoding 92 state FSM as "onehot".
# Info: [45144]: FSM: Not printing state encoding table (92 states, limit = 40).
# Warning: [45729]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 1085: Input port B_1_rsci_q_d[0] has never been used.
# Warning: [45729]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 1091: Input port B_2_rsci_q_d[0] has never been used.
# Warning: [45729]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 1097: Input port B_3_rsci_q_d[0] has never been used.
# Warning: [45729]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 1103: Input port P_B_rsci_q_d[3:0] has never been used.
# Warning: [45729]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 1125: signal fsm_output[4] has never been used.
# Info: [44508]: Module mgc_hls.BLOCK_1R1W_RBW(rtl){generic map (data_width => 16 addr_width => 11 depth => 1728)}: Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_1_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_2_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_6_64_3_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_15_18432_4_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_5_32_5_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_13_5760_6_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_5_20_7_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1800_8_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_4_10_9_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_11_gen(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_12_gen(v18): Compiling...
# Info: [44508]: Module mgc_hls.ccs_out_v1(beh){generic map (rscid => 10 width => 4)}: Compiling...
# Info: [44508]: Module mgc_hls.mgc_io_sync_v2(beh){generic map (valid => 0)}: Compiling...
# Info: [44508]: Module work.CNN_main_simple_core_core_fsm(v18): Compiling...
# Info: [44508]: Module work.CNN_main_simple_core(v18): Compiling...
# Info: [44838]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 3494: Macro Add_Sub "M_RTLSIM_ADD_SUB_8" inferred for node "perceptron_simple_k_7_0_sva_2".
# Info: [44838]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 5548: Macro Add_Sub "M_RTLSIM_ADD_SUB_4" inferred for node "z_out_5".
# Info: [44838]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 5556: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "z_out_6".
# Info: [44838]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 5587: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "z_out_9".
# Info: [44838]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 5627: Macro Add_Sub "M_RTLSIM_ADD_SUB_7" inferred for node "z_out_13".
# Info: [44838]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 4880: Macro Add_Sub "M_RTLSIM_ADD_SUB_11" inferred for node "reshape_simple_add_N_10_0_sva_1".
# Info: [44523]: Root Module work.CNN_main_simple(v18): Compiling...
# Info: [44838]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 3067: Macro mult_add (multiplier adder) "MULT_ADD_32" inferred for node "z_out_24".
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 6, Inferred (Modgen/Selcounter/AddSub) : 6 (0 / 0 / 6), AcrossDH (Merged/Not-Merged) : (0 / 5), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 6408.
# Info: [44835]: Total CPU time for compilation: 3.0 secs.
# Info: [44513]: Overall running time for compilation: 5.0 secs.
# Info: [657]: Current working directory: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl.
# Info: [3022]: Reading file: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl.psr.sdc.
# Info: 1.6
# Info: clk
# Info: [15330]: Doing rtl optimizations.
# Info: [9028]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 3825: : Inferred selective adder Instance 'instance:CNN_main_simple_core_inst.ix313' of type 'cell:seladd_5_6_6_0_0'
# Info: [9028]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 3575: : Inferred selective adder Instance 'instance:CNN_main_simple_core_inst.ix314' of type 'cell:seladd_5_5_5_0_0'
# Info: [9028]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 3451: : Inferred selective adder Instance 'instance:CNN_main_simple_core_inst.ix315' of type 'cell:seladd_5_5_5_0_0'
# Info: [9028]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 3654: : Inferred selective adder Instance 'instance:CNN_main_simple_core_inst.ix321' of type 'cell:seladd_8_8_8_0_0'
# Info: [3022]: Reading file: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl.psr.sdc.
# Info: 1.6
# Info: clk
# Info: [1079]: Constraints: Precision will generate the following clock domain information against the clocks. Since the clock domain information is not provided by the user for the below clocks, all clocks are assumed to be synchronous clocks. This will result in all paths between the clock domains to be analyzed for timing. If this behaviour is not intended for any clock domain or path, please override using -domain option or false path constraint. Among these clocks, clock with the smallest period will be chosen as the default domain and the rest of the clock periods specified using multiply-by or divide-by factor.
# Info: Constraints: Precision Generated Clock Domains:
# Info: 	Domain Name: xmplr_ClockDomain_clk		Clock Name: clk Clock Name: virtual_io_clk
# Info: [660]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [657]: Current working directory: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl.
# Info: [4556]: 2 Instances are flattened in hierarchical block .work.CNN_main_simple.v18.
# Info: [20013]: Precision will use 8 processor(s).
# Info: [11008]: "/tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/rtl.vhdl", line 3067: Using 4 levels of output pipelining instead of 0 may improve the performance of multiplier instance:CNN_main_simple_core_inst.z_out_18_31_12_mults32_0
# Info: #  [15002]: Optimizing design view:.work.CNN_main_simple.v18
# Info: #  [15002]: Optimizing design view:.work.CNN_main_simple_core_core_fsm.v18_unfold_4015
# Info: #  [15002]: Optimizing design view:.work.CNN_main_simple_core.v18_unfold_3002
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.CNN_main_simple_core.v18_unfold_3002.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.CNN_main_simple.v18.
# Info: [15002]: Optimizing design view:.work.CNN_main_simple.v18
# Info: [1079]: Constraints: Precision will generate the following clock domain information against the clocks. Since the clock domain information is not provided by the user for the below clocks, all clocks are assumed to be synchronous clocks. This will result in all paths between the clock domains to be analyzed for timing. If this behaviour is not intended for any clock domain or path, please override using -domain option or false path constraint. Among these clocks, clock with the smallest period will be chosen as the default domain and the rest of the clock periods specified using multiply-by or divide-by factor.
# Info: Constraints: Precision Generated Clock Domains:
# Info: 	Domain Name: xmplr_ClockDomain_clk		Clock Name: clk Clock Name: virtual_io_clk
# Info: [3027]: Writing file: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl/CNN_main_simple.edf.
# Info: [3027]: Writing file: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl/CNN_main_simple.xdc.
# Info: [3027]: Writing file: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl/CNN_main_simple.v.
# Info: -- Writing file /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl/CNN_main_simple.tcl
# Info: [3027]: Writing file: /tp-fmr/xph3sei710_Tamancoldi_Silveira/Catapult_CNN/Catapult_1/CNN_main_simple.v18/psr_vhdl_impl/CNN_main_simple.xdc.
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12048]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [660]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 33.0 s secs.
# Info: [11020]: Overall running time for synthesis: 41.1 s secs.
synthesize
