TRACE::2024-08-23.15:10:14::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:14::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:14::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:18::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:18::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-08-23.15:10:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-08-23.15:10:21::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-08-23.15:10:21::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test",
	"systems":	[{
			"systemName":	"cpu_test",
			"systemDesc":	"cpu_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test"
		}]
}
TRACE::2024-08-23.15:10:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-08-23.15:10:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-08-23.15:10:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-08-23.15:10:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-08-23.15:10:21::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:21::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:21::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:21::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:21::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-08-23.15:10:21::SCWPlatform::Generating the sources  .
TRACE::2024-08-23.15:10:21::SCWBDomain::Generating boot domain sources.
TRACE::2024-08-23.15:10:21::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-08-23.15:10:21::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:21::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:21::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-08-23.15:10:21::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:21::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:21::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:21::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:21::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:21::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:21::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-08-23.15:10:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-08-23.15:10:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-08-23.15:10:21::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-08-23.15:10:35::SCWPlatform::Generating sources Done.
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-08-23.15:10:35::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-08-23.15:10:35::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-08-23.15:10:35::SCWMssOS::Cleared the swdb table entry
TRACE::2024-08-23.15:10:35::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-08-23.15:10:35::SCWMssOS::updating the scw layer about changes
TRACE::2024-08-23.15:10:35::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test",
	"systems":	[{
			"systemName":	"cpu_test",
			"systemDesc":	"cpu_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"90662b654d75f968a18475a2307b4a3c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-08-23.15:10:35::SCWDomain::checking for install qemu data   : 
TRACE::2024-08-23.15:10:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-08-23.15:10:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-08-23.15:10:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-08-23.15:10:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test",
	"systems":	[{
			"systemName":	"cpu_test",
			"systemDesc":	"cpu_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"90662b654d75f968a18475a2307b4a3c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:35::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-08-23.15:10:35::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-08-23.15:10:37::SCWPlatform::Started generating the artifacts platform cpu_test
TRACE::2024-08-23.15:10:37::SCWPlatform::Sanity checking of platform is completed
LOG::2024-08-23.15:10:37::SCWPlatform::Started generating the artifacts for system configuration cpu_test
LOG::2024-08-23.15:10:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-08-23.15:10:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-08-23.15:10:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-08-23.15:10:37::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-08-23.15:10:37::SCWSystem::Checking the domain standalone_domain
LOG::2024-08-23.15:10:37::SCWSystem::Not a boot domain 
LOG::2024-08-23.15:10:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-08-23.15:10:37::SCWDomain::Generating domain artifcats
TRACE::2024-08-23.15:10:37::SCWMssOS::Generating standalone artifcats
TRACE::2024-08-23.15:10:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/export/cpu_test/sw/cpu_test/qemu/
TRACE::2024-08-23.15:10:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/export/cpu_test/sw/cpu_test/standalone_domain/qemu/
TRACE::2024-08-23.15:10:37::SCWMssOS:: Copying the user libraries. 
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-08-23.15:10:37::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-08-23.15:10:37::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-08-23.15:10:37::SCWMssOS::Cleared the swdb table entry
TRACE::2024-08-23.15:10:37::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-08-23.15:10:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-08-23.15:10:37::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-08-23.15:10:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-08-23.15:10:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-08-23.15:10:37::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-08-23.15:10:37::SCWMssOS::skipping the bsp build ... 
TRACE::2024-08-23.15:10:37::SCWMssOS::Copying to export directory.
TRACE::2024-08-23.15:10:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-08-23.15:10:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-08-23.15:10:37::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-08-23.15:10:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-08-23.15:10:37::SCWSystem::Completed Processing the sysconfig cpu_test
LOG::2024-08-23.15:10:37::SCWPlatform::Completed generating the artifacts for system configuration cpu_test
TRACE::2024-08-23.15:10:37::SCWPlatform::Started preparing the platform 
TRACE::2024-08-23.15:10:37::SCWSystem::Writing the bif file for system config cpu_test
TRACE::2024-08-23.15:10:37::SCWSystem::dir created 
TRACE::2024-08-23.15:10:37::SCWSystem::Writing the bif 
TRACE::2024-08-23.15:10:37::SCWPlatform::Started writing the spfm file 
TRACE::2024-08-23.15:10:37::SCWPlatform::Started writing the xpfm file 
TRACE::2024-08-23.15:10:37::SCWPlatform::Completed generating the platform
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test",
	"systems":	[{
			"systemName":	"cpu_test",
			"systemDesc":	"cpu_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"90662b654d75f968a18475a2307b4a3c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"dcf419cea91757a19996b56c8f81a80b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-08-23.15:10:37::SCWPlatform::updated the xpfm file.
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test",
	"systems":	[{
			"systemName":	"cpu_test",
			"systemDesc":	"cpu_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"90662b654d75f968a18475a2307b4a3c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"dcf419cea91757a19996b56c8f81a80b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test",
	"systems":	[{
			"systemName":	"cpu_test",
			"systemDesc":	"cpu_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"90662b654d75f968a18475a2307b4a3c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"dcf419cea91757a19996b56c8f81a80b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-08-23.15:10:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:37::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/8_20_PL_PS/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test",
	"systems":	[{
			"systemName":	"cpu_test",
			"systemDesc":	"cpu_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"90662b654d75f968a18475a2307b4a3c",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"dcf419cea91757a19996b56c8f81a80b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-08-23.15:10:37::SCWPlatform::Clearing the existing platform
TRACE::2024-08-23.15:10:37::SCWSystem::Clearing the existing sysconfig
TRACE::2024-08-23.15:10:37::SCWBDomain::clearing the fsbl build
TRACE::2024-08-23.15:10:37::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:37::SCWSystem::Clearing the domains completed.
TRACE::2024-08-23.15:10:37::SCWPlatform::Clearing the opened hw db.
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWReader::Active system found as  cpu_test
TRACE::2024-08-23.15:10:42::SCWReader::Handling sysconfig cpu_test
TRACE::2024-08-23.15:10:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-08-23.15:10:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-08-23.15:10:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-08-23.15:10:42::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-08-23.15:10:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-08-23.15:10:42::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-08-23.15:10:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-08-23.15:10:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWReader::No isolation master present  
TRACE::2024-08-23.15:10:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-08-23.15:10:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-08-23.15:10:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:42::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-08-23.15:10:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-08-23.15:10:42::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-08-23.15:10:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWReader::No isolation master present  
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::In reload Mss file.
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-08-23.15:10:42::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-08-23.15:10:42::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-08-23.15:10:42::SCWMssOS::Cleared the swdb table entry
TRACE::2024-08-23.15:10:42::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-08-23.15:10:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-08-23.15:10:42::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:42::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:42::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:42::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:42::SCWMssOS::In reload Mss file.
TRACE::2024-08-23.15:10:42::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:42::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:43::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:43::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:43::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:43::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-08-23.15:10:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-08-23.15:10:43::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:43::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:43::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:43::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:43::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw
TRACE::2024-08-23.15:10:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/hw/design_1_wrapper.xsa
TRACE::2024-08-23.15:10:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-08-23.15:10:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-08-23.15:10:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-08-23.15:10:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-08-23.15:10:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-08-23.15:10:43::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-08-23.15:10:43::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/05_011_2024_write_to_ddr/cpu_test/ps7_cortexa9_0/standalone_domain/bsp/system.mss
