INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling apatb_two_mm_stream_ikj_ikj.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_two_mm_stream_ikj_ikj_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
4×4 Test for 2MM: D = (A @ B) @ C
===================================

Input A:
   1.00    0.00    0.00    0.00 
   0.00    2.00    0.00    0.00 
   0.00    0.00    3.00    0.00 
   0.00    0.00    0.00    4.00 

Input B:
   1.00    2.00    0.00    0.00 
   3.00    4.00    0.00    0.00 
   0.00    0.00    0.00    0.00 
   0.00    0.00    0.00    0.00 

Input C:
   2.00    0.00    0.00    0.00 
   0.00    3.00    0.00    0.00 
   0.00    0.00    0.00    0.00 
   0.00    0.00    0.00    0.00 

Expected T = A @ B:
   1.00    2.00    0.00    0.00
   6.00    8.00    0.00    0.00
   0.00    0.00    0.00    0.00
   0.00    0.00    0.00    0.00

Expected D = T @ C:
   2.00    6.00    0.00    0.00
  12.00   24.00    0.00    0.00
   0.00    0.00    0.00    0.00
   0.00    0.00    0.00    0.00

Running HLS kernel...
Output D (HLS):
   2.00    6.00    0.00    0.00 
  12.00   24.00    0.00    0.00 
   0.00    0.00    0.00    0.00 
   0.00    0.00    0.00    0.00 


✓ TEST PASSED!
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tmp/sli3079-xilinx-2021.1/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_two_mm_stream_ikj_ikj_top glbl -Oenable_linking_all_libraries -prj two_mm_stream_ikj_ikj.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s two_mm_stream_ikj_ikj 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/ip/xil_defaultlib/two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/ip/xil_defaultlib/two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_two_mm_stream_ikj_ikj_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_load_buf0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_load_buf0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_load_buf1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_load_buf1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_load_buf2_1_Pipeline_l_S_load_buf2_load_buf2_l_0_l_load_buf2_l_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_load_buf2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_load_buf2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm1_stage_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_VITIS_LOOP_62_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_l_S_k_0_k1_l_S_j_0_j1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_l_S_j_2_j2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm2_stage_0_1_Pipeline_l_S_j_2_j2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm2_stage_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_store_res3_1_Pipeline_l_S_store_res3_store_res3_l_0_l_store_res3_l_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_store_res3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_store_res3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_fadd_32ns_32ns_32_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_v19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm2_stage_0_1_v19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_mm2_stage_0_1_d_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_buf0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_buf0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_buf0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_buf0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_fifo_w64_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_fifo_w64_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_fifo_w32_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_fifo_w32_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj_gmem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem3_m_axi
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem3_m_axi_read
INFO: [VRFC 10-311] analyzing module two_mm_stream_ikj_ikj_gmem3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_pkg
Compiling package floating_point_v7_1_12.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_buf0_memco...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_buf0(Addre...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_control_s_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem0_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem1_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem2_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_gmem3_m_ax...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_entry_proc
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_flow_contr...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_load_buf0_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_load_buf0_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_load_buf1_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_load_buf1_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_load_buf2_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_load_buf2_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm1_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm1_stage_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvu11p...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_12.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_12.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_12.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_fadd_32ns_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_fadd_32ns_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_fmul_32ns_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_fmul_32ns_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm1_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm1_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm1_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm2_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm2_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm2_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm2_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm2_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm2_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_mm2_stage_...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_store_res3...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_store_res3...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_fifo_w64_d...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_fifo_w64_d...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_fifo_w32_d...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj_fifo_w32_d...
Compiling module xil_defaultlib.two_mm_stream_ikj_ikj
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_master_gmem3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_two_mm_stream_ikj_ikj_top
Compiling module work.glbl
Built simulation snapshot two_mm_stream_ikj_ikj

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/xsim.dir/two_mm_stream_ikj_ikj/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 14 10:29:54 2026...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/two_mm_stream_ikj_ikj/xsim_script.tcl
# xsim {two_mm_stream_ikj_ikj} -autoloadwcfg -tclbatch {two_mm_stream_ikj_ikj.tcl}
Time resolution is 1 ps
source two_mm_stream_ikj_ikj.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "155000"
// RTL Simulation : 1 / 1 [100.00%] @ "2836385000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2836445 ns : File "/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/2MM/ikj_ikj_streaming.prj/ls_project/solution1/sim/verilog/two_mm_stream_ikj_ikj.autotb.v" Line 884
run: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:31 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 482906 ; free virtual = 498629
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 14 10:30:36 2026...
4×4 Test for 2MM: D = (A @ B) @ C
===================================

Input A:
   1.00    0.00    0.00    0.00 
   0.00    2.00    0.00    0.00 
   0.00    0.00    3.00    0.00 
   0.00    0.00    0.00    4.00 

Input B:
   1.00    2.00    0.00    0.00 
   3.00    4.00    0.00    0.00 
   0.00    0.00    0.00    0.00 
   0.00    0.00    0.00    0.00 

Input C:
   2.00    0.00    0.00    0.00 
   0.00    3.00    0.00    0.00 
   0.00    0.00    0.00    0.00 
   0.00    0.00    0.00    0.00 

Expected T = A @ B:
   1.00    2.00    0.00    0.00
   6.00    8.00    0.00    0.00
   0.00    0.00    0.00    0.00
   0.00    0.00    0.00    0.00

Expected D = T @ C:
   2.00    6.00    0.00    0.00
  12.00   24.00    0.00    0.00
   0.00    0.00    0.00    0.00
   0.00    0.00    0.00    0.00

Running HLS kernel...
Output D (HLS):
   2.00    6.00    0.00    0.00 
  12.00   24.00    0.00    0.00 
   0.00    0.00    0.00    0.00 
   0.00    0.00    0.00    0.00 


✓ TEST PASSED!
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
