# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do four_bit_bcd_sync_par_cntr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr {C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr/four_bit_sync_par_cntr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:04 on Oct 31,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr" C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr/four_bit_sync_par_cntr.v 
# -- Compiling module four_bit_sync_par_cntr
# 
# Top level modules:
# 	four_bit_sync_par_cntr
# End time: 23:03:04 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr {C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr/four_bit_bcd_sync_par_cntr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:04 on Oct 31,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr" C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr/four_bit_bcd_sync_par_cntr.v 
# -- Compiling module four_bit_bcd_sync_par_cntr
# 
# Top level modules:
# 	four_bit_bcd_sync_par_cntr
# End time: 23:03:04 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr/four_bit_bcd_sync_par_cntr_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:15 on Oct 31,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr/four_bit_bcd_sync_par_cntr_tb.v 
# -- Compiling module four_bit_bcd_sync_par_cntr_tb
# 
# Top level modules:
# 	four_bit_bcd_sync_par_cntr_tb
# End time: 23:03:15 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_bcd_sync_par_cntr_tb
# vsim work.four_bit_bcd_sync_par_cntr_tb 
# Start time: 23:03:19 on Oct 31,2019
# Loading work.four_bit_bcd_sync_par_cntr_tb
# Loading work.four_bit_bcd_sync_par_cntr
# Loading work.four_bit_sync_par_cntr
add wave -position insertpoint  \
sim:/four_bit_bcd_sync_par_cntr_tb/rstn \
sim:/four_bit_bcd_sync_par_cntr_tb/clk \
sim:/four_bit_bcd_sync_par_cntr_tb/cnt_en \
sim:/four_bit_bcd_sync_par_cntr_tb/count \
sim:/four_bit_bcd_sync_par_cntr_tb/carry \
sim:/four_bit_bcd_sync_par_cntr_tb/clrnout
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr/four_bit_bcd_sync_par_cntr_tb.v(25)
#    Time: 2 ns  Iteration: 0  Instance: /four_bit_bcd_sync_par_cntr_tb
# 1
# Break in Module four_bit_bcd_sync_par_cntr_tb at C:/Users/home/Documents/Fpga_proj/four_bit_bcd_sync_par_cntr/four_bit_bcd_sync_par_cntr_tb.v line 25
# End time: 23:05:27 on Oct 31,2019, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
