\hypertarget{struct_s_p_i___init_type_def}{}\section{S\+P\+I\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_p_i___init_type_def}\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}


S\+PI Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+spi.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a5247eb0463437c9980a9d4a5300b50a5}{Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_ae5c132f597c806d7a1fe316023b36867}{Direction}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a24b7835dd877e1c4e55236303fa3387f}{Data\+Size}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a96922c7ff9e589ebd9611fc4ab730454}{C\+L\+K\+Polarity}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_ab21a458209f2588f49a2353c56f62625}{C\+L\+K\+Phase}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_aed541d17808213ac6f90ac7deb2bec5f}{N\+SS}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a1d553f90738cb633a9298d2b4d306fde}{Baud\+Rate\+Prescaler}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a8c541d8863cb62a3212b9381b5cba447}{First\+Bit}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a60db7e87bb66775df6213e4006dfd876}{T\+I\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a3472de9bd9247c1d97312aff7e58e385}{C\+R\+C\+Calculation}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_abdaf3ccbfa4ef68cc81fd32f29baa678}{C\+R\+C\+Polynomial}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI Configuration Structure definition. 

\subsection{Member Data Documentation}
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!Baud\+Rate\+Prescaler@{Baud\+Rate\+Prescaler}}
\index{Baud\+Rate\+Prescaler@{Baud\+Rate\+Prescaler}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Baud\+Rate\+Prescaler}{BaudRatePrescaler}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+Baud\+Rate\+Prescaler}\hypertarget{struct_s_p_i___init_type_def_a1d553f90738cb633a9298d2b4d306fde}{}\label{struct_s_p_i___init_type_def_a1d553f90738cb633a9298d2b4d306fde}
Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive S\+CK clock. This parameter can be a value of \hyperlink{group___s_p_i___baud_rate___prescaler}{S\+PI Baud\+Rate Prescaler} \begin{DoxyNote}{Note}
The communication clock is derived from the master clock. The slave clock does not need to be set 
\end{DoxyNote}
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!C\+L\+K\+Phase@{C\+L\+K\+Phase}}
\index{C\+L\+K\+Phase@{C\+L\+K\+Phase}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+L\+K\+Phase}{CLKPhase}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+C\+L\+K\+Phase}\hypertarget{struct_s_p_i___init_type_def_ab21a458209f2588f49a2353c56f62625}{}\label{struct_s_p_i___init_type_def_ab21a458209f2588f49a2353c56f62625}
Specifies the clock active edge for the bit capture. This parameter can be a value of \hyperlink{group___s_p_i___clock___phase}{S\+PI Clock Phase} \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!C\+L\+K\+Polarity@{C\+L\+K\+Polarity}}
\index{C\+L\+K\+Polarity@{C\+L\+K\+Polarity}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+L\+K\+Polarity}{CLKPolarity}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+C\+L\+K\+Polarity}\hypertarget{struct_s_p_i___init_type_def_a96922c7ff9e589ebd9611fc4ab730454}{}\label{struct_s_p_i___init_type_def_a96922c7ff9e589ebd9611fc4ab730454}
Specifies the serial clock steady state. This parameter can be a value of \hyperlink{group___s_p_i___clock___polarity}{S\+PI Clock Polarity} \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!C\+R\+C\+Calculation@{C\+R\+C\+Calculation}}
\index{C\+R\+C\+Calculation@{C\+R\+C\+Calculation}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R\+C\+Calculation}{CRCCalculation}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+C\+R\+C\+Calculation}\hypertarget{struct_s_p_i___init_type_def_a3472de9bd9247c1d97312aff7e58e385}{}\label{struct_s_p_i___init_type_def_a3472de9bd9247c1d97312aff7e58e385}
Specifies if the C\+RC calculation is enabled or not. This parameter can be a value of \hyperlink{group___s_p_i___c_r_c___calculation}{S\+PI C\+RC Calculation} \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!C\+R\+C\+Polynomial@{C\+R\+C\+Polynomial}}
\index{C\+R\+C\+Polynomial@{C\+R\+C\+Polynomial}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R\+C\+Polynomial}{CRCPolynomial}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+C\+R\+C\+Polynomial}\hypertarget{struct_s_p_i___init_type_def_abdaf3ccbfa4ef68cc81fd32f29baa678}{}\label{struct_s_p_i___init_type_def_abdaf3ccbfa4ef68cc81fd32f29baa678}
Specifies the polynomial used for the C\+RC calculation. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 65535 \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!Data\+Size@{Data\+Size}}
\index{Data\+Size@{Data\+Size}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Data\+Size}{DataSize}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+Data\+Size}\hypertarget{struct_s_p_i___init_type_def_a24b7835dd877e1c4e55236303fa3387f}{}\label{struct_s_p_i___init_type_def_a24b7835dd877e1c4e55236303fa3387f}
Specifies the S\+PI data size. This parameter can be a value of \hyperlink{group___s_p_i__data__size}{S\+PI Data Size} \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!Direction@{Direction}}
\index{Direction@{Direction}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Direction}{Direction}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+Direction}\hypertarget{struct_s_p_i___init_type_def_ae5c132f597c806d7a1fe316023b36867}{}\label{struct_s_p_i___init_type_def_ae5c132f597c806d7a1fe316023b36867}
Specifies the S\+PI Directional mode state. This parameter can be a value of \hyperlink{group___s_p_i___direction__mode}{S\+PI Direction Mode} \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!First\+Bit@{First\+Bit}}
\index{First\+Bit@{First\+Bit}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{First\+Bit}{FirstBit}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+First\+Bit}\hypertarget{struct_s_p_i___init_type_def_a8c541d8863cb62a3212b9381b5cba447}{}\label{struct_s_p_i___init_type_def_a8c541d8863cb62a3212b9381b5cba447}
Specifies whether data transfers start from M\+SB or L\+SB bit. This parameter can be a value of \hyperlink{group___s_p_i___m_s_b___l_s_b__transmission}{S\+PI M\+SB L\+SB Transsmission} \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!Mode@{Mode}}
\index{Mode@{Mode}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Mode}{Mode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+Mode}\hypertarget{struct_s_p_i___init_type_def_a5247eb0463437c9980a9d4a5300b50a5}{}\label{struct_s_p_i___init_type_def_a5247eb0463437c9980a9d4a5300b50a5}
Specifies the S\+PI operating mode. This parameter can be a value of \hyperlink{group___s_p_i__mode}{S\+PI Mode} \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!N\+SS@{N\+SS}}
\index{N\+SS@{N\+SS}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{N\+SS}{NSS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+N\+SS}\hypertarget{struct_s_p_i___init_type_def_aed541d17808213ac6f90ac7deb2bec5f}{}\label{struct_s_p_i___init_type_def_aed541d17808213ac6f90ac7deb2bec5f}
Specifies whether the N\+SS signal is managed by hardware (N\+SS pin) or by software using the S\+SI bit. This parameter can be a value of \hyperlink{group___s_p_i___slave___select__management}{S\+PI Slave Select Management} \index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!T\+I\+Mode@{T\+I\+Mode}}
\index{T\+I\+Mode@{T\+I\+Mode}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+I\+Mode}{TIMode}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+T\+I\+Mode}\hypertarget{struct_s_p_i___init_type_def_a60db7e87bb66775df6213e4006dfd876}{}\label{struct_s_p_i___init_type_def_a60db7e87bb66775df6213e4006dfd876}
Specifies if the TI mode is enabled or not. This parameter can be a value of \hyperlink{group___s_p_i___t_i__mode}{S\+PI TI Mode} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__hal__spi_8h}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}\end{DoxyCompactItemize}
