Analysis & Synthesis report for pciusbtest
Tue Sep 11 17:25:18 2018
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Block1|COM_controller_16C550:b2v_inst9|com_state
 11. State Machine - |Block1|PCI_target_controller:b2v_inst4|cs_state
 12. State Machine - |Block1|LPT_controller_82550:b2v_inst1|lpt_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated
 20. Source assignments for COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0|altsyncram_qae1:auto_generated
 21. Parameter Settings for User Entity Instance: LPT_controller_82550:b2v_inst1
 22. Parameter Settings for User Entity Instance: altpll0:b2v_inst3|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: PCI_target_controller:b2v_inst4
 24. Parameter Settings for User Entity Instance: COM_controller_16C550:b2v_inst9
 25. Parameter Settings for Inferred Entity Instance: COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0
 26. Parameter Settings for Inferred Entity Instance: COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "COM_controller_16C550:b2v_inst9"
 30. Port Connectivity Checks: "PCI_target_controller:b2v_inst4"
 31. Port Connectivity Checks: "altpll0:b2v_inst3"
 32. Port Connectivity Checks: "LPT_controller_82550:b2v_inst1"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 11 17:25:10 2018      ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; pciusbtest                                 ;
; Top-level Entity Name              ; Block1                                     ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 947                                        ;
;     Total combinational functions  ; 782                                        ;
;     Dedicated logic registers      ; 421                                        ;
; Total registers                    ; 421                                        ;
; Total pins                         ; 73                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 256                                        ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C7       ;                    ;
; Top-level entity name                                                      ; Block1             ; pciusbtest         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; Block1.v                         ; yes             ; User Verilog HDL File        ; G:/pci_usb_test/Block1.v                                             ;         ;
; com_controller.v                 ; yes             ; User Verilog HDL File        ; G:/pci_usb_test/com_controller.v                                     ;         ;
; altpll0.v                        ; yes             ; User Wizard-Generated File   ; G:/pci_usb_test/altpll0.v                                            ;         ;
; pci_controller.v                 ; yes             ; User Verilog HDL File        ; G:/pci_usb_test/pci_controller.v                                     ;         ;
; pci_io.v                         ; yes             ; User Verilog HDL File        ; G:/pci_usb_test/pci_io.v                                             ;         ;
; lpt_controller.v                 ; yes             ; User Verilog HDL File        ; G:/pci_usb_test/lpt_controller.v                                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll0_altpll3.v             ; yes             ; Auto-Generated Megafunction  ; G:/pci_usb_test/db/altpll0_altpll3.v                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_dog1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/pci_usb_test/db/altsyncram_dog1.tdf                               ;         ;
; db/altsyncram_qae1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/pci_usb_test/db/altsyncram_qae1.tdf                               ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 947       ;
;                                             ;           ;
; Total combinational functions               ; 782       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 501       ;
;     -- 3 input functions                    ; 134       ;
;     -- <=2 input functions                  ; 147       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 734       ;
;     -- arithmetic mode                      ; 48        ;
;                                             ;           ;
; Total registers                             ; 421       ;
;     -- Dedicated logic registers            ; 421       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 73        ;
; Total memory bits                           ; 256       ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 320       ;
; Total fan-out                               ; 4552      ;
; Average fan-out                             ; 3.22      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |Block1                                   ; 782 (4)           ; 421 (2)      ; 256         ; 0            ; 0       ; 0         ; 73   ; 0            ; |Block1                                                                                              ;              ;
;    |COM_controller_16C550:b2v_inst9|      ; 320 (320)         ; 207 (207)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|COM_controller_16C550:b2v_inst9                                                              ;              ;
;       |altsyncram:FIFO_RX_COM1_rtl_0|     ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0                                ;              ;
;          |altsyncram_qae1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0|altsyncram_qae1:auto_generated ;              ;
;       |altsyncram:FIFO_TX_COM1_rtl_0|     ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0                                ;              ;
;          |altsyncram_dog1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated ;              ;
;    |LPT_controller_82550:b2v_inst1|       ; 38 (38)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|LPT_controller_82550:b2v_inst1                                                               ;              ;
;    |PCI_io:b2v_inst8|                     ; 257 (257)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PCI_io:b2v_inst8                                                                             ;              ;
;    |PCI_target_controller:b2v_inst4|      ; 163 (163)         ; 153 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PCI_target_controller:b2v_inst4                                                              ;              ;
;    |altpll0:b2v_inst3|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|altpll0:b2v_inst3                                                                            ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|altpll0:b2v_inst3|altpll:altpll_component                                                    ;              ;
;          |altpll0_altpll3:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated                     ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0|altsyncram_qae1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Block1|altpll0:b2v_inst3 ; G:/pci_usb_test/altpll0.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Block1|COM_controller_16C550:b2v_inst9|com_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+------------------------+---------------------+----------------------+
; Name                     ; com_state.COMF_TX_END ; com_state.COMF_RX_END ; com_state.COMF_IER_READ ; com_state.COMF_MSR_READ ; com_state.COMF_LSR_READ ; com_state.COMF_LCR_READ ; com_state.COMF_MCR_READ ; com_state.COMF_IIR_READ ; com_state.COMF_DLM_READ ; com_state.COMF_DLL_READ ; com_state.COMF_DLM_WRITE ; com_state.COMF_DLL_WRITE ; com_state.COMF_SCR_WRITE ; com_state.COMF_MCR_WRITE ; com_state.COMF_LCR_WRITE ; com_state.COMF_FCR_WRITE ; com_state.COMF_IER_WRITE ; com_state.COMF_TX_WRITE ; com_state.COMF_RX_READ ; com_state.COMF_IDLE ; com_state.COMF_RESET ;
+--------------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+------------------------+---------------------+----------------------+
; com_state.COMF_RESET     ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 0                    ;
; com_state.COMF_IDLE      ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 1                   ; 1                    ;
; com_state.COMF_RX_READ   ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 1                      ; 0                   ; 1                    ;
; com_state.COMF_TX_WRITE  ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_IER_WRITE ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_FCR_WRITE ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_LCR_WRITE ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_MCR_WRITE ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_SCR_WRITE ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_DLL_WRITE ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_DLM_WRITE ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_DLL_READ  ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_DLM_READ  ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_IIR_READ  ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_MCR_READ  ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_LCR_READ  ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_LSR_READ  ; 0                     ; 0                     ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_MSR_READ  ; 0                     ; 0                     ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_IER_READ  ; 0                     ; 0                     ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_RX_END    ; 0                     ; 1                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
; com_state.COMF_TX_END    ; 1                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                      ; 0                   ; 1                    ;
+--------------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+------------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Block1|PCI_target_controller:b2v_inst4|cs_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------+----------------------+------------------+-----------------------------------------+---------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-----------------------------------------+---------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+------------------+------------------+-------------------+
; Name                                           ; cs_state.CS_RESERVED ; cs_state.CS_NULL ; cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 ; cs_state.CS_CAP_POINTER_WRITE_DEVICE1 ; cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1 ; cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1 ; cs_state.CS_CARDBUS_WRITE_DEVICE1 ; cs_state.CS_BAR5_WRITE_DEVICE1 ; cs_state.CS_BAR4_WRITE_DEVICE1 ; cs_state.CS_BAR3_WRITE_DEVICE1 ; cs_state.CS_BAR2_WRITE_DEVICE1 ; cs_state.CS_BAR1_WRITE_DEVICE1 ; cs_state.CS_BAR0_WRITE_DEVICE1 ; cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 ; cs_state.CS_CLASSCODE_WRITE_DEVICE1 ; cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1 ; cs_state.CS_VIDPID_WRITE_DEVICE1 ; cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0 ; cs_state.CS_CAP_POINTER_WRITE_DEVICE0 ; cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0 ; cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0 ; cs_state.CS_CARDBUS_WRITE_DEVICE0 ; cs_state.CS_BAR5_WRITE_DEVICE0 ; cs_state.CS_BAR4_WRITE_DEVICE0 ; cs_state.CS_BAR3_WRITE_DEVICE0 ; cs_state.CS_BAR2_WRITE_DEVICE0 ; cs_state.CS_BAR1_WRITE_DEVICE0 ; cs_state.CS_BAR0_WRITE_DEVICE0 ; cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 ; cs_state.CS_CLASSCODE_WRITE_DEVICE0 ; cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0 ; cs_state.CS_VIDPID_WRITE_DEVICE0 ; cs_state.CS_READ ; cs_state.CS_IDLE ; cs_state.CS_RESET ;
+------------------------------------------------+----------------------+------------------+-----------------------------------------+---------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-----------------------------------------+---------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+------------------+------------------+-------------------+
; cs_state.CS_RESET                              ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 0                 ;
; cs_state.CS_IDLE                               ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 1                ; 1                 ;
; cs_state.CS_READ                               ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 1                ; 0                ; 1                 ;
; cs_state.CS_VIDPID_WRITE_DEVICE0               ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 1                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0        ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 1                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_CLASSCODE_WRITE_DEVICE0            ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 1                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR0_WRITE_DEVICE0                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR1_WRITE_DEVICE0                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR2_WRITE_DEVICE0                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR3_WRITE_DEVICE0                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR4_WRITE_DEVICE0                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR5_WRITE_DEVICE0                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_CARDBUS_WRITE_DEVICE0              ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 1                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0     ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 1                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0    ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 1                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_CAP_POINTER_WRITE_DEVICE0          ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 1                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0        ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 1                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_VIDPID_WRITE_DEVICE1               ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 1                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1        ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 1                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_CLASSCODE_WRITE_DEVICE1            ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 1                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR0_WRITE_DEVICE1                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR1_WRITE_DEVICE1                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR2_WRITE_DEVICE1                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR3_WRITE_DEVICE1                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR4_WRITE_DEVICE1                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_BAR5_WRITE_DEVICE1                 ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 1                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_CARDBUS_WRITE_DEVICE1              ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 1                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1     ; 0                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 1                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1    ; 0                    ; 0                ; 0                                       ; 0                                     ; 1                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_CAP_POINTER_WRITE_DEVICE1          ; 0                    ; 0                ; 0                                       ; 1                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1        ; 0                    ; 0                ; 1                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_NULL                               ; 0                    ; 1                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
; cs_state.CS_RESERVED                           ; 1                    ; 0                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                                       ; 0                                     ; 0                                           ; 0                                          ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ; 0                                              ; 0                                   ; 0                                       ; 0                                ; 0                ; 0                ; 1                 ;
+------------------------------------------------+----------------------+------------------+-----------------------------------------+---------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-----------------------------------------+---------------------------------------+---------------------------------------------+--------------------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Block1|LPT_controller_82550:b2v_inst1|lpt_state                                                                                                                                                                                               ;
+--------------------------+-------------------------+--------------------------+-------------------------+-------------------------+--------------------------+-------------------------+---------------------+----------------------+--------------------------+
; Name                     ; lpt_state.LPTF_PXR_READ ; lpt_state.LPTF_PCR_WRITE ; lpt_state.LPTF_PCR_READ ; lpt_state.LPTF_PSR_READ ; lpt_state.LPTF_PDR_WRITE ; lpt_state.LPTF_PIR_READ ; lpt_state.LPTF_IDLE ; lpt_state.LPTF_RESET ; lpt_state.LPTF_PXR_WRITE ;
+--------------------------+-------------------------+--------------------------+-------------------------+-------------------------+--------------------------+-------------------------+---------------------+----------------------+--------------------------+
; lpt_state.LPTF_RESET     ; 0                       ; 0                        ; 0                       ; 0                       ; 0                        ; 0                       ; 0                   ; 0                    ; 0                        ;
; lpt_state.LPTF_IDLE      ; 0                       ; 0                        ; 0                       ; 0                       ; 0                        ; 0                       ; 1                   ; 1                    ; 0                        ;
; lpt_state.LPTF_PIR_READ  ; 0                       ; 0                        ; 0                       ; 0                       ; 0                        ; 1                       ; 0                   ; 1                    ; 0                        ;
; lpt_state.LPTF_PDR_WRITE ; 0                       ; 0                        ; 0                       ; 0                       ; 1                        ; 0                       ; 0                   ; 1                    ; 0                        ;
; lpt_state.LPTF_PSR_READ  ; 0                       ; 0                        ; 0                       ; 1                       ; 0                        ; 0                       ; 0                   ; 1                    ; 0                        ;
; lpt_state.LPTF_PCR_READ  ; 0                       ; 0                        ; 1                       ; 0                       ; 0                        ; 0                       ; 0                   ; 1                    ; 0                        ;
; lpt_state.LPTF_PCR_WRITE ; 0                       ; 1                        ; 0                       ; 0                       ; 0                        ; 0                       ; 0                   ; 1                    ; 0                        ;
; lpt_state.LPTF_PXR_READ  ; 1                       ; 0                        ; 0                       ; 0                       ; 0                        ; 0                       ; 0                   ; 1                    ; 0                        ;
; lpt_state.LPTF_PXR_WRITE ; 0                       ; 0                        ; 0                       ; 0                       ; 0                        ; 0                       ; 0                   ; 1                    ; 1                        ;
+--------------------------+-------------------------+--------------------------+-------------------------+-------------------------+--------------------------+-------------------------+---------------------+----------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                     ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                                    ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; is_devsel_sustained[0]                                                         ; Stuck at GND due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|DCD_COM1[0]                                    ; Stuck at GND due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|MSR_COM1[5..7]                                 ; Stuck at VCC due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[1,4]                                  ; Stuck at GND due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|DCD_COM1[1]                                    ; Stuck at GND due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|RI_COM1[0,1]                                   ; Stuck at GND due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|DSR_COM1[0,1]                                  ; Stuck at GND due to stuck port data_in                                ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[1..4]                   ; Stuck at GND due to stuck port data_in                                ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[1,2]                    ; Stuck at GND due to stuck port data_in                                ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[1,2]                    ; Stuck at GND due to stuck port data_in                                ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[2..18,20..22,24,26..31] ; Stuck at GND due to stuck port data_in                                ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[2..18,20..22,24,26..31] ; Stuck at GND due to stuck port data_in                                ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[8,10..31]            ; Stuck at GND due to stuck port data_in                                ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[9..31]               ; Stuck at GND due to stuck port data_in                                ;
; is_devsel_sustained[1]                                                         ; Stuck at GND due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|DSR_COM1_changed_int_flag                      ; Stuck at GND due to stuck port clock_enable                           ;
; COM_controller_16C550:b2v_inst9|RI_COM1_changed_int_flag                       ; Stuck at GND due to stuck port clock_enable                           ;
; COM_controller_16C550:b2v_inst9|DCD_COM1_changed_int_flag                      ; Stuck at GND due to stuck port clock_enable                           ;
; COM_controller_16C550:b2v_inst9|MSR_COM1[1..3]                                 ; Stuck at GND due to stuck port clock_enable                           ;
; is_devsel_sustained[2]                                                         ; Stuck at GND due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[7]                                    ; Merged with COM_controller_16C550:b2v_inst9|IIR_COM1[6]               ;
; COM_controller_16C550:b2v_inst9|MSR_COM1[0]                                    ; Merged with COM_controller_16C550:b2v_inst9|CTS_COM1_changed_int_flag ;
; COM_controller_16C550:b2v_inst9|com_state~9                                    ; Lost fanout                                                           ;
; COM_controller_16C550:b2v_inst9|com_state~10                                   ; Lost fanout                                                           ;
; COM_controller_16C550:b2v_inst9|com_state~11                                   ; Lost fanout                                                           ;
; COM_controller_16C550:b2v_inst9|com_state~12                                   ; Lost fanout                                                           ;
; COM_controller_16C550:b2v_inst9|com_state~13                                   ; Lost fanout                                                           ;
; COM_controller_16C550:b2v_inst9|com_state~14                                   ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state~38                                    ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state~39                                    ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state~40                                    ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state~41                                    ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state~42                                    ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state~43                                    ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state~44                                    ; Lost fanout                                                           ;
; LPT_controller_82550:b2v_inst1|lpt_state~6                                     ; Lost fanout                                                           ;
; LPT_controller_82550:b2v_inst1|lpt_state~7                                     ; Lost fanout                                                           ;
; LPT_controller_82550:b2v_inst1|lpt_state~8                                     ; Lost fanout                                                           ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_RESET                           ; Merged with COM_controller_16C550:b2v_inst9|IIR_COM1[6]               ;
; LPT_controller_82550:b2v_inst1|lpt_state.LPTF_RESET                            ; Merged with COM_controller_16C550:b2v_inst9|IIR_COM1[6]               ;
; PCI_target_controller:b2v_inst4|cs_state.CS_RESET                              ; Merged with COM_controller_16C550:b2v_inst9|IIR_COM1[6]               ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_SCR_WRITE                       ; Stuck at GND due to stuck port data_in                                ;
; PCI_target_controller:b2v_inst4|cs_state.CS_NULL                               ; Stuck at GND due to stuck port data_in                                ;
; COM_controller_16C550:b2v_inst9|SCR_COM1[0..7]                                 ; Stuck at GND due to stuck port clock_enable                           ;
; LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PXR_WRITE                        ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1          ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1    ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1     ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1              ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1            ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1               ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0          ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0    ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0     ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0              ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0                 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0            ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0               ; Lost fanout                                                           ;
; PCI_target_controller:b2v_inst4|cs_state.CS_RESERVED                           ; Lost fanout                                                           ;
; LPT_controller_82550:b2v_inst1|PIR_LPT1[0..7]                                  ; Stuck at GND due to stuck port data_in                                ;
; Total Number of Removed Registers = 192                                        ;                                                                       ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                         ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; COM_controller_16C550:b2v_inst9|com_state.COMF_SCR_WRITE ; Stuck at GND              ; COM_controller_16C550:b2v_inst9|SCR_COM1[0],                                 ;
;                                                          ; due to stuck port data_in ; COM_controller_16C550:b2v_inst9|SCR_COM1[1],                                 ;
;                                                          ;                           ; COM_controller_16C550:b2v_inst9|SCR_COM1[2],                                 ;
;                                                          ;                           ; COM_controller_16C550:b2v_inst9|SCR_COM1[3],                                 ;
;                                                          ;                           ; COM_controller_16C550:b2v_inst9|SCR_COM1[4],                                 ;
;                                                          ;                           ; COM_controller_16C550:b2v_inst9|SCR_COM1[5],                                 ;
;                                                          ;                           ; COM_controller_16C550:b2v_inst9|SCR_COM1[6],                                 ;
;                                                          ;                           ; COM_controller_16C550:b2v_inst9|SCR_COM1[7]                                  ;
; PCI_target_controller:b2v_inst4|cs_state.CS_NULL         ; Stuck at GND              ; PCI_target_controller:b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1, ;
;                                                          ; due to stuck port data_in ; PCI_target_controller:b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1,  ;
;                                                          ;                           ; PCI_target_controller:b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1,           ;
;                                                          ;                           ; PCI_target_controller:b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1,              ;
;                                                          ;                           ; PCI_target_controller:b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1               ;
; is_devsel_sustained[0]                                   ; Stuck at GND              ; is_devsel_sustained[1], is_devsel_sustained[2]                               ;
;                                                          ; due to stuck port data_in ;                                                                              ;
; COM_controller_16C550:b2v_inst9|DCD_COM1[0]              ; Stuck at GND              ; COM_controller_16C550:b2v_inst9|DCD_COM1_changed_int_flag,                   ;
;                                                          ; due to stuck port data_in ; COM_controller_16C550:b2v_inst9|MSR_COM1[3]                                  ;
; COM_controller_16C550:b2v_inst9|RI_COM1[0]               ; Stuck at GND              ; COM_controller_16C550:b2v_inst9|RI_COM1_changed_int_flag,                    ;
;                                                          ; due to stuck port data_in ; COM_controller_16C550:b2v_inst9|MSR_COM1[2]                                  ;
; COM_controller_16C550:b2v_inst9|DSR_COM1[0]              ; Stuck at GND              ; COM_controller_16C550:b2v_inst9|DSR_COM1_changed_int_flag,                   ;
;                                                          ; due to stuck port data_in ; COM_controller_16C550:b2v_inst9|MSR_COM1[1]                                  ;
; PCI_target_controller:b2v_inst4|cs_state~38              ; Lost Fanouts              ; PCI_target_controller:b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1        ;
; PCI_target_controller:b2v_inst4|cs_state~40              ; Lost Fanouts              ; PCI_target_controller:b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1               ;
; PCI_target_controller:b2v_inst4|cs_state~43              ; Lost Fanouts              ; PCI_target_controller:b2v_inst4|cs_state.CS_RESERVED                         ;
+----------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 421   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 300   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 240   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; COM_controller_16C550:b2v_inst9|DLL_COM1[5]       ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[6]       ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[7]       ; 3       ;
; data_ready[1]                                     ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[0]        ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[1]        ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[2]        ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[3]        ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[4]        ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[5]        ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[6]        ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[7]        ; 1       ;
; data_ready[0]                                     ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[0]       ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[0]       ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[1]       ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[2]       ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[3]       ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[3]        ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[4]       ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[4]        ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[5]       ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[5]       ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[5]        ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[6]       ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[6]       ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[6]        ; 2       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[7]       ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[7]        ; 3       ;
; COM_controller_16C550:b2v_inst9|interrupt_pending ; 1       ;
; Total number of inverted registers = 30           ;         ;
+---------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                               ;
+------------------------------------------------+----------------------------------------------------+------+
; Register Name                                  ; Megafunction                                       ; Type ;
+------------------------------------------------+----------------------------------------------------+------+
; COM_controller_16C550:b2v_inst9|THR_COM1[0..7] ; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_rtl_0 ; RAM  ;
+------------------------------------------------+----------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Block1|COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[5] ;
; 513:1              ; 2 bits    ; 684 LEs       ; 32 LEs               ; 652 LEs                ; Yes        ; |Block1|PCI_io:b2v_inst8|out_addr_data_reg[4]                 ;
; 513:1              ; 19 bits   ; 6498 LEs      ; 342 LEs              ; 6156 LEs               ; Yes        ; |Block1|PCI_io:b2v_inst8|out_addr_data_reg[26]                ;
; 513:1              ; 3 bits    ; 1026 LEs      ; 51 LEs               ; 975 LEs                ; Yes        ; |Block1|PCI_io:b2v_inst8|out_addr_data_reg[6]                 ;
; 513:1              ; 3 bits    ; 1026 LEs      ; 42 LEs               ; 984 LEs                ; Yes        ; |Block1|PCI_io:b2v_inst8|out_addr_data_reg[25]                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |Block1|PCI_target_controller:b2v_inst4|Mux0                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Block1|LPT_controller_82550:b2v_inst1|Selector46             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Block1|LPT_controller_82550:b2v_inst1|Selector39             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Block1|COM_controller_16C550:b2v_inst9|Selector54            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |Block1|COM_controller_16C550:b2v_inst9|Selector48            ;
; 775:1              ; 2 bits    ; 1032 LEs      ; 36 LEs               ; 996 LEs                ; No         ; |Block1|PCI_io:b2v_inst8|Mux24                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Block1|PCI_target_controller:b2v_inst4|Selector78            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Block1|PCI_target_controller:b2v_inst4|Selector64            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0|altsyncram_qae1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPT_controller_82550:b2v_inst1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPTF_RESET     ; 0     ; Signed Integer                                     ;
; LPTF_IDLE      ; 1     ; Signed Integer                                     ;
; LPTF_PIR_READ  ; 2     ; Signed Integer                                     ;
; LPTF_PDR_WRITE ; 3     ; Signed Integer                                     ;
; LPTF_PSR_READ  ; 4     ; Signed Integer                                     ;
; LPTF_PCR_READ  ; 5     ; Signed Integer                                     ;
; LPTF_PCR_WRITE ; 6     ; Signed Integer                                     ;
; LPTF_PXR_READ  ; 7     ; Signed Integer                                     ;
; LPTF_PXR_WRITE ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:b2v_inst3|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 3                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 48                        ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 25                        ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; altpll0_altpll3           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PCI_target_controller:b2v_inst4               ;
+---------------------------------------+----------------------------------+-----------------+
; Parameter Name                        ; Value                            ; Type            ;
+---------------------------------------+----------------------------------+-----------------+
; CS_RESET                              ; 0                                ; Signed Integer  ;
; CS_IDLE                               ; 1                                ; Signed Integer  ;
; CS_READ                               ; 2                                ; Signed Integer  ;
; CS_VIDPID_WRITE_DEVICE0               ; 18                               ; Signed Integer  ;
; CS_STATUSCOMMAND_WRITE_DEVICE0        ; 19                               ; Signed Integer  ;
; CS_CLASSCODE_WRITE_DEVICE0            ; 20                               ; Signed Integer  ;
; CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 ; 21                               ; Signed Integer  ;
; CS_BAR0_WRITE_DEVICE0                 ; 22                               ; Signed Integer  ;
; CS_BAR1_WRITE_DEVICE0                 ; 23                               ; Signed Integer  ;
; CS_BAR2_WRITE_DEVICE0                 ; 24                               ; Signed Integer  ;
; CS_BAR3_WRITE_DEVICE0                 ; 25                               ; Signed Integer  ;
; CS_BAR4_WRITE_DEVICE0                 ; 26                               ; Signed Integer  ;
; CS_BAR5_WRITE_DEVICE0                 ; 27                               ; Signed Integer  ;
; CS_CARDBUS_WRITE_DEVICE0              ; 28                               ; Signed Integer  ;
; CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0     ; 29                               ; Signed Integer  ;
; CS_EXPANSION_ROM_BAR_WRITE_DEVICE0    ; 30                               ; Signed Integer  ;
; CS_CAP_POINTER_WRITE_DEVICE0          ; 31                               ; Signed Integer  ;
; CS_LAT_INTERRUPT_WRITE_DEVICE0        ; 32                               ; Signed Integer  ;
; CS_VIDPID_WRITE_DEVICE1               ; 50                               ; Signed Integer  ;
; CS_STATUSCOMMAND_WRITE_DEVICE1        ; 51                               ; Signed Integer  ;
; CS_CLASSCODE_WRITE_DEVICE1            ; 52                               ; Signed Integer  ;
; CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 ; 53                               ; Signed Integer  ;
; CS_BAR0_WRITE_DEVICE1                 ; 54                               ; Signed Integer  ;
; CS_BAR1_WRITE_DEVICE1                 ; 55                               ; Signed Integer  ;
; CS_BAR2_WRITE_DEVICE1                 ; 56                               ; Signed Integer  ;
; CS_BAR3_WRITE_DEVICE1                 ; 57                               ; Signed Integer  ;
; CS_BAR4_WRITE_DEVICE1                 ; 58                               ; Signed Integer  ;
; CS_BAR5_WRITE_DEVICE1                 ; 59                               ; Signed Integer  ;
; CS_CARDBUS_WRITE_DEVICE1              ; 60                               ; Signed Integer  ;
; CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1     ; 61                               ; Signed Integer  ;
; CS_EXPANSION_ROM_BAR_WRITE_DEVICE1    ; 62                               ; Signed Integer  ;
; CS_CAP_POINTER_WRITE_DEVICE1          ; 63                               ; Signed Integer  ;
; CS_LAT_INTERRUPT_WRITE_DEVICE1        ; 64                               ; Signed Integer  ;
; CS_NULL                               ; 125                              ; Signed Integer  ;
; CS_RESERVED                           ; 126                              ; Signed Integer  ;
; INT_PIN_DEVICE0                       ; 00000000000000000000001000000000 ; Unsigned Binary ;
; INT_PIN_DEVICE1                       ; 00000000000000000000000100000000 ; Unsigned Binary ;
; INT_PIN_DEVICE2                       ; 00000000000000000000001100000000 ; Unsigned Binary ;
; INT_PIN_DEVICE3                       ; 00000000000000000000010000000000 ; Unsigned Binary ;
; STATUS_MASK_DEVICE0                   ; 0000001010001000                 ; Unsigned Binary ;
; STATUS_MASK_DEVICE1                   ; 0000001010001000                 ; Unsigned Binary ;
; STATUS_MASK_DEVICE2                   ; 0000001010001000                 ; Unsigned Binary ;
; STATUS_MASK_DEVICE3                   ; 0000001010001000                 ; Unsigned Binary ;
; COMMAND_MASK_DEVICE0                  ; 0000000000000011                 ; Unsigned Binary ;
; COMMAND_MASK_DEVICE1                  ; 0000000000000011                 ; Unsigned Binary ;
; COMMAND_MASK_DEVICE2                  ; 0000000000000011                 ; Unsigned Binary ;
; COMMAND_MASK_DEVICE3                  ; 0000000000000011                 ; Unsigned Binary ;
; TRDY_DELAY                            ; 0                                ; Signed Integer  ;
; MULTIFUNCTIONAL_DEVICE0               ; 00000000100000000000000000000000 ; Unsigned Binary ;
; MULTIFUNCTIONAL_DEVICE1               ; 00000000100000000000000000000000 ; Unsigned Binary ;
; MULTIFUNCTIONAL_DEVICE2               ; 00000000100000000000000000000000 ; Unsigned Binary ;
; MULTIFUNCTIONAL_DEVICE3               ; 00000000100000000000000000000000 ; Unsigned Binary ;
; VIDPID_DEVICE0                        ; 11011110101011011011111011101111 ; Unsigned Binary ;
; CLASSCODE_DEVICE0                     ; 00001100000000110000000001010000 ; Unsigned Binary ;
; VIDPID_DEVICE1                        ; 01010000010100110100001101001000 ; Unsigned Binary ;
; CLASSCODE_DEVICE1                     ; 00000111000000000000001000001111 ; Unsigned Binary ;
; VIDPID_DEVICE2                        ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CLASSCODE_DEVICE2                     ; 00000000000000000000000000000000 ; Unsigned Binary ;
; VIDPID_DEVICE3                        ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CLASSCODE_DEVICE3                     ; 00000000000000000000000000000000 ; Unsigned Binary ;
+---------------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: COM_controller_16C550:b2v_inst9 ;
+---------------------------+-------+------------------------------------------+
; Parameter Name            ; Value ; Type                                     ;
+---------------------------+-------+------------------------------------------+
; COMF_RESET                ; 0     ; Signed Integer                           ;
; COMF_IDLE                 ; 1     ; Signed Integer                           ;
; COMF_READ                 ; 2     ; Signed Integer                           ;
; COMF_RX_READ              ; 3     ; Signed Integer                           ;
; COMF_TX_WRITE             ; 4     ; Signed Integer                           ;
; COMF_IER_WRITE            ; 5     ; Signed Integer                           ;
; COMF_IIR_WRITE            ; 6     ; Signed Integer                           ;
; COMF_FCR_WRITE            ; 7     ; Signed Integer                           ;
; COMF_LCR_WRITE            ; 8     ; Signed Integer                           ;
; COMF_MCR_WRITE            ; 9     ; Signed Integer                           ;
; COMF_LSR_WRITE            ; 10    ; Signed Integer                           ;
; COMF_MSR_WRITE            ; 11    ; Signed Integer                           ;
; COMF_SCR_WRITE            ; 12    ; Signed Integer                           ;
; COMF_DLL_WRITE            ; 13    ; Signed Integer                           ;
; COMF_DLM_WRITE            ; 14    ; Signed Integer                           ;
; COMF_DLL_READ             ; 15    ; Signed Integer                           ;
; COMF_DLM_READ             ; 16    ; Signed Integer                           ;
; COMF_IIR_READ             ; 17    ; Signed Integer                           ;
; COMF_MCR_READ             ; 18    ; Signed Integer                           ;
; COMF_LCR_READ             ; 19    ; Signed Integer                           ;
; COMF_LSR_READ             ; 20    ; Signed Integer                           ;
; COMF_MSR_READ             ; 21    ; Signed Integer                           ;
; COMF_IER_READ             ; 22    ; Signed Integer                           ;
; COMF_TX_INT_FLAG_RESET    ; 23    ; Signed Integer                           ;
; COMF_FIFO_WRITE           ; 24    ; Signed Integer                           ;
; COMF_IER_CHECK            ; 25    ; Signed Integer                           ;
; COMF_TSR_ENABLE           ; 26    ; Signed Integer                           ;
; COMF_RX_END               ; 27    ; Signed Integer                           ;
; COMF_RX_INT_FLAG_RESET    ; 28    ; Signed Integer                           ;
; COMF_MODEM_INT_FLAG_RESET ; 29    ; Signed Integer                           ;
; COMF_LINE_INT_FLAG_RESET  ; 30    ; Signed Integer                           ;
; COMF_TX_END               ; 31    ; Signed Integer                           ;
+---------------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_dog1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_qae1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; altpll0:b2v_inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 2                                                             ;
; Entity Instance                           ; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 16                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 16                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 16                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 16                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "COM_controller_16C550:b2v_inst9"                                                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DSR  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RI   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DCD  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; par  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; DTR  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCI_target_controller:b2v_inst4"                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; addr_data               ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; par                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr_data_buf_in_word   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; addr_data_buf_in_dword  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR0_DEVICE0_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR1_DEVICE0_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR2_DEVICE0_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR3_DEVICE0_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR4_DEVICE0_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR5_DEVICE0_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR2_DEVICE1_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR3_DEVICE1_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR4_DEVICE1_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR5_DEVICE1_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR0_DEVICE2_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR1_DEVICE2_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR2_DEVICE2_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR3_DEVICE2_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR4_DEVICE2_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR5_DEVICE2_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR0_DEVICE3_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR1_DEVICE3_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR2_DEVICE3_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR3_DEVICE3_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR4_DEVICE3_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BAR5_DEVICE3_configured ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR0_DEVICE0_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR1_DEVICE0_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR2_DEVICE0_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR3_DEVICE0_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR4_DEVICE0_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR5_DEVICE0_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR2_DEVICE1_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR3_DEVICE1_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR4_DEVICE1_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR5_DEVICE1_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR0_DEVICE2_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR1_DEVICE2_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR2_DEVICE2_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR3_DEVICE2_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR4_DEVICE2_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR5_DEVICE2_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR0_DEVICE3_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR1_DEVICE3_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR2_DEVICE3_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR3_DEVICE3_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR4_DEVICE3_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; is_BAR5_DEVICE3_address ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll0:b2v_inst3"                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPT_controller_82550:b2v_inst1"                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; par  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:44     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Sep 11 17:23:29 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pciusbtest -c pciusbtest
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file block1.v
    Info (12023): Found entity 1: Block1
Warning (10261): Verilog HDL Event Control warning at com_controller.v(747): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at com_controller.v(767): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at com_controller.v(782): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at com_controller.v(795): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at com_controller.v(806): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at com_controller.v(817): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at com_controller.v(860): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at com_controller.v(871): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at com_controller.v(882): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file com_controller.v
    Info (12023): Found entity 1: COM_controller_16C550
Info (12021): Found 1 design units, including 1 entities, in source file altpll0.v
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file lpm_counter0.v
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 1 design units, including 1 entities, in source file pci_controller.v
    Info (12023): Found entity 1: PCI_target_controller
Info (12021): Found 1 design units, including 1 entities, in source file pcimux.v
    Info (12023): Found entity 1: PCIMUX
Info (12021): Found 1 design units, including 1 entities, in source file pci_io.v
    Info (12023): Found entity 1: PCI_io
Info (12021): Found 1 design units, including 1 entities, in source file lpt_controller.v
    Info (12023): Found entity 1: LPT_controller_82550
Info (12021): Found 1 design units, including 1 entities, in source file altpll1.v
    Info (12023): Found entity 1: altpll1
Warning (10236): Verilog HDL Implicit Net warning at com_controller.v(740): created implicit net for "is_COM1_initialized"
Info (12127): Elaborating entity "Block1" for the top level hierarchy
Info (12128): Elaborating entity "LPT_controller_82550" for hierarchy "LPT_controller_82550:b2v_inst1"
Warning (10240): Verilog HDL Always Construct warning at lpt_controller.v(191): inferring latch(es) for variable "PSR_LPT1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lpt_controller.v(191): inferring latch(es) for variable "PCR_LPT1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at lpt_controller.v(191): inferring latch(es) for variable "PXR_LPT1", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "par" at lpt_controller.v(21) has no driver
Info (10041): Inferred latch for "PXR_LPT1[0]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PXR_LPT1[1]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PXR_LPT1[2]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PXR_LPT1[3]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PXR_LPT1[4]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PXR_LPT1[5]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PXR_LPT1[6]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PXR_LPT1[7]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PCR_LPT1[6]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PCR_LPT1[7]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PSR_LPT1[0]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PSR_LPT1[1]" at lpt_controller.v(191)
Info (10041): Inferred latch for "PSR_LPT1[2]" at lpt_controller.v(191)
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:b2v_inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:b2v_inst3|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:b2v_inst3|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:b2v_inst3|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "48"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll3.v
    Info (12023): Found entity 1: altpll0_altpll3
Info (12128): Elaborating entity "altpll0_altpll3" for hierarchy "altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated"
Info (12128): Elaborating entity "PCI_target_controller" for hierarchy "PCI_target_controller:b2v_inst4"
Warning (10858): Verilog HDL warning at pci_controller.v(87): object BASE_ADDRESS_0_DEVICE2 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(88): object BASE_ADDRESS_1_DEVICE2 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(89): object BASE_ADDRESS_2_DEVICE2 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(90): object BASE_ADDRESS_3_DEVICE2 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(91): object BASE_ADDRESS_4_DEVICE2 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(92): object BASE_ADDRESS_5_DEVICE2 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(96): object BASE_ADDRESS_0_DEVICE3 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(97): object BASE_ADDRESS_1_DEVICE3 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(98): object BASE_ADDRESS_2_DEVICE3 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(99): object BASE_ADDRESS_3_DEVICE3 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(100): object BASE_ADDRESS_4_DEVICE3 used but never assigned
Warning (10858): Verilog HDL warning at pci_controller.v(101): object BASE_ADDRESS_5_DEVICE3 used but never assigned
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_0_DEVICE0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_1_DEVICE0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_2_DEVICE0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_3_DEVICE0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_5_DEVICE0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_2_DEVICE1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_3_DEVICE1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_4_DEVICE1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable "BASE_ADDRESS_5_DEVICE1", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "BASE_ADDRESS_0_DEVICE2" at pci_controller.v(87) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_1_DEVICE2" at pci_controller.v(88) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_2_DEVICE2" at pci_controller.v(89) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_3_DEVICE2" at pci_controller.v(90) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_4_DEVICE2[31..8]" at pci_controller.v(91) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_5_DEVICE2[31..8]" at pci_controller.v(92) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_0_DEVICE3" at pci_controller.v(96) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_1_DEVICE3" at pci_controller.v(97) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_2_DEVICE3" at pci_controller.v(98) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_3_DEVICE3" at pci_controller.v(99) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_4_DEVICE3[31..8]" at pci_controller.v(100) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "BASE_ADDRESS_5_DEVICE3[31..8]" at pci_controller.v(101) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "addr_data_buf_in_word" at pci_controller.v(15) has no driver
Warning (10034): Output port "addr_data_buf_in_dword" at pci_controller.v(16) has no driver
Warning (10034): Output port "BAR4_DEVICE0_configured" at pci_controller.v(21) has no driver
Warning (10034): Output port "BAR5_DEVICE0_configured" at pci_controller.v(22) has no driver
Warning (10034): Output port "BAR4_DEVICE1_configured" at pci_controller.v(27) has no driver
Warning (10034): Output port "BAR5_DEVICE1_configured" at pci_controller.v(28) has no driver
Warning (10034): Output port "BAR4_DEVICE2_configured" at pci_controller.v(33) has no driver
Warning (10034): Output port "BAR5_DEVICE2_configured" at pci_controller.v(34) has no driver
Warning (10034): Output port "BAR4_DEVICE3_configured" at pci_controller.v(39) has no driver
Warning (10034): Output port "BAR5_DEVICE3_configured" at pci_controller.v(40) has no driver
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE1[31]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_4_DEVICE1[31]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE1[31]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE1[31]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_5_DEVICE0[31]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_3_DEVICE0[31]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_2_DEVICE0[31]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_1_DEVICE0[31]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[0]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[1]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[2]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[3]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[4]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[5]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[6]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[7]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[8]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[9]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[10]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[11]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[12]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[13]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[14]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[15]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[16]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[17]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[18]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[19]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[20]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[21]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[22]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[23]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[24]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[25]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[26]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[27]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[28]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[29]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[30]" at pci_controller.v(691)
Info (10041): Inferred latch for "BASE_ADDRESS_0_DEVICE0[31]" at pci_controller.v(691)
Info (12128): Elaborating entity "PCI_io" for hierarchy "PCI_io:b2v_inst8"
Info (10264): Verilog HDL Case Statement information at pci_io.v(23): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "COM_controller_16C550" for hierarchy "COM_controller_16C550:b2v_inst9"
Warning (10036): Verilog HDL or VHDL warning at com_controller.v(125): object "baudclk_24000kHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at com_controller.v(135): object "is_422_485" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at com_controller.v(142): object "TSR_COM1_load_rising_edge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at com_controller.v(153): object "COM1_RESET" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at com_controller.v(432): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at com_controller.v(518): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at com_controller.v(616): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at com_controller.v(636): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at com_controller.v(663): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at com_controller.v(778): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at com_controller.v(802): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at com_controller.v(941): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at com_controller.v(943): truncated value with size 32 to match size of target (4)
Warning (10240): Verilog HDL Always Construct warning at com_controller.v(907): inferring latch(es) for variable "IIR_COM1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at com_controller.v(907): inferring latch(es) for variable "FCR_COM1", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "par" at com_controller.v(20) has no driver
Info (10041): Inferred latch for "FCR_COM1[0]" at com_controller.v(907)
Info (10041): Inferred latch for "FCR_COM1[2]" at com_controller.v(907)
Info (10041): Inferred latch for "FCR_COM1[6]" at com_controller.v(907)
Info (10041): Inferred latch for "FCR_COM1[7]" at com_controller.v(907)
Info (10041): Inferred latch for "IIR_COM1[4]" at com_controller.v(907)
Info (10041): Inferred latch for "IIR_COM1[5]" at com_controller.v(907)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "PCI_target_controller:b2v_inst4|cbe_buf_in[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PCI_target_controller:b2v_inst4|cbe_buf_in[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PCI_target_controller:b2v_inst4|cbe_buf_in[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "PCI_target_controller:b2v_inst4|cbe_buf_in[3]" feeding internal logic into a wire
Warning (276027): Inferred dual-clock RAM node "COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0"
Info (12133): Instantiated megafunction "COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dog1.tdf
    Info (12023): Found entity 1: altsyncram_dog1
Info (12130): Elaborated megafunction instantiation "COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0"
Info (12133): Instantiated megafunction "COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qae1.tdf
    Info (12023): Found entity 1: altsyncram_qae1
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "STROBE" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "SIN" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AFD" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "INIT" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "par" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[17]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[17]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[1]" to the node "PCI_target_controller:b2v_inst4|in_adress[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[25]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[25]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[9]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[8]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[10]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[11]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[12]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[13]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[14]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[15]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[16]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[16]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[18]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[18]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[19]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[19]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[20]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[20]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[21]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[21]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[22]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[22]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[23]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[23]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[24]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[24]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[26]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[26]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[27]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[27]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[28]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[28]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[29]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[29]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[30]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[30]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[31]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[31]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[0]" to the node "PCI_target_controller:b2v_inst4|in_adress[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[3]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[2]" to the node "PCI_target_controller:b2v_inst4|in_adress[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[7]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[6]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[5]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_target_controller:b2v_inst4|addr_data_buf_in[4]" to the node "PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data_buf_in[0]" to the node "LPT_controller_82550:b2v_inst1|PIR_LPT1[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data_buf_in[1]" to the node "LPT_controller_82550:b2v_inst1|PIR_LPT1[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data_buf_in[2]" to the node "LPT_controller_82550:b2v_inst1|PIR_LPT1[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data_buf_in[3]" to the node "LPT_controller_82550:b2v_inst1|PIR_LPT1[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data_buf_in[4]" to the node "LPT_controller_82550:b2v_inst1|PIR_LPT1[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data_buf_in[5]" to the node "LPT_controller_82550:b2v_inst1|PIR_LPT1[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data_buf_in[6]" to the node "LPT_controller_82550:b2v_inst1|PIR_LPT1[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data_buf_in[7]" to the node "LPT_controller_82550:b2v_inst1|PIR_LPT1[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[17]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[17]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[1]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[25]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[25]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[9]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[8]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[10]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[11]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[12]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[13]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[14]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[15]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[16]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[16]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[18]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[18]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[19]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[19]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[20]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[20]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[21]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[21]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[22]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[22]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[23]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[23]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[24]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[24]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[26]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[26]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[27]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[27]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[28]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[28]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[29]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[29]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[30]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[30]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[31]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[31]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[0]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[3]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[2]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[7]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[6]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[5]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "PCI_io:b2v_inst8|out_in_addr_data_buf[4]" to the node "PCI_target_controller:b2v_inst4|addr_data_buf_in[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data[0]" to the node "LPT_controller_82550:b2v_inst1|data_buf_in[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data[1]" to the node "LPT_controller_82550:b2v_inst1|data_buf_in[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data[2]" to the node "LPT_controller_82550:b2v_inst1|data_buf_in[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data[3]" to the node "LPT_controller_82550:b2v_inst1|data_buf_in[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data[4]" to the node "LPT_controller_82550:b2v_inst1|data_buf_in[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data[5]" to the node "LPT_controller_82550:b2v_inst1|data_buf_in[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data[6]" to the node "LPT_controller_82550:b2v_inst1|data_buf_in[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "LPT_controller_82550:b2v_inst1|data[7]" to the node "LPT_controller_82550:b2v_inst1|data_buf_in[7]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "trdy~synth"
    Warning (13010): Node "devsel~synth"
    Warning (13010): Node "STROBE~synth"
    Warning (13010): Node "SIN~synth"
    Warning (13010): Node "AFD~synth"
    Warning (13010): Node "INIT~synth"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/pci_usb_test/output_files/pciusbtest.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "intd"
    Warning (15610): No output dependent on input pin "intc"
    Warning (15610): No output dependent on input pin "intb"
Info (21057): Implemented 1084 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 6 output pins
    Info (21060): Implemented 47 bidirectional pins
    Info (21061): Implemented 994 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 180 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Tue Sep 11 17:25:26 2018
    Info: Elapsed time: 00:01:57
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/pci_usb_test/output_files/pciusbtest.map.smsg.


