
STMCAN_transceiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030e8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080032b8  080032b8  000132b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003394  08003394  00013394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003398  08003398  00013398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000090  20000000  0800339c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000108  20000090  0800342c  00020090  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000198  0800342c  00020198  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  9 .debug_info   000121ba  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002207  00000000  00000000  0003227a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b70  00000000  00000000  00034488  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a98  00000000  00000000  00034ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005f0f  00000000  00000000  00035a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003cb9  00000000  00000000  0003b99f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003f658  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003304  00000000  00000000  0003f6d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080032a0 	.word	0x080032a0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	080032a0 	.word	0x080032a0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80002b4:	4a0e      	ldr	r2, [pc, #56]	; (80002f0 <HAL_Init+0x40>)
 80002b6:	4b0e      	ldr	r3, [pc, #56]	; (80002f0 <HAL_Init+0x40>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80002c0:	4a0b      	ldr	r2, [pc, #44]	; (80002f0 <HAL_Init+0x40>)
 80002c2:	4b0b      	ldr	r3, [pc, #44]	; (80002f0 <HAL_Init+0x40>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002cc:	4a08      	ldr	r2, [pc, #32]	; (80002f0 <HAL_Init+0x40>)
 80002ce:	4b08      	ldr	r3, [pc, #32]	; (80002f0 <HAL_Init+0x40>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002d8:	2003      	movs	r0, #3
 80002da:	f000 f90b 	bl	80004f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002de:	2000      	movs	r0, #0
 80002e0:	f000 f808 	bl	80002f4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80002e4:	f002 fa9b 	bl	800281e <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80002e8:	2300      	movs	r3, #0
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40023c00 	.word	0x40023c00

080002f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002fc:	4b09      	ldr	r3, [pc, #36]	; (8000324 <HAL_InitTick+0x30>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a09      	ldr	r2, [pc, #36]	; (8000328 <HAL_InitTick+0x34>)
 8000302:	fba2 2303 	umull	r2, r3, r2, r3
 8000306:	099b      	lsrs	r3, r3, #6
 8000308:	4618      	mov	r0, r3
 800030a:	f000 f928 	bl	800055e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800030e:	2200      	movs	r2, #0
 8000310:	6879      	ldr	r1, [r7, #4]
 8000312:	f04f 30ff 	mov.w	r0, #4294967295
 8000316:	f000 f8f8 	bl	800050a <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800031a:	2300      	movs	r3, #0
}
 800031c:	4618      	mov	r0, r3
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	20000028 	.word	0x20000028
 8000328:	10624dd3 	.word	0x10624dd3

0800032c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  uwTick++;
 8000330:	4b04      	ldr	r3, [pc, #16]	; (8000344 <HAL_IncTick+0x18>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	3301      	adds	r3, #1
 8000336:	4a03      	ldr	r2, [pc, #12]	; (8000344 <HAL_IncTick+0x18>)
 8000338:	6013      	str	r3, [r2, #0]
}
 800033a:	bf00      	nop
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	200000d8 	.word	0x200000d8

08000348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  return uwTick;
 800034c:	4b03      	ldr	r3, [pc, #12]	; (800035c <HAL_GetTick+0x14>)
 800034e:	681b      	ldr	r3, [r3, #0]
}
 8000350:	4618      	mov	r0, r3
 8000352:	46bd      	mov	sp, r7
 8000354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000358:	4770      	bx	lr
 800035a:	bf00      	nop
 800035c:	200000d8 	.word	0x200000d8

08000360 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000360:	b480      	push	{r7}
 8000362:	b085      	sub	sp, #20
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	f003 0307 	and.w	r3, r3, #7
 800036e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000370:	4b0c      	ldr	r3, [pc, #48]	; (80003a4 <NVIC_SetPriorityGrouping+0x44>)
 8000372:	68db      	ldr	r3, [r3, #12]
 8000374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000376:	68ba      	ldr	r2, [r7, #8]
 8000378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800037c:	4013      	ands	r3, r2
 800037e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000384:	68bb      	ldr	r3, [r7, #8]
 8000386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800038c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000392:	4a04      	ldr	r2, [pc, #16]	; (80003a4 <NVIC_SetPriorityGrouping+0x44>)
 8000394:	68bb      	ldr	r3, [r7, #8]
 8000396:	60d3      	str	r3, [r2, #12]
}
 8000398:	bf00      	nop
 800039a:	3714      	adds	r7, #20
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr
 80003a4:	e000ed00 	.word	0xe000ed00

080003a8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003ac:	4b04      	ldr	r3, [pc, #16]	; (80003c0 <NVIC_GetPriorityGrouping+0x18>)
 80003ae:	68db      	ldr	r3, [r3, #12]
 80003b0:	0a1b      	lsrs	r3, r3, #8
 80003b2:	f003 0307 	and.w	r3, r3, #7
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr
 80003c0:	e000ed00 	.word	0xe000ed00

080003c4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	4603      	mov	r3, r0
 80003cc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80003ce:	4909      	ldr	r1, [pc, #36]	; (80003f4 <NVIC_EnableIRQ+0x30>)
 80003d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003d4:	095b      	lsrs	r3, r3, #5
 80003d6:	79fa      	ldrb	r2, [r7, #7]
 80003d8:	f002 021f 	and.w	r2, r2, #31
 80003dc:	2001      	movs	r0, #1
 80003de:	fa00 f202 	lsl.w	r2, r0, r2
 80003e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	e000e100 	.word	0xe000e100

080003f8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	4603      	mov	r3, r0
 8000400:	6039      	str	r1, [r7, #0]
 8000402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000408:	2b00      	cmp	r3, #0
 800040a:	da0b      	bge.n	8000424 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800040c:	490d      	ldr	r1, [pc, #52]	; (8000444 <NVIC_SetPriority+0x4c>)
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	f003 030f 	and.w	r3, r3, #15
 8000414:	3b04      	subs	r3, #4
 8000416:	683a      	ldr	r2, [r7, #0]
 8000418:	b2d2      	uxtb	r2, r2
 800041a:	0112      	lsls	r2, r2, #4
 800041c:	b2d2      	uxtb	r2, r2
 800041e:	440b      	add	r3, r1
 8000420:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000422:	e009      	b.n	8000438 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000424:	4908      	ldr	r1, [pc, #32]	; (8000448 <NVIC_SetPriority+0x50>)
 8000426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800042a:	683a      	ldr	r2, [r7, #0]
 800042c:	b2d2      	uxtb	r2, r2
 800042e:	0112      	lsls	r2, r2, #4
 8000430:	b2d2      	uxtb	r2, r2
 8000432:	440b      	add	r3, r1
 8000434:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000438:	bf00      	nop
 800043a:	370c      	adds	r7, #12
 800043c:	46bd      	mov	sp, r7
 800043e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000442:	4770      	bx	lr
 8000444:	e000ed00 	.word	0xe000ed00
 8000448:	e000e100 	.word	0xe000e100

0800044c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800044c:	b480      	push	{r7}
 800044e:	b089      	sub	sp, #36	; 0x24
 8000450:	af00      	add	r7, sp, #0
 8000452:	60f8      	str	r0, [r7, #12]
 8000454:	60b9      	str	r1, [r7, #8]
 8000456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	f003 0307 	and.w	r3, r3, #7
 800045e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000460:	69fb      	ldr	r3, [r7, #28]
 8000462:	f1c3 0307 	rsb	r3, r3, #7
 8000466:	2b04      	cmp	r3, #4
 8000468:	bf28      	it	cs
 800046a:	2304      	movcs	r3, #4
 800046c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800046e:	69fb      	ldr	r3, [r7, #28]
 8000470:	3304      	adds	r3, #4
 8000472:	2b06      	cmp	r3, #6
 8000474:	d902      	bls.n	800047c <NVIC_EncodePriority+0x30>
 8000476:	69fb      	ldr	r3, [r7, #28]
 8000478:	3b03      	subs	r3, #3
 800047a:	e000      	b.n	800047e <NVIC_EncodePriority+0x32>
 800047c:	2300      	movs	r3, #0
 800047e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000480:	2201      	movs	r2, #1
 8000482:	69bb      	ldr	r3, [r7, #24]
 8000484:	fa02 f303 	lsl.w	r3, r2, r3
 8000488:	1e5a      	subs	r2, r3, #1
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	401a      	ands	r2, r3
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000492:	2101      	movs	r1, #1
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	fa01 f303 	lsl.w	r3, r1, r3
 800049a:	1e59      	subs	r1, r3, #1
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004a0:	4313      	orrs	r3, r2
         );
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3724      	adds	r7, #36	; 0x24
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
	...

080004b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	3b01      	subs	r3, #1
 80004bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80004c0:	d301      	bcc.n	80004c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80004c2:	2301      	movs	r3, #1
 80004c4:	e00f      	b.n	80004e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004c6:	4a0a      	ldr	r2, [pc, #40]	; (80004f0 <SysTick_Config+0x40>)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	3b01      	subs	r3, #1
 80004cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80004ce:	210f      	movs	r1, #15
 80004d0:	f04f 30ff 	mov.w	r0, #4294967295
 80004d4:	f7ff ff90 	bl	80003f8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004d8:	4b05      	ldr	r3, [pc, #20]	; (80004f0 <SysTick_Config+0x40>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004de:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <SysTick_Config+0x40>)
 80004e0:	2207      	movs	r2, #7
 80004e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004e4:	2300      	movs	r3, #0
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	e000e010 	.word	0xe000e010

080004f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f7ff ff2f 	bl	8000360 <NVIC_SetPriorityGrouping>
}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}

0800050a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800050a:	b580      	push	{r7, lr}
 800050c:	b086      	sub	sp, #24
 800050e:	af00      	add	r7, sp, #0
 8000510:	4603      	mov	r3, r0
 8000512:	60b9      	str	r1, [r7, #8]
 8000514:	607a      	str	r2, [r7, #4]
 8000516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000518:	2300      	movs	r3, #0
 800051a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800051c:	f7ff ff44 	bl	80003a8 <NVIC_GetPriorityGrouping>
 8000520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	68b9      	ldr	r1, [r7, #8]
 8000526:	6978      	ldr	r0, [r7, #20]
 8000528:	f7ff ff90 	bl	800044c <NVIC_EncodePriority>
 800052c:	4602      	mov	r2, r0
 800052e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000532:	4611      	mov	r1, r2
 8000534:	4618      	mov	r0, r3
 8000536:	f7ff ff5f 	bl	80003f8 <NVIC_SetPriority>
}
 800053a:	bf00      	nop
 800053c:	3718      	adds	r7, #24
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000542:	b580      	push	{r7, lr}
 8000544:	b082      	sub	sp, #8
 8000546:	af00      	add	r7, sp, #0
 8000548:	4603      	mov	r3, r0
 800054a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800054c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000550:	4618      	mov	r0, r3
 8000552:	f7ff ff37 	bl	80003c4 <NVIC_EnableIRQ>
}
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}

0800055e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b082      	sub	sp, #8
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000566:	6878      	ldr	r0, [r7, #4]
 8000568:	f7ff ffa2 	bl	80004b0 <SysTick_Config>
 800056c:	4603      	mov	r3, r0
}
 800056e:	4618      	mov	r0, r3
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
	...

08000578 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2b04      	cmp	r3, #4
 8000584:	d106      	bne.n	8000594 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000586:	4a09      	ldr	r2, [pc, #36]	; (80005ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000588:	4b08      	ldr	r3, [pc, #32]	; (80005ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000592:	e005      	b.n	80005a0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000594:	4a05      	ldr	r2, [pc, #20]	; (80005ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000596:	4b05      	ldr	r3, [pc, #20]	; (80005ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f023 0304 	bic.w	r3, r3, #4
 800059e:	6013      	str	r3, [r2, #0]
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	e000e010 	.word	0xe000e010

080005b0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80005b4:	f000 f802 	bl	80005bc <HAL_SYSTICK_Callback>
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}

080005bc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
	...

080005cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b089      	sub	sp, #36	; 0x24
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80005da:	2300      	movs	r3, #0
 80005dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80005de:	2300      	movs	r3, #0
 80005e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80005e2:	2300      	movs	r3, #0
 80005e4:	61fb      	str	r3, [r7, #28]
 80005e6:	e165      	b.n	80008b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80005e8:	2201      	movs	r2, #1
 80005ea:	69fb      	ldr	r3, [r7, #28]
 80005ec:	fa02 f303 	lsl.w	r3, r2, r3
 80005f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	4013      	ands	r3, r2
 80005fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80005fc:	693a      	ldr	r2, [r7, #16]
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	429a      	cmp	r2, r3
 8000602:	f040 8154 	bne.w	80008ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	2b02      	cmp	r3, #2
 800060c:	d003      	beq.n	8000616 <HAL_GPIO_Init+0x4a>
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	2b12      	cmp	r3, #18
 8000614:	d123      	bne.n	800065e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	08da      	lsrs	r2, r3, #3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3208      	adds	r2, #8
 800061e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000624:	69fb      	ldr	r3, [r7, #28]
 8000626:	f003 0307 	and.w	r3, r3, #7
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	220f      	movs	r2, #15
 800062e:	fa02 f303 	lsl.w	r3, r2, r3
 8000632:	43db      	mvns	r3, r3
 8000634:	69ba      	ldr	r2, [r7, #24]
 8000636:	4013      	ands	r3, r2
 8000638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	691a      	ldr	r2, [r3, #16]
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	f003 0307 	and.w	r3, r3, #7
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	fa02 f303 	lsl.w	r3, r2, r3
 800064a:	69ba      	ldr	r2, [r7, #24]
 800064c:	4313      	orrs	r3, r2
 800064e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000650:	69fb      	ldr	r3, [r7, #28]
 8000652:	08da      	lsrs	r2, r3, #3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3208      	adds	r2, #8
 8000658:	69b9      	ldr	r1, [r7, #24]
 800065a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000664:	69fb      	ldr	r3, [r7, #28]
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	2203      	movs	r2, #3
 800066a:	fa02 f303 	lsl.w	r3, r2, r3
 800066e:	43db      	mvns	r3, r3
 8000670:	69ba      	ldr	r2, [r7, #24]
 8000672:	4013      	ands	r3, r2
 8000674:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	685b      	ldr	r3, [r3, #4]
 800067a:	f003 0203 	and.w	r2, r3, #3
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	005b      	lsls	r3, r3, #1
 8000682:	fa02 f303 	lsl.w	r3, r2, r3
 8000686:	69ba      	ldr	r2, [r7, #24]
 8000688:	4313      	orrs	r3, r2
 800068a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	69ba      	ldr	r2, [r7, #24]
 8000690:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	2b01      	cmp	r3, #1
 8000698:	d00b      	beq.n	80006b2 <HAL_GPIO_Init+0xe6>
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	2b02      	cmp	r3, #2
 80006a0:	d007      	beq.n	80006b2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006a6:	2b11      	cmp	r3, #17
 80006a8:	d003      	beq.n	80006b2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	685b      	ldr	r3, [r3, #4]
 80006ae:	2b12      	cmp	r3, #18
 80006b0:	d130      	bne.n	8000714 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	689b      	ldr	r3, [r3, #8]
 80006b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80006b8:	69fb      	ldr	r3, [r7, #28]
 80006ba:	005b      	lsls	r3, r3, #1
 80006bc:	2203      	movs	r2, #3
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	43db      	mvns	r3, r3
 80006c4:	69ba      	ldr	r2, [r7, #24]
 80006c6:	4013      	ands	r3, r2
 80006c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	68da      	ldr	r2, [r3, #12]
 80006ce:	69fb      	ldr	r3, [r7, #28]
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	fa02 f303 	lsl.w	r3, r2, r3
 80006d6:	69ba      	ldr	r2, [r7, #24]
 80006d8:	4313      	orrs	r3, r2
 80006da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	69ba      	ldr	r2, [r7, #24]
 80006e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80006e8:	2201      	movs	r2, #1
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	fa02 f303 	lsl.w	r3, r2, r3
 80006f0:	43db      	mvns	r3, r3
 80006f2:	69ba      	ldr	r2, [r7, #24]
 80006f4:	4013      	ands	r3, r2
 80006f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	091b      	lsrs	r3, r3, #4
 80006fe:	f003 0201 	and.w	r2, r3, #1
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	fa02 f303 	lsl.w	r3, r2, r3
 8000708:	69ba      	ldr	r2, [r7, #24]
 800070a:	4313      	orrs	r3, r2
 800070c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	69ba      	ldr	r2, [r7, #24]
 8000712:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	2203      	movs	r2, #3
 8000720:	fa02 f303 	lsl.w	r3, r2, r3
 8000724:	43db      	mvns	r3, r3
 8000726:	69ba      	ldr	r2, [r7, #24]
 8000728:	4013      	ands	r3, r2
 800072a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	689a      	ldr	r2, [r3, #8]
 8000730:	69fb      	ldr	r3, [r7, #28]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	fa02 f303 	lsl.w	r3, r2, r3
 8000738:	69ba      	ldr	r2, [r7, #24]
 800073a:	4313      	orrs	r3, r2
 800073c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	69ba      	ldr	r2, [r7, #24]
 8000742:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800074c:	2b00      	cmp	r3, #0
 800074e:	f000 80ae 	beq.w	80008ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	60fb      	str	r3, [r7, #12]
 8000756:	4a5c      	ldr	r2, [pc, #368]	; (80008c8 <HAL_GPIO_Init+0x2fc>)
 8000758:	4b5b      	ldr	r3, [pc, #364]	; (80008c8 <HAL_GPIO_Init+0x2fc>)
 800075a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800075c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000760:	6453      	str	r3, [r2, #68]	; 0x44
 8000762:	4b59      	ldr	r3, [pc, #356]	; (80008c8 <HAL_GPIO_Init+0x2fc>)
 8000764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800076e:	4a57      	ldr	r2, [pc, #348]	; (80008cc <HAL_GPIO_Init+0x300>)
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	089b      	lsrs	r3, r3, #2
 8000774:	3302      	adds	r3, #2
 8000776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800077a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	f003 0303 	and.w	r3, r3, #3
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	220f      	movs	r2, #15
 8000786:	fa02 f303 	lsl.w	r3, r2, r3
 800078a:	43db      	mvns	r3, r3
 800078c:	69ba      	ldr	r2, [r7, #24]
 800078e:	4013      	ands	r3, r2
 8000790:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4a4e      	ldr	r2, [pc, #312]	; (80008d0 <HAL_GPIO_Init+0x304>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d025      	beq.n	80007e6 <HAL_GPIO_Init+0x21a>
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4a4d      	ldr	r2, [pc, #308]	; (80008d4 <HAL_GPIO_Init+0x308>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d01f      	beq.n	80007e2 <HAL_GPIO_Init+0x216>
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4a4c      	ldr	r2, [pc, #304]	; (80008d8 <HAL_GPIO_Init+0x30c>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d019      	beq.n	80007de <HAL_GPIO_Init+0x212>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4a4b      	ldr	r2, [pc, #300]	; (80008dc <HAL_GPIO_Init+0x310>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d013      	beq.n	80007da <HAL_GPIO_Init+0x20e>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4a4a      	ldr	r2, [pc, #296]	; (80008e0 <HAL_GPIO_Init+0x314>)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d00d      	beq.n	80007d6 <HAL_GPIO_Init+0x20a>
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4a49      	ldr	r2, [pc, #292]	; (80008e4 <HAL_GPIO_Init+0x318>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d007      	beq.n	80007d2 <HAL_GPIO_Init+0x206>
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	4a48      	ldr	r2, [pc, #288]	; (80008e8 <HAL_GPIO_Init+0x31c>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d101      	bne.n	80007ce <HAL_GPIO_Init+0x202>
 80007ca:	2306      	movs	r3, #6
 80007cc:	e00c      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007ce:	2307      	movs	r3, #7
 80007d0:	e00a      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007d2:	2305      	movs	r3, #5
 80007d4:	e008      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007d6:	2304      	movs	r3, #4
 80007d8:	e006      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007da:	2303      	movs	r3, #3
 80007dc:	e004      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007de:	2302      	movs	r3, #2
 80007e0:	e002      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007e2:	2301      	movs	r3, #1
 80007e4:	e000      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007e6:	2300      	movs	r3, #0
 80007e8:	69fa      	ldr	r2, [r7, #28]
 80007ea:	f002 0203 	and.w	r2, r2, #3
 80007ee:	0092      	lsls	r2, r2, #2
 80007f0:	4093      	lsls	r3, r2
 80007f2:	69ba      	ldr	r2, [r7, #24]
 80007f4:	4313      	orrs	r3, r2
 80007f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007f8:	4934      	ldr	r1, [pc, #208]	; (80008cc <HAL_GPIO_Init+0x300>)
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	089b      	lsrs	r3, r3, #2
 80007fe:	3302      	adds	r3, #2
 8000800:	69ba      	ldr	r2, [r7, #24]
 8000802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000806:	4b39      	ldr	r3, [pc, #228]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	43db      	mvns	r3, r3
 8000810:	69ba      	ldr	r2, [r7, #24]
 8000812:	4013      	ands	r3, r2
 8000814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800081e:	2b00      	cmp	r3, #0
 8000820:	d003      	beq.n	800082a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000822:	69ba      	ldr	r2, [r7, #24]
 8000824:	693b      	ldr	r3, [r7, #16]
 8000826:	4313      	orrs	r3, r2
 8000828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800082a:	4a30      	ldr	r2, [pc, #192]	; (80008ec <HAL_GPIO_Init+0x320>)
 800082c:	69bb      	ldr	r3, [r7, #24]
 800082e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000830:	4b2e      	ldr	r3, [pc, #184]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	43db      	mvns	r3, r3
 800083a:	69ba      	ldr	r2, [r7, #24]
 800083c:	4013      	ands	r3, r2
 800083e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000848:	2b00      	cmp	r3, #0
 800084a:	d003      	beq.n	8000854 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800084c:	69ba      	ldr	r2, [r7, #24]
 800084e:	693b      	ldr	r3, [r7, #16]
 8000850:	4313      	orrs	r3, r2
 8000852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000854:	4a25      	ldr	r2, [pc, #148]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000856:	69bb      	ldr	r3, [r7, #24]
 8000858:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800085a:	4b24      	ldr	r3, [pc, #144]	; (80008ec <HAL_GPIO_Init+0x320>)
 800085c:	689b      	ldr	r3, [r3, #8]
 800085e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	43db      	mvns	r3, r3
 8000864:	69ba      	ldr	r2, [r7, #24]
 8000866:	4013      	ands	r3, r2
 8000868:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000872:	2b00      	cmp	r3, #0
 8000874:	d003      	beq.n	800087e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000876:	69ba      	ldr	r2, [r7, #24]
 8000878:	693b      	ldr	r3, [r7, #16]
 800087a:	4313      	orrs	r3, r2
 800087c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800087e:	4a1b      	ldr	r2, [pc, #108]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000884:	4b19      	ldr	r3, [pc, #100]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000886:	68db      	ldr	r3, [r3, #12]
 8000888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800088a:	693b      	ldr	r3, [r7, #16]
 800088c:	43db      	mvns	r3, r3
 800088e:	69ba      	ldr	r2, [r7, #24]
 8000890:	4013      	ands	r3, r2
 8000892:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800089c:	2b00      	cmp	r3, #0
 800089e:	d003      	beq.n	80008a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80008a0:	69ba      	ldr	r2, [r7, #24]
 80008a2:	693b      	ldr	r3, [r7, #16]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80008a8:	4a10      	ldr	r2, [pc, #64]	; (80008ec <HAL_GPIO_Init+0x320>)
 80008aa:	69bb      	ldr	r3, [r7, #24]
 80008ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	3301      	adds	r3, #1
 80008b2:	61fb      	str	r3, [r7, #28]
 80008b4:	69fb      	ldr	r3, [r7, #28]
 80008b6:	2b0f      	cmp	r3, #15
 80008b8:	f67f ae96 	bls.w	80005e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80008bc:	bf00      	nop
 80008be:	3724      	adds	r7, #36	; 0x24
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40013800 	.word	0x40013800
 80008d0:	40020000 	.word	0x40020000
 80008d4:	40020400 	.word	0x40020400
 80008d8:	40020800 	.word	0x40020800
 80008dc:	40020c00 	.word	0x40020c00
 80008e0:	40021000 	.word	0x40021000
 80008e4:	40021400 	.word	0x40021400
 80008e8:	40021800 	.word	0x40021800
 80008ec:	40013c00 	.word	0x40013c00

080008f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	807b      	strh	r3, [r7, #2]
 80008fc:	4613      	mov	r3, r2
 80008fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000900:	787b      	ldrb	r3, [r7, #1]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d003      	beq.n	800090e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000906:	887a      	ldrh	r2, [r7, #2]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800090c:	e003      	b.n	8000916 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800090e:	887b      	ldrh	r3, [r7, #2]
 8000910:	041a      	lsls	r2, r3, #16
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	619a      	str	r2, [r3, #24]
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000922:	b480      	push	{r7}
 8000924:	b083      	sub	sp, #12
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
 800092a:	460b      	mov	r3, r1
 800092c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	695a      	ldr	r2, [r3, #20]
 8000932:	887b      	ldrh	r3, [r7, #2]
 8000934:	405a      	eors	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	615a      	str	r2, [r3, #20]
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000946:	b480      	push	{r7}
 8000948:	b083      	sub	sp, #12
 800094a:	af00      	add	r7, sp, #0
 800094c:	4603      	mov	r3, r0
 800094e:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000950:	bf00      	nop
 8000952:	370c      	adds	r7, #12
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr

0800095c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	603b      	str	r3, [r7, #0]
 800096a:	4a2f      	ldr	r2, [pc, #188]	; (8000a28 <HAL_PWREx_EnableOverDrive+0xcc>)
 800096c:	4b2e      	ldr	r3, [pc, #184]	; (8000a28 <HAL_PWREx_EnableOverDrive+0xcc>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000974:	6413      	str	r3, [r2, #64]	; 0x40
 8000976:	4b2c      	ldr	r3, [pc, #176]	; (8000a28 <HAL_PWREx_EnableOverDrive+0xcc>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000986:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	fa93 f3a3 	rbit	r3, r3
 800098e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000990:	68fb      	ldr	r3, [r7, #12]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000992:	fab3 f383 	clz	r3, r3
 8000996:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800099a:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	461a      	mov	r2, r3
 80009a2:	2301      	movs	r3, #1
 80009a4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009a6:	f7ff fccf 	bl	8000348 <HAL_GetTick>
 80009aa:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80009ac:	e009      	b.n	80009c2 <HAL_PWREx_EnableOverDrive+0x66>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80009ae:	f7ff fccb 	bl	8000348 <HAL_GetTick>
 80009b2:	4602      	mov	r2, r0
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	1ad3      	subs	r3, r2, r3
 80009b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80009bc:	d901      	bls.n	80009c2 <HAL_PWREx_EnableOverDrive+0x66>
    {
      return HAL_TIMEOUT;
 80009be:	2303      	movs	r3, #3
 80009c0:	e02e      	b.n	8000a20 <HAL_PWREx_EnableOverDrive+0xc4>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80009c2:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <HAL_PWREx_EnableOverDrive+0xd0>)
 80009c4:	685b      	ldr	r3, [r3, #4]
 80009c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009ce:	d1ee      	bne.n	80009ae <HAL_PWREx_EnableOverDrive+0x52>
 80009d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009d4:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	fa93 f3a3 	rbit	r3, r3
 80009dc:	607b      	str	r3, [r7, #4]
  return(result);
 80009de:	687b      	ldr	r3, [r7, #4]
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80009e0:	fab3 f383 	clz	r3, r3
 80009e4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80009e8:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	461a      	mov	r2, r3
 80009f0:	2301      	movs	r3, #1
 80009f2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009f4:	f7ff fca8 	bl	8000348 <HAL_GetTick>
 80009f8:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80009fa:	e009      	b.n	8000a10 <HAL_PWREx_EnableOverDrive+0xb4>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80009fc:	f7ff fca4 	bl	8000348 <HAL_GetTick>
 8000a00:	4602      	mov	r2, r0
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a0a:	d901      	bls.n	8000a10 <HAL_PWREx_EnableOverDrive+0xb4>
    {
      return HAL_TIMEOUT;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	e007      	b.n	8000a20 <HAL_PWREx_EnableOverDrive+0xc4>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <HAL_PWREx_EnableOverDrive+0xd0>)
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000a1c:	d1ee      	bne.n	80009fc <HAL_PWREx_EnableOverDrive+0xa0>
    }
  } 
  return HAL_OK;
 8000a1e:	2300      	movs	r3, #0
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3718      	adds	r7, #24
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40007000 	.word	0x40007000

08000a30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a3e:	4b81      	ldr	r3, [pc, #516]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f003 020f 	and.w	r2, r3, #15
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d20c      	bcs.n	8000a66 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a4c:	4b7d      	ldr	r3, [pc, #500]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000a4e:	683a      	ldr	r2, [r7, #0]
 8000a50:	b2d2      	uxtb	r2, r2
 8000a52:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a54:	4b7b      	ldr	r3, [pc, #492]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f003 020f 	and.w	r2, r3, #15
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d001      	beq.n	8000a66 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e0ea      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d008      	beq.n	8000a84 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a72:	4975      	ldr	r1, [pc, #468]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000a74:	4b74      	ldr	r3, [pc, #464]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f003 0301 	and.w	r3, r3, #1
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	f000 8086 	beq.w	8000b9e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d107      	bne.n	8000aaa <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a9a:	4b6b      	ldr	r3, [pc, #428]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d119      	bne.n	8000ada <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e0c8      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	d003      	beq.n	8000aba <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	d107      	bne.n	8000aca <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000aba:	4b63      	ldr	r3, [pc, #396]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d109      	bne.n	8000ada <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	e0b8      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000aca:	4b5f      	ldr	r3, [pc, #380]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 0302 	and.w	r3, r3, #2
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e0b0      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ada:	495b      	ldr	r1, [pc, #364]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000adc:	4b5a      	ldr	r3, [pc, #360]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000ade:	689b      	ldr	r3, [r3, #8]
 8000ae0:	f023 0203 	bic.w	r2, r3, #3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000aec:	f7ff fc2c 	bl	8000348 <HAL_GetTick>
 8000af0:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d112      	bne.n	8000b20 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000afa:	e00a      	b.n	8000b12 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000afc:	f7ff fc24 	bl	8000348 <HAL_GetTick>
 8000b00:	4602      	mov	r2, r0
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d901      	bls.n	8000b12 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8000b0e:	2303      	movs	r3, #3
 8000b10:	e094      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b12:	4b4d      	ldr	r3, [pc, #308]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	f003 030c 	and.w	r3, r3, #12
 8000b1a:	2b04      	cmp	r3, #4
 8000b1c:	d1ee      	bne.n	8000afc <HAL_RCC_ClockConfig+0xcc>
 8000b1e:	e03e      	b.n	8000b9e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d112      	bne.n	8000b4e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b28:	e00a      	b.n	8000b40 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b2a:	f7ff fc0d 	bl	8000348 <HAL_GetTick>
 8000b2e:	4602      	mov	r2, r0
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d901      	bls.n	8000b40 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	e07d      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b40:	4b41      	ldr	r3, [pc, #260]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	f003 030c 	and.w	r3, r3, #12
 8000b48:	2b08      	cmp	r3, #8
 8000b4a:	d1ee      	bne.n	8000b2a <HAL_RCC_ClockConfig+0xfa>
 8000b4c:	e027      	b.n	8000b9e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	2b03      	cmp	r3, #3
 8000b54:	d11d      	bne.n	8000b92 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000b56:	e00a      	b.n	8000b6e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b58:	f7ff fbf6 	bl	8000348 <HAL_GetTick>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d901      	bls.n	8000b6e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e066      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000b6e:	4b36      	ldr	r3, [pc, #216]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	f003 030c 	and.w	r3, r3, #12
 8000b76:	2b0c      	cmp	r3, #12
 8000b78:	d1ee      	bne.n	8000b58 <HAL_RCC_ClockConfig+0x128>
 8000b7a:	e010      	b.n	8000b9e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b7c:	f7ff fbe4 	bl	8000348 <HAL_GetTick>
 8000b80:	4602      	mov	r2, r0
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d901      	bls.n	8000b92 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	e054      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b92:	4b2d      	ldr	r3, [pc, #180]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	f003 030c 	and.w	r3, r3, #12
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d1ee      	bne.n	8000b7c <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b9e:	4b29      	ldr	r3, [pc, #164]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f003 020f 	and.w	r2, r3, #15
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d90c      	bls.n	8000bc6 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bac:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000bae:	683a      	ldr	r2, [r7, #0]
 8000bb0:	b2d2      	uxtb	r2, r2
 8000bb2:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000bb4:	4b23      	ldr	r3, [pc, #140]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f003 020f 	and.w	r2, r3, #15
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d001      	beq.n	8000bc6 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e03a      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f003 0304 	and.w	r3, r3, #4
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d008      	beq.n	8000be4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000bd2:	491d      	ldr	r1, [pc, #116]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f003 0308 	and.w	r3, r3, #8
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d009      	beq.n	8000c04 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000bf0:	4915      	ldr	r1, [pc, #84]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000bf2:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	691b      	ldr	r3, [r3, #16]
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	4313      	orrs	r3, r2
 8000c02:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8000c04:	f000 f876 	bl	8000cf4 <HAL_RCC_GetSysClockFreq>
 8000c08:	4601      	mov	r1, r0
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000c12:	23f0      	movs	r3, #240	; 0xf0
 8000c14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	fa93 f3a3 	rbit	r3, r3
 8000c1c:	60fb      	str	r3, [r7, #12]
  return(result);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	fab3 f383 	clz	r3, r3
 8000c24:	fa22 f303 	lsr.w	r3, r2, r3
 8000c28:	4a08      	ldr	r2, [pc, #32]	; (8000c4c <HAL_RCC_ClockConfig+0x21c>)
 8000c2a:	5cd3      	ldrb	r3, [r2, r3]
 8000c2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000c30:	4a07      	ldr	r2, [pc, #28]	; (8000c50 <HAL_RCC_ClockConfig+0x220>)
 8000c32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff fb5d 	bl	80002f4 <HAL_InitTick>
  
  return HAL_OK;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40023c00 	.word	0x40023c00
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	08003348 	.word	0x08003348
 8000c50:	20000028 	.word	0x20000028

08000c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000c58:	4b03      	ldr	r3, [pc, #12]	; (8000c68 <HAL_RCC_GetHCLKFreq+0x14>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20000028 	.word	0x20000028

08000c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000c72:	f7ff ffef 	bl	8000c54 <HAL_RCC_GetHCLKFreq>
 8000c76:	4601      	mov	r1, r0
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8000c80:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000c84:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	fa93 f3a3 	rbit	r3, r3
 8000c8c:	603b      	str	r3, [r7, #0]
  return(result);
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	fab3 f383 	clz	r3, r3
 8000c94:	fa22 f303 	lsr.w	r3, r2, r3
 8000c98:	4a04      	ldr	r2, [pc, #16]	; (8000cac <HAL_RCC_GetPCLK1Freq+0x40>)
 8000c9a:	5cd3      	ldrb	r3, [r2, r3]
 8000c9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40023800 	.word	0x40023800
 8000cac:	08003358 	.word	0x08003358

08000cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8000cb6:	f7ff ffcd 	bl	8000c54 <HAL_RCC_GetHCLKFreq>
 8000cba:	4601      	mov	r1, r0
 8000cbc:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <HAL_RCC_GetPCLK2Freq+0x3c>)
 8000cbe:	689b      	ldr	r3, [r3, #8]
 8000cc0:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8000cc4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000cc8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	fa93 f3a3 	rbit	r3, r3
 8000cd0:	603b      	str	r3, [r7, #0]
  return(result);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	fab3 f383 	clz	r3, r3
 8000cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8000cdc:	4a04      	ldr	r2, [pc, #16]	; (8000cf0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8000cde:	5cd3      	ldrb	r3, [r2, r3]
 8000ce0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	08003358 	.word	0x08003358

08000cf4 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b093      	sub	sp, #76	; 0x4c
 8000cf8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllvco = 0U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllp = 0U;
 8000d02:	2300      	movs	r3, #0
 8000d04:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pllr = 0U;
 8000d06:	2300      	movs	r3, #0
 8000d08:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	643b      	str	r3, [r7, #64]	; 0x40

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000d0e:	4b6c      	ldr	r3, [pc, #432]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	f003 030c 	and.w	r3, r3, #12
 8000d16:	2b0c      	cmp	r3, #12
 8000d18:	f200 80c8 	bhi.w	8000eac <HAL_RCC_GetSysClockFreq+0x1b8>
 8000d1c:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <HAL_RCC_GetSysClockFreq+0x30>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d59 	.word	0x08000d59
 8000d28:	08000ead 	.word	0x08000ead
 8000d2c:	08000ead 	.word	0x08000ead
 8000d30:	08000ead 	.word	0x08000ead
 8000d34:	08000d5f 	.word	0x08000d5f
 8000d38:	08000ead 	.word	0x08000ead
 8000d3c:	08000ead 	.word	0x08000ead
 8000d40:	08000ead 	.word	0x08000ead
 8000d44:	08000d65 	.word	0x08000d65
 8000d48:	08000ead 	.word	0x08000ead
 8000d4c:	08000ead 	.word	0x08000ead
 8000d50:	08000ead 	.word	0x08000ead
 8000d54:	08000e0b 	.word	0x08000e0b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000d58:	4b5a      	ldr	r3, [pc, #360]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000d5a:	643b      	str	r3, [r7, #64]	; 0x40
       break;
 8000d5c:	e0a9      	b.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000d5e:	4b5a      	ldr	r3, [pc, #360]	; (8000ec8 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000d60:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000d62:	e0a6      	b.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d64:	4b56      	ldr	r3, [pc, #344]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000d6e:	4b54      	ldr	r3, [pc, #336]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d017      	beq.n	8000daa <HAL_RCC_GetSysClockFreq+0xb6>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000d7a:	4a53      	ldr	r2, [pc, #332]	; (8000ec8 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000d7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d7e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d82:	4b4f      	ldr	r3, [pc, #316]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d84:	6859      	ldr	r1, [r3, #4]
 8000d86:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000d8a:	400b      	ands	r3, r1
 8000d8c:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000d90:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000d94:	fa91 f1a1 	rbit	r1, r1
 8000d98:	62f9      	str	r1, [r7, #44]	; 0x2c
  return(result);
 8000d9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000d9c:	fab1 f181 	clz	r1, r1
 8000da0:	40cb      	lsrs	r3, r1
 8000da2:	fb03 f302 	mul.w	r3, r3, r2
 8000da6:	647b      	str	r3, [r7, #68]	; 0x44
 8000da8:	e016      	b.n	8000dd8 <HAL_RCC_GetSysClockFreq+0xe4>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000daa:	4a46      	ldr	r2, [pc, #280]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000dac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dae:	fbb2 f2f3 	udiv	r2, r2, r3
 8000db2:	4b43      	ldr	r3, [pc, #268]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000db4:	6859      	ldr	r1, [r3, #4]
 8000db6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000dba:	400b      	ands	r3, r1
 8000dbc:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000dc0:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000dc4:	fa91 f1a1 	rbit	r1, r1
 8000dc8:	6279      	str	r1, [r7, #36]	; 0x24
  return(result);
 8000dca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000dcc:	fab1 f181 	clz	r1, r1
 8000dd0:	40cb      	lsrs	r3, r1
 8000dd2:	fb03 f302 	mul.w	r3, r3, r2
 8000dd6:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000dd8:	4b39      	ldr	r3, [pc, #228]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000de0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000de4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de6:	6a3b      	ldr	r3, [r7, #32]
 8000de8:	fa93 f3a3 	rbit	r3, r3
 8000dec:	61fb      	str	r3, [r7, #28]
  return(result);
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	fab3 f383 	clz	r3, r3
 8000df4:	fa22 f303 	lsr.w	r3, r2, r3
 8000df8:	3301      	adds	r3, #1
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	63bb      	str	r3, [r7, #56]	; 0x38
      
      sysclockfreq = pllvco/pllp;
 8000dfe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e06:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000e08:	e053      	b.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e0a:	4b2d      	ldr	r3, [pc, #180]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000e12:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000e14:	4b2a      	ldr	r3, [pc, #168]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d017      	beq.n	8000e50 <HAL_RCC_GetSysClockFreq+0x15c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000e20:	4a29      	ldr	r2, [pc, #164]	; (8000ec8 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e24:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e28:	4b25      	ldr	r3, [pc, #148]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e2a:	6859      	ldr	r1, [r3, #4]
 8000e2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000e30:	400b      	ands	r3, r1
 8000e32:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000e36:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e38:	69b9      	ldr	r1, [r7, #24]
 8000e3a:	fa91 f1a1 	rbit	r1, r1
 8000e3e:	6179      	str	r1, [r7, #20]
  return(result);
 8000e40:	6979      	ldr	r1, [r7, #20]
 8000e42:	fab1 f181 	clz	r1, r1
 8000e46:	40cb      	lsrs	r3, r1
 8000e48:	fb03 f302 	mul.w	r3, r3, r2
 8000e4c:	647b      	str	r3, [r7, #68]	; 0x44
 8000e4e:	e016      	b.n	8000e7e <HAL_RCC_GetSysClockFreq+0x18a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000e50:	4a1c      	ldr	r2, [pc, #112]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000e52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e54:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e58:	4b19      	ldr	r3, [pc, #100]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e5a:	6859      	ldr	r1, [r3, #4]
 8000e5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000e60:	400b      	ands	r3, r1
 8000e62:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000e66:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e68:	6939      	ldr	r1, [r7, #16]
 8000e6a:	fa91 f1a1 	rbit	r1, r1
 8000e6e:	60f9      	str	r1, [r7, #12]
  return(result);
 8000e70:	68f9      	ldr	r1, [r7, #12]
 8000e72:	fab1 f181 	clz	r1, r1
 8000e76:	40cb      	lsrs	r3, r1
 8000e78:	fb03 f302 	mul.w	r3, r3, r2
 8000e7c:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8000e7e:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8000e86:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8000e8a:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	fa93 f3a3 	rbit	r3, r3
 8000e92:	607b      	str	r3, [r7, #4]
  return(result);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	fab3 f383 	clz	r3, r3
 8000e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e9e:	637b      	str	r3, [r7, #52]	; 0x34
      
      sysclockfreq = pllvco/pllr;
 8000ea0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000eaa:	e002      	b.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000eae:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000eb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000eb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	374c      	adds	r7, #76	; 0x4c
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	00f42400 	.word	0x00f42400
 8000ec8:	007a1200 	.word	0x007a1200

08000ecc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b090      	sub	sp, #64	; 0x40
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f003 0301 	and.w	r3, r3, #1
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f000 8083 	beq.w	8000fec <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000ee6:	4b9f      	ldr	r3, [pc, #636]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f003 030c 	and.w	r3, r3, #12
 8000eee:	2b04      	cmp	r3, #4
 8000ef0:	d019      	beq.n	8000f26 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000ef2:	4b9c      	ldr	r3, [pc, #624]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000efa:	2b08      	cmp	r3, #8
 8000efc:	d106      	bne.n	8000f0c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000efe:	4b99      	ldr	r3, [pc, #612]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f0a:	d00c      	beq.n	8000f26 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f0c:	4b95      	ldr	r3, [pc, #596]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000f14:	2b0c      	cmp	r3, #12
 8000f16:	d112      	bne.n	8000f3e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f18:	4b92      	ldr	r3, [pc, #584]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f24:	d10b      	bne.n	8000f3e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f26:	4b8f      	ldr	r3, [pc, #572]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d05b      	beq.n	8000fea <HAL_RCC_OscConfig+0x11e>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d157      	bne.n	8000fea <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e23e      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f46:	d106      	bne.n	8000f56 <HAL_RCC_OscConfig+0x8a>
 8000f48:	4a86      	ldr	r2, [pc, #536]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f4a:	4b86      	ldr	r3, [pc, #536]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	e01d      	b.n	8000f92 <HAL_RCC_OscConfig+0xc6>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f5e:	d10c      	bne.n	8000f7a <HAL_RCC_OscConfig+0xae>
 8000f60:	4a80      	ldr	r2, [pc, #512]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f62:	4b80      	ldr	r3, [pc, #512]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f6a:	6013      	str	r3, [r2, #0]
 8000f6c:	4a7d      	ldr	r2, [pc, #500]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f6e:	4b7d      	ldr	r3, [pc, #500]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f76:	6013      	str	r3, [r2, #0]
 8000f78:	e00b      	b.n	8000f92 <HAL_RCC_OscConfig+0xc6>
 8000f7a:	4a7a      	ldr	r2, [pc, #488]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f7c:	4b79      	ldr	r3, [pc, #484]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f84:	6013      	str	r3, [r2, #0]
 8000f86:	4a77      	ldr	r2, [pc, #476]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f88:	4b76      	ldr	r3, [pc, #472]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f90:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d013      	beq.n	8000fc2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f9a:	f7ff f9d5 	bl	8000348 <HAL_GetTick>
 8000f9e:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa0:	e008      	b.n	8000fb4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fa2:	f7ff f9d1 	bl	8000348 <HAL_GetTick>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b64      	cmp	r3, #100	; 0x64
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e203      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb4:	4b6b      	ldr	r3, [pc, #428]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0f0      	beq.n	8000fa2 <HAL_RCC_OscConfig+0xd6>
 8000fc0:	e014      	b.n	8000fec <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fc2:	f7ff f9c1 	bl	8000348 <HAL_GetTick>
 8000fc6:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fc8:	e008      	b.n	8000fdc <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fca:	f7ff f9bd 	bl	8000348 <HAL_GetTick>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	2b64      	cmp	r3, #100	; 0x64
 8000fd6:	d901      	bls.n	8000fdc <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	e1ef      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fdc:	4b61      	ldr	r3, [pc, #388]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d1f0      	bne.n	8000fca <HAL_RCC_OscConfig+0xfe>
 8000fe8:	e000      	b.n	8000fec <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	f000 8084 	beq.w	8001102 <HAL_RCC_OscConfig+0x236>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000ffa:	4b5a      	ldr	r3, [pc, #360]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	f003 030c 	and.w	r3, r3, #12
 8001002:	2b00      	cmp	r3, #0
 8001004:	d017      	beq.n	8001036 <HAL_RCC_OscConfig+0x16a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001006:	4b57      	ldr	r3, [pc, #348]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800100e:	2b08      	cmp	r3, #8
 8001010:	d105      	bne.n	800101e <HAL_RCC_OscConfig+0x152>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001012:	4b54      	ldr	r3, [pc, #336]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00b      	beq.n	8001036 <HAL_RCC_OscConfig+0x16a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800101e:	4b51      	ldr	r3, [pc, #324]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001026:	2b0c      	cmp	r3, #12
 8001028:	d126      	bne.n	8001078 <HAL_RCC_OscConfig+0x1ac>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800102a:	4b4e      	ldr	r3, [pc, #312]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d120      	bne.n	8001078 <HAL_RCC_OscConfig+0x1ac>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001036:	4b4b      	ldr	r3, [pc, #300]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	2b00      	cmp	r3, #0
 8001040:	d005      	beq.n	800104e <HAL_RCC_OscConfig+0x182>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d001      	beq.n	800104e <HAL_RCC_OscConfig+0x182>
      {
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e1b6      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104e:	4845      	ldr	r0, [pc, #276]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001050:	4b44      	ldr	r3, [pc, #272]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6919      	ldr	r1, [r3, #16]
 800105c:	23f8      	movs	r3, #248	; 0xf8
 800105e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001062:	fa93 f3a3 	rbit	r3, r3
 8001066:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800106a:	fab3 f383 	clz	r3, r3
 800106e:	fa01 f303 	lsl.w	r3, r1, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001076:	e044      	b.n	8001102 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d02a      	beq.n	80010d6 <HAL_RCC_OscConfig+0x20a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001080:	4b39      	ldr	r3, [pc, #228]	; (8001168 <HAL_RCC_OscConfig+0x29c>)
 8001082:	2201      	movs	r2, #1
 8001084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001086:	f7ff f95f 	bl	8000348 <HAL_GetTick>
 800108a:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800108c:	e008      	b.n	80010a0 <HAL_RCC_OscConfig+0x1d4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800108e:	f7ff f95b 	bl	8000348 <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	2b02      	cmp	r3, #2
 800109a:	d901      	bls.n	80010a0 <HAL_RCC_OscConfig+0x1d4>
          {
            return HAL_TIMEOUT;
 800109c:	2303      	movs	r3, #3
 800109e:	e18d      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a0:	4b30      	ldr	r3, [pc, #192]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0302 	and.w	r3, r3, #2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d0f0      	beq.n	800108e <HAL_RCC_OscConfig+0x1c2>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ac:	482d      	ldr	r0, [pc, #180]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 80010ae:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6919      	ldr	r1, [r3, #16]
 80010ba:	23f8      	movs	r3, #248	; 0xf8
 80010bc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010c0:	fa93 f3a3 	rbit	r3, r3
 80010c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80010c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c8:	fab3 f383 	clz	r3, r3
 80010cc:	fa01 f303 	lsl.w	r3, r1, r3
 80010d0:	4313      	orrs	r3, r2
 80010d2:	6003      	str	r3, [r0, #0]
 80010d4:	e015      	b.n	8001102 <HAL_RCC_OscConfig+0x236>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010d6:	4b24      	ldr	r3, [pc, #144]	; (8001168 <HAL_RCC_OscConfig+0x29c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010dc:	f7ff f934 	bl	8000348 <HAL_GetTick>
 80010e0:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010e4:	f7ff f930 	bl	8000348 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e162      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f6:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d1f0      	bne.n	80010e4 <HAL_RCC_OscConfig+0x218>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0308 	and.w	r3, r3, #8
 800110a:	2b00      	cmp	r3, #0
 800110c:	d036      	beq.n	800117c <HAL_RCC_OscConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d016      	beq.n	8001144 <HAL_RCC_OscConfig+0x278>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <HAL_RCC_OscConfig+0x2a0>)
 8001118:	2201      	movs	r2, #1
 800111a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800111c:	f7ff f914 	bl	8000348 <HAL_GetTick>
 8001120:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001122:	e008      	b.n	8001136 <HAL_RCC_OscConfig+0x26a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001124:	f7ff f910 	bl	8000348 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	2b02      	cmp	r3, #2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x26a>
        {
          return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e142      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001136:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f0      	beq.n	8001124 <HAL_RCC_OscConfig+0x258>
 8001142:	e01b      	b.n	800117c <HAL_RCC_OscConfig+0x2b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001144:	4b09      	ldr	r3, [pc, #36]	; (800116c <HAL_RCC_OscConfig+0x2a0>)
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800114a:	f7ff f8fd 	bl	8000348 <HAL_GetTick>
 800114e:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001150:	e00e      	b.n	8001170 <HAL_RCC_OscConfig+0x2a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001152:	f7ff f8f9 	bl	8000348 <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d907      	bls.n	8001170 <HAL_RCC_OscConfig+0x2a4>
        {
          return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e12b      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
 8001164:	40023800 	.word	0x40023800
 8001168:	42470000 	.word	0x42470000
 800116c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001170:	4b94      	ldr	r3, [pc, #592]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001172:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d1ea      	bne.n	8001152 <HAL_RCC_OscConfig+0x286>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0304 	and.w	r3, r3, #4
 8001184:	2b00      	cmp	r3, #0
 8001186:	d07d      	beq.n	8001284 <HAL_RCC_OscConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001188:	2300      	movs	r3, #0
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	4a8d      	ldr	r2, [pc, #564]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800118e:	4b8d      	ldr	r3, [pc, #564]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001196:	6413      	str	r3, [r2, #64]	; 0x40
 8001198:	4b8a      	ldr	r3, [pc, #552]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800119a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80011a4:	4a88      	ldr	r2, [pc, #544]	; (80013c8 <HAL_RCC_OscConfig+0x4fc>)
 80011a6:	4b88      	ldr	r3, [pc, #544]	; (80013c8 <HAL_RCC_OscConfig+0x4fc>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ae:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80011b0:	f7ff f8ca 	bl	8000348 <HAL_GetTick>
 80011b4:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80011b6:	e008      	b.n	80011ca <HAL_RCC_OscConfig+0x2fe>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80011b8:	f7ff f8c6 	bl	8000348 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0x2fe>
      {
        return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e0f8      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80011ca:	4b7f      	ldr	r3, [pc, #508]	; (80013c8 <HAL_RCC_OscConfig+0x4fc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d0f0      	beq.n	80011b8 <HAL_RCC_OscConfig+0x2ec>
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d106      	bne.n	80011ec <HAL_RCC_OscConfig+0x320>
 80011de:	4a79      	ldr	r2, [pc, #484]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80011e0:	4b78      	ldr	r3, [pc, #480]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80011e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6713      	str	r3, [r2, #112]	; 0x70
 80011ea:	e01c      	b.n	8001226 <HAL_RCC_OscConfig+0x35a>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	2b05      	cmp	r3, #5
 80011f2:	d10c      	bne.n	800120e <HAL_RCC_OscConfig+0x342>
 80011f4:	4a73      	ldr	r2, [pc, #460]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80011f6:	4b73      	ldr	r3, [pc, #460]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80011f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011fa:	f043 0304 	orr.w	r3, r3, #4
 80011fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001200:	4a70      	ldr	r2, [pc, #448]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001202:	4b70      	ldr	r3, [pc, #448]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6713      	str	r3, [r2, #112]	; 0x70
 800120c:	e00b      	b.n	8001226 <HAL_RCC_OscConfig+0x35a>
 800120e:	4a6d      	ldr	r2, [pc, #436]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001210:	4b6c      	ldr	r3, [pc, #432]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001214:	f023 0301 	bic.w	r3, r3, #1
 8001218:	6713      	str	r3, [r2, #112]	; 0x70
 800121a:	4a6a      	ldr	r2, [pc, #424]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800121c:	4b69      	ldr	r3, [pc, #420]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800121e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001220:	f023 0304 	bic.w	r3, r3, #4
 8001224:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d015      	beq.n	800125a <HAL_RCC_OscConfig+0x38e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800122e:	f7ff f88b 	bl	8000348 <HAL_GetTick>
 8001232:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001234:	e00a      	b.n	800124c <HAL_RCC_OscConfig+0x380>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001236:	f7ff f887 	bl	8000348 <HAL_GetTick>
 800123a:	4602      	mov	r2, r0
 800123c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	f241 3288 	movw	r2, #5000	; 0x1388
 8001244:	4293      	cmp	r3, r2
 8001246:	d901      	bls.n	800124c <HAL_RCC_OscConfig+0x380>
        {
          return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e0b7      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800124c:	4b5d      	ldr	r3, [pc, #372]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800124e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001250:	f003 0302 	and.w	r3, r3, #2
 8001254:	2b00      	cmp	r3, #0
 8001256:	d0ee      	beq.n	8001236 <HAL_RCC_OscConfig+0x36a>
 8001258:	e014      	b.n	8001284 <HAL_RCC_OscConfig+0x3b8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800125a:	f7ff f875 	bl	8000348 <HAL_GetTick>
 800125e:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001260:	e00a      	b.n	8001278 <HAL_RCC_OscConfig+0x3ac>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001262:	f7ff f871 	bl	8000348 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001270:	4293      	cmp	r3, r2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x3ac>
        {
          return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e0a1      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001278:	4b52      	ldr	r3, [pc, #328]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800127a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1ee      	bne.n	8001262 <HAL_RCC_OscConfig+0x396>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	2b00      	cmp	r3, #0
 800128a:	f000 8096 	beq.w	80013ba <HAL_RCC_OscConfig+0x4ee>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800128e:	4b4d      	ldr	r3, [pc, #308]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 030c 	and.w	r3, r3, #12
 8001296:	2b08      	cmp	r3, #8
 8001298:	f000 808d 	beq.w	80013b6 <HAL_RCC_OscConfig+0x4ea>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d171      	bne.n	8001388 <HAL_RCC_OscConfig+0x4bc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012a4:	4b49      	ldr	r3, [pc, #292]	; (80013cc <HAL_RCC_OscConfig+0x500>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012aa:	f7ff f84d 	bl	8000348 <HAL_GetTick>
 80012ae:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x3f8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012b2:	f7ff f849 	bl	8000348 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x3f8>
          {
            return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e07b      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012c4:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1f0      	bne.n	80012b2 <HAL_RCC_OscConfig+0x3e6>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012d0:	483c      	ldr	r0, [pc, #240]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69da      	ldr	r2, [r3, #28]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6a1b      	ldr	r3, [r3, #32]
 80012da:	431a      	orrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80012e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80012e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	fa93 f3a3 	rbit	r3, r3
 80012ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	fab3 f383 	clz	r3, r3
 80012f4:	fa01 f303 	lsl.w	r3, r1, r3
 80012f8:	431a      	orrs	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012fe:	085b      	lsrs	r3, r3, #1
 8001300:	1e59      	subs	r1, r3, #1
 8001302:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001306:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	fa93 f3a3 	rbit	r3, r3
 800130e:	617b      	str	r3, [r7, #20]
  return(result);
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	fab3 f383 	clz	r3, r3
 8001316:	fa01 f303 	lsl.w	r3, r1, r3
 800131a:	431a      	orrs	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001320:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8001324:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001326:	6a3b      	ldr	r3, [r7, #32]
 8001328:	fa93 f3a3 	rbit	r3, r3
 800132c:	61fb      	str	r3, [r7, #28]
  return(result);
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	fab3 f383 	clz	r3, r3
 8001334:	fa01 f303 	lsl.w	r3, r1, r3
 8001338:	431a      	orrs	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800133e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8001342:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001346:	fa93 f3a3 	rbit	r3, r3
 800134a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800134c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134e:	fab3 f383 	clz	r3, r3
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	4313      	orrs	r3, r2
 8001358:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800135a:	4b1c      	ldr	r3, [pc, #112]	; (80013cc <HAL_RCC_OscConfig+0x500>)
 800135c:	2201      	movs	r2, #1
 800135e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001360:	f7fe fff2 	bl	8000348 <HAL_GetTick>
 8001364:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x4ae>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001368:	f7fe ffee 	bl	8000348 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x4ae>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e020      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f0      	beq.n	8001368 <HAL_RCC_OscConfig+0x49c>
 8001386:	e018      	b.n	80013ba <HAL_RCC_OscConfig+0x4ee>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001388:	4b10      	ldr	r3, [pc, #64]	; (80013cc <HAL_RCC_OscConfig+0x500>)
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138e:	f7fe ffdb 	bl	8000348 <HAL_GetTick>
 8001392:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x4dc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001396:	f7fe ffd7 	bl	8000348 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x4dc>
          {
            return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e009      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1f0      	bne.n	8001396 <HAL_RCC_OscConfig+0x4ca>
 80013b4:	e001      	b.n	80013ba <HAL_RCC_OscConfig+0x4ee>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e000      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
    }
  }
  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3740      	adds	r7, #64	; 0x40
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40023800 	.word	0x40023800
 80013c8:	40007000 	.word	0x40007000
 80013cc:	42470060 	.word	0x42470060

080013d0 <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	691b      	ldr	r3, [r3, #16]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d122      	bne.n	800142c <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	f003 0302 	and.w	r3, r3, #2
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d11b      	bne.n	800142c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f06f 0202 	mvn.w	r2, #2
 80013fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2201      	movs	r2, #1
 8001402:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	f003 0303 	and.w	r3, r3, #3
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f000 f8f8 	bl	8001608 <HAL_TIM_IC_CaptureCallback>
 8001418:	e005      	b.n	8001426 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f000 f8ea 	bl	80015f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f000 f8fb 	bl	800161c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	f003 0304 	and.w	r3, r3, #4
 8001436:	2b04      	cmp	r3, #4
 8001438:	d122      	bne.n	8001480 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	2b04      	cmp	r3, #4
 8001446:	d11b      	bne.n	8001480 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f06f 0204 	mvn.w	r2, #4
 8001450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2202      	movs	r2, #2
 8001456:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001462:	2b00      	cmp	r3, #0
 8001464:	d003      	beq.n	800146e <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 f8ce 	bl	8001608 <HAL_TIM_IC_CaptureCallback>
 800146c:	e005      	b.n	800147a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f000 f8c0 	bl	80015f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f000 f8d1 	bl	800161c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	f003 0308 	and.w	r3, r3, #8
 800148a:	2b08      	cmp	r3, #8
 800148c:	d122      	bne.n	80014d4 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	f003 0308 	and.w	r3, r3, #8
 8001498:	2b08      	cmp	r3, #8
 800149a:	d11b      	bne.n	80014d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f06f 0208 	mvn.w	r2, #8
 80014a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2204      	movs	r2, #4
 80014aa:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	69db      	ldr	r3, [r3, #28]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f000 f8a4 	bl	8001608 <HAL_TIM_IC_CaptureCallback>
 80014c0:	e005      	b.n	80014ce <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f000 f896 	bl	80015f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f000 f8a7 	bl	800161c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2200      	movs	r2, #0
 80014d2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	f003 0310 	and.w	r3, r3, #16
 80014de:	2b10      	cmp	r3, #16
 80014e0:	d122      	bne.n	8001528 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	f003 0310 	and.w	r3, r3, #16
 80014ec:	2b10      	cmp	r3, #16
 80014ee:	d11b      	bne.n	8001528 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f06f 0210 	mvn.w	r2, #16
 80014f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2208      	movs	r2, #8
 80014fe:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f87a 	bl	8001608 <HAL_TIM_IC_CaptureCallback>
 8001514:	e005      	b.n	8001522 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f000 f86c 	bl	80015f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 f87d 	bl	800161c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	2b01      	cmp	r3, #1
 8001534:	d10e      	bne.n	8001554 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	2b01      	cmp	r3, #1
 8001542:	d107      	bne.n	8001554 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f06f 0201 	mvn.w	r2, #1
 800154c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f000 f846 	bl	80015e0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800155e:	2b80      	cmp	r3, #128	; 0x80
 8001560:	d10e      	bne.n	8001580 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800156c:	2b80      	cmp	r3, #128	; 0x80
 800156e:	d107      	bne.n	8001580 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001578:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f000 f86c 	bl	8001658 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800158a:	2b40      	cmp	r3, #64	; 0x40
 800158c:	d10e      	bne.n	80015ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001598:	2b40      	cmp	r3, #64	; 0x40
 800159a:	d107      	bne.n	80015ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80015a4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f000 f842 	bl	8001630 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	691b      	ldr	r3, [r3, #16]
 80015b2:	f003 0320 	and.w	r3, r3, #32
 80015b6:	2b20      	cmp	r3, #32
 80015b8:	d10e      	bne.n	80015d8 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	f003 0320 	and.w	r3, r3, #32
 80015c4:	2b20      	cmp	r3, #32
 80015c6:	d107      	bne.n	80015d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f06f 0220 	mvn.w	r2, #32
 80015d0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f000 f836 	bl	8001644 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80015d8:	bf00      	nop
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e03f      	b.n	80016fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d106      	bne.n	8001698 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f001 f8fc 	bl	8002890 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2224      	movs	r2, #36	; 0x24
 800169c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6812      	ldr	r2, [r2, #0]
 80016a8:	68d2      	ldr	r2, [r2, #12]
 80016aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80016ae:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f000 f829 	bl	8001708 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	6812      	ldr	r2, [r2, #0]
 80016be:	6912      	ldr	r2, [r2, #16]
 80016c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80016c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	6812      	ldr	r2, [r2, #0]
 80016ce:	6952      	ldr	r2, [r2, #20]
 80016d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80016d4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	68d2      	ldr	r2, [r2, #12]
 80016e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016e4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2220      	movs	r2, #32
 80016f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2220      	movs	r2, #32
 80016f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001710:	2300      	movs	r3, #0
 8001712:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001722:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	4313      	orrs	r3, r2
 800172c:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001744:	f023 030c 	bic.w	r3, r3, #12
 8001748:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689a      	ldr	r2, [r3, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	695b      	ldr	r3, [r3, #20]
 8001758:	431a      	orrs	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	69db      	ldr	r3, [r3, #28]
 800175e:	4313      	orrs	r3, r2
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	4313      	orrs	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	695b      	ldr	r3, [r3, #20]
 8001774:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800177c:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	68fa      	ldr	r2, [r7, #12]
 8001784:	4313      	orrs	r3, r2
 8001786:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	68fa      	ldr	r2, [r7, #12]
 800178e:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	69db      	ldr	r3, [r3, #28]
 8001794:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001798:	f040 80e4 	bne.w	8001964 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4aab      	ldr	r2, [pc, #684]	; (8001a50 <UART_SetConfig+0x348>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d004      	beq.n	80017b0 <UART_SetConfig+0xa8>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4aaa      	ldr	r2, [pc, #680]	; (8001a54 <UART_SetConfig+0x34c>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d16c      	bne.n	800188a <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681c      	ldr	r4, [r3, #0]
 80017b4:	f7ff fa7c 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 80017b8:	4602      	mov	r2, r0
 80017ba:	4613      	mov	r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	4413      	add	r3, r2
 80017c0:	009a      	lsls	r2, r3, #2
 80017c2:	441a      	add	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ce:	4aa2      	ldr	r2, [pc, #648]	; (8001a58 <UART_SetConfig+0x350>)
 80017d0:	fba2 2303 	umull	r2, r3, r2, r3
 80017d4:	095b      	lsrs	r3, r3, #5
 80017d6:	011d      	lsls	r5, r3, #4
 80017d8:	f7ff fa6a 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 80017dc:	4602      	mov	r2, r0
 80017de:	4613      	mov	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	009a      	lsls	r2, r3, #2
 80017e6:	441a      	add	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80017f2:	f7ff fa5d 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 80017f6:	4602      	mov	r2, r0
 80017f8:	4613      	mov	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	4413      	add	r3, r2
 80017fe:	009a      	lsls	r2, r3, #2
 8001800:	441a      	add	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	fbb2 f3f3 	udiv	r3, r2, r3
 800180c:	4a92      	ldr	r2, [pc, #584]	; (8001a58 <UART_SetConfig+0x350>)
 800180e:	fba2 2303 	umull	r2, r3, r2, r3
 8001812:	095b      	lsrs	r3, r3, #5
 8001814:	2264      	movs	r2, #100	; 0x64
 8001816:	fb02 f303 	mul.w	r3, r2, r3
 800181a:	1af3      	subs	r3, r6, r3
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	3332      	adds	r3, #50	; 0x32
 8001820:	4a8d      	ldr	r2, [pc, #564]	; (8001a58 <UART_SetConfig+0x350>)
 8001822:	fba2 2303 	umull	r2, r3, r2, r3
 8001826:	095b      	lsrs	r3, r3, #5
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800182e:	441d      	add	r5, r3
 8001830:	f7ff fa3e 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001834:	4602      	mov	r2, r0
 8001836:	4613      	mov	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	009a      	lsls	r2, r3, #2
 800183e:	441a      	add	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	fbb2 f6f3 	udiv	r6, r2, r3
 800184a:	f7ff fa31 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 800184e:	4602      	mov	r2, r0
 8001850:	4613      	mov	r3, r2
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	4413      	add	r3, r2
 8001856:	009a      	lsls	r2, r3, #2
 8001858:	441a      	add	r2, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	fbb2 f3f3 	udiv	r3, r2, r3
 8001864:	4a7c      	ldr	r2, [pc, #496]	; (8001a58 <UART_SetConfig+0x350>)
 8001866:	fba2 2303 	umull	r2, r3, r2, r3
 800186a:	095b      	lsrs	r3, r3, #5
 800186c:	2264      	movs	r2, #100	; 0x64
 800186e:	fb02 f303 	mul.w	r3, r2, r3
 8001872:	1af3      	subs	r3, r6, r3
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	3332      	adds	r3, #50	; 0x32
 8001878:	4a77      	ldr	r2, [pc, #476]	; (8001a58 <UART_SetConfig+0x350>)
 800187a:	fba2 2303 	umull	r2, r3, r2, r3
 800187e:	095b      	lsrs	r3, r3, #5
 8001880:	f003 0307 	and.w	r3, r3, #7
 8001884:	442b      	add	r3, r5
 8001886:	60a3      	str	r3, [r4, #8]
 8001888:	e154      	b.n	8001b34 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681c      	ldr	r4, [r3, #0]
 800188e:	f7ff f9ed 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001892:	4602      	mov	r2, r0
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	009a      	lsls	r2, r3, #2
 800189c:	441a      	add	r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a8:	4a6b      	ldr	r2, [pc, #428]	; (8001a58 <UART_SetConfig+0x350>)
 80018aa:	fba2 2303 	umull	r2, r3, r2, r3
 80018ae:	095b      	lsrs	r3, r3, #5
 80018b0:	011d      	lsls	r5, r3, #4
 80018b2:	f7ff f9db 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 80018b6:	4602      	mov	r2, r0
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	009a      	lsls	r2, r3, #2
 80018c0:	441a      	add	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80018cc:	f7ff f9ce 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 80018d0:	4602      	mov	r2, r0
 80018d2:	4613      	mov	r3, r2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	4413      	add	r3, r2
 80018d8:	009a      	lsls	r2, r3, #2
 80018da:	441a      	add	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e6:	4a5c      	ldr	r2, [pc, #368]	; (8001a58 <UART_SetConfig+0x350>)
 80018e8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ec:	095b      	lsrs	r3, r3, #5
 80018ee:	2264      	movs	r2, #100	; 0x64
 80018f0:	fb02 f303 	mul.w	r3, r2, r3
 80018f4:	1af3      	subs	r3, r6, r3
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	3332      	adds	r3, #50	; 0x32
 80018fa:	4a57      	ldr	r2, [pc, #348]	; (8001a58 <UART_SetConfig+0x350>)
 80018fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001900:	095b      	lsrs	r3, r3, #5
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001908:	441d      	add	r5, r3
 800190a:	f7ff f9af 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 800190e:	4602      	mov	r2, r0
 8001910:	4613      	mov	r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4413      	add	r3, r2
 8001916:	009a      	lsls	r2, r3, #2
 8001918:	441a      	add	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	fbb2 f6f3 	udiv	r6, r2, r3
 8001924:	f7ff f9a2 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001928:	4602      	mov	r2, r0
 800192a:	4613      	mov	r3, r2
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	4413      	add	r3, r2
 8001930:	009a      	lsls	r2, r3, #2
 8001932:	441a      	add	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	fbb2 f3f3 	udiv	r3, r2, r3
 800193e:	4a46      	ldr	r2, [pc, #280]	; (8001a58 <UART_SetConfig+0x350>)
 8001940:	fba2 2303 	umull	r2, r3, r2, r3
 8001944:	095b      	lsrs	r3, r3, #5
 8001946:	2264      	movs	r2, #100	; 0x64
 8001948:	fb02 f303 	mul.w	r3, r2, r3
 800194c:	1af3      	subs	r3, r6, r3
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	3332      	adds	r3, #50	; 0x32
 8001952:	4a41      	ldr	r2, [pc, #260]	; (8001a58 <UART_SetConfig+0x350>)
 8001954:	fba2 2303 	umull	r2, r3, r2, r3
 8001958:	095b      	lsrs	r3, r3, #5
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	442b      	add	r3, r5
 8001960:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8001962:	e0e7      	b.n	8001b34 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a39      	ldr	r2, [pc, #228]	; (8001a50 <UART_SetConfig+0x348>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d004      	beq.n	8001978 <UART_SetConfig+0x270>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a38      	ldr	r2, [pc, #224]	; (8001a54 <UART_SetConfig+0x34c>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d171      	bne.n	8001a5c <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681c      	ldr	r4, [r3, #0]
 800197c:	f7ff f998 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001980:	4602      	mov	r2, r0
 8001982:	4613      	mov	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4413      	add	r3, r2
 8001988:	009a      	lsls	r2, r3, #2
 800198a:	441a      	add	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	fbb2 f3f3 	udiv	r3, r2, r3
 8001996:	4a30      	ldr	r2, [pc, #192]	; (8001a58 <UART_SetConfig+0x350>)
 8001998:	fba2 2303 	umull	r2, r3, r2, r3
 800199c:	095b      	lsrs	r3, r3, #5
 800199e:	011d      	lsls	r5, r3, #4
 80019a0:	f7ff f986 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 80019a4:	4602      	mov	r2, r0
 80019a6:	4613      	mov	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	4413      	add	r3, r2
 80019ac:	009a      	lsls	r2, r3, #2
 80019ae:	441a      	add	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	fbb2 f6f3 	udiv	r6, r2, r3
 80019ba:	f7ff f979 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 80019be:	4602      	mov	r2, r0
 80019c0:	4613      	mov	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	4413      	add	r3, r2
 80019c6:	009a      	lsls	r2, r3, #2
 80019c8:	441a      	add	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d4:	4a20      	ldr	r2, [pc, #128]	; (8001a58 <UART_SetConfig+0x350>)
 80019d6:	fba2 2303 	umull	r2, r3, r2, r3
 80019da:	095b      	lsrs	r3, r3, #5
 80019dc:	2264      	movs	r2, #100	; 0x64
 80019de:	fb02 f303 	mul.w	r3, r2, r3
 80019e2:	1af3      	subs	r3, r6, r3
 80019e4:	011b      	lsls	r3, r3, #4
 80019e6:	3332      	adds	r3, #50	; 0x32
 80019e8:	4a1b      	ldr	r2, [pc, #108]	; (8001a58 <UART_SetConfig+0x350>)
 80019ea:	fba2 2303 	umull	r2, r3, r2, r3
 80019ee:	095b      	lsrs	r3, r3, #5
 80019f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019f4:	441d      	add	r5, r3
 80019f6:	f7ff f95b 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 80019fa:	4602      	mov	r2, r0
 80019fc:	4613      	mov	r3, r2
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	4413      	add	r3, r2
 8001a02:	009a      	lsls	r2, r3, #2
 8001a04:	441a      	add	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8001a10:	f7ff f94e 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001a14:	4602      	mov	r2, r0
 8001a16:	4613      	mov	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	4413      	add	r3, r2
 8001a1c:	009a      	lsls	r2, r3, #2
 8001a1e:	441a      	add	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2a:	4a0b      	ldr	r2, [pc, #44]	; (8001a58 <UART_SetConfig+0x350>)
 8001a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a30:	095b      	lsrs	r3, r3, #5
 8001a32:	2264      	movs	r2, #100	; 0x64
 8001a34:	fb02 f303 	mul.w	r3, r2, r3
 8001a38:	1af3      	subs	r3, r6, r3
 8001a3a:	011b      	lsls	r3, r3, #4
 8001a3c:	3332      	adds	r3, #50	; 0x32
 8001a3e:	4a06      	ldr	r2, [pc, #24]	; (8001a58 <UART_SetConfig+0x350>)
 8001a40:	fba2 2303 	umull	r2, r3, r2, r3
 8001a44:	095b      	lsrs	r3, r3, #5
 8001a46:	f003 030f 	and.w	r3, r3, #15
 8001a4a:	442b      	add	r3, r5
 8001a4c:	60a3      	str	r3, [r4, #8]
 8001a4e:	e071      	b.n	8001b34 <UART_SetConfig+0x42c>
 8001a50:	40011000 	.word	0x40011000
 8001a54:	40011400 	.word	0x40011400
 8001a58:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681c      	ldr	r4, [r3, #0]
 8001a60:	f7ff f904 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001a64:	4602      	mov	r2, r0
 8001a66:	4613      	mov	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4413      	add	r3, r2
 8001a6c:	009a      	lsls	r2, r3, #2
 8001a6e:	441a      	add	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a7a:	4a30      	ldr	r2, [pc, #192]	; (8001b3c <UART_SetConfig+0x434>)
 8001a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a80:	095b      	lsrs	r3, r3, #5
 8001a82:	011d      	lsls	r5, r3, #4
 8001a84:	f7ff f8f2 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	4413      	add	r3, r2
 8001a90:	009a      	lsls	r2, r3, #2
 8001a92:	441a      	add	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	fbb2 f6f3 	udiv	r6, r2, r3
 8001a9e:	f7ff f8e5 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	009a      	lsls	r2, r3, #2
 8001aac:	441a      	add	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab8:	4a20      	ldr	r2, [pc, #128]	; (8001b3c <UART_SetConfig+0x434>)
 8001aba:	fba2 2303 	umull	r2, r3, r2, r3
 8001abe:	095b      	lsrs	r3, r3, #5
 8001ac0:	2264      	movs	r2, #100	; 0x64
 8001ac2:	fb02 f303 	mul.w	r3, r2, r3
 8001ac6:	1af3      	subs	r3, r6, r3
 8001ac8:	011b      	lsls	r3, r3, #4
 8001aca:	3332      	adds	r3, #50	; 0x32
 8001acc:	4a1b      	ldr	r2, [pc, #108]	; (8001b3c <UART_SetConfig+0x434>)
 8001ace:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad2:	095b      	lsrs	r3, r3, #5
 8001ad4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ad8:	441d      	add	r5, r3
 8001ada:	f7ff f8c7 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4413      	add	r3, r2
 8001ae6:	009a      	lsls	r2, r3, #2
 8001ae8:	441a      	add	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	fbb2 f6f3 	udiv	r6, r2, r3
 8001af4:	f7ff f8ba 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001af8:	4602      	mov	r2, r0
 8001afa:	4613      	mov	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	009a      	lsls	r2, r3, #2
 8001b02:	441a      	add	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0e:	4a0b      	ldr	r2, [pc, #44]	; (8001b3c <UART_SetConfig+0x434>)
 8001b10:	fba2 2303 	umull	r2, r3, r2, r3
 8001b14:	095b      	lsrs	r3, r3, #5
 8001b16:	2264      	movs	r2, #100	; 0x64
 8001b18:	fb02 f303 	mul.w	r3, r2, r3
 8001b1c:	1af3      	subs	r3, r6, r3
 8001b1e:	011b      	lsls	r3, r3, #4
 8001b20:	3332      	adds	r3, #50	; 0x32
 8001b22:	4a06      	ldr	r2, [pc, #24]	; (8001b3c <UART_SetConfig+0x434>)
 8001b24:	fba2 2303 	umull	r2, r3, r2, r3
 8001b28:	095b      	lsrs	r3, r3, #5
 8001b2a:	f003 030f 	and.w	r3, r3, #15
 8001b2e:	442b      	add	r3, r5
 8001b30:	60a3      	str	r3, [r4, #8]
}
 8001b32:	e7ff      	b.n	8001b34 <UART_SetConfig+0x42c>
 8001b34:	bf00      	nop
 8001b36:	3714      	adds	r7, #20
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b3c:	51eb851f 	.word	0x51eb851f

08001b40 <EXTI9_5_IRQHandler>:
void canTrameTransfo(uint8_t* trame, uint8_t* res, uint8_t size);
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void EXTI9_5_IRQHandler (void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET)
 8001b44:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <EXTI9_5_IRQHandler+0x20>)
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <EXTI9_5_IRQHandler+0x1c>
	{
		// Lancer TIM1
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 8001b50:	4b03      	ldr	r3, [pc, #12]	; (8001b60 <EXTI9_5_IRQHandler+0x20>)
 8001b52:	2240      	movs	r2, #64	; 0x40
 8001b54:	615a      	str	r2, [r3, #20]
		HAL_GPIO_EXTI_Callback(GPIO_PIN_6);
 8001b56:	2040      	movs	r0, #64	; 0x40
 8001b58:	f7fe fef5 	bl	8000946 <HAL_GPIO_EXTI_Callback>
	}
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40013c00 	.word	0x40013c00

08001b64 <TIM1_UP_TIM10_IRQHandler>:

/* Timer 1 interrupt @ 8us */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim1);
 8001b68:	4804      	ldr	r0, [pc, #16]	; (8001b7c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001b6a:	f7ff fc31 	bl	80013d0 <HAL_TIM_IRQHandler>
	HAL_GPIO_TogglePin(PORTC, PC5);
 8001b6e:	2120      	movs	r1, #32
 8001b70:	4803      	ldr	r0, [pc, #12]	; (8001b80 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8001b72:	f7fe fed6 	bl	8000922 <HAL_GPIO_TogglePin>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	200000dc 	.word	0x200000dc
 8001b80:	40020800 	.word	0x40020800

08001b84 <TIM2_IRQHandler>:

/* Timer 2 interrupt @ 3us */
void TIM2_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim2);
 8001b88:	4804      	ldr	r0, [pc, #16]	; (8001b9c <TIM2_IRQHandler+0x18>)
 8001b8a:	f7ff fc21 	bl	80013d0 <HAL_TIM_IRQHandler>
	HAL_GPIO_TogglePin(PORTC, PC8);
 8001b8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b92:	4803      	ldr	r0, [pc, #12]	; (8001ba0 <TIM2_IRQHandler+0x1c>)
 8001b94:	f7fe fec5 	bl	8000922 <HAL_GPIO_TogglePin>
}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000118 	.word	0x20000118
 8001ba0:	40020800 	.word	0x40020800

08001ba4 <main>:
/* USER CODE END 0 */

int main(void)
{
 8001ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ba6:	b0d3      	sub	sp, #332	; 0x14c
 8001ba8:	af0e      	add	r7, sp, #56	; 0x38
	{
			0xF8, 0xA0, 0x5F, 0xE2, 0x20
	};


	uint8_t errorReport = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bb0:	f7fe fb7e 	bl	80002b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bb4:	f000 f88a 	bl	8001ccc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bb8:	f000 f93a 	bl	8001e30 <MX_GPIO_Init>
  /*MX_TIM1_Init();
  MX_TIM2_Init();*/
  MX_USART2_UART_Init();
 8001bbc:	f000 f90a 	bl	8001dd4 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //Demarrage du sniffing CAN
  UART_SendString(huart2, "\r\n\nDemarrage du sniffing CAN");
 8001bc0:	4e3c      	ldr	r6, [pc, #240]	; (8001cb4 <main+0x110>)
 8001bc2:	4b3d      	ldr	r3, [pc, #244]	; (8001cb8 <main+0x114>)
 8001bc4:	930c      	str	r3, [sp, #48]	; 0x30
 8001bc6:	466d      	mov	r5, sp
 8001bc8:	f106 0410 	add.w	r4, r6, #16
 8001bcc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bd4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bd8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001bdc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001be0:	f000 fd85 	bl	80026ee <UART_SendString>

  //Destuffing de la trame
  //errorReport |= FrameDestuff(tmpTabPerfect2, unstuffTab);
  //errorReport |= FrameDestuff(tmpTabStuffingError2, unstuffTab);
  //errorReport |= FrameDestuff(tmpTabCrcError2, unstuffTab);
  errorReport |= FrameDestuff(tmpTabFormError2, unstuffTab);
 8001be4:	4935      	ldr	r1, [pc, #212]	; (8001cbc <main+0x118>)
 8001be6:	4836      	ldr	r0, [pc, #216]	; (8001cc0 <main+0x11c>)
 8001be8:	f000 f9c0 	bl	8001f6c <FrameDestuff>
 8001bec:	4603      	mov	r3, r0
 8001bee:	461a      	mov	r2, r3
 8001bf0:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

  //Traitement de la trame destuffe
  errorReport |= FrameRead(unstuffTab, &frameStruct);
 8001bfa:	4932      	ldr	r1, [pc, #200]	; (8001cc4 <main+0x120>)
 8001bfc:	482f      	ldr	r0, [pc, #188]	; (8001cbc <main+0x118>)
 8001bfe:	f000 fb0a 	bl	8002216 <FrameRead>
 8001c02:	4603      	mov	r3, r0
 8001c04:	461a      	mov	r2, r3
 8001c06:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

  //Calcul du CRC
  errorReport |= calculateCRC(frameStruct, unstuffTab);
 8001c10:	4b2c      	ldr	r3, [pc, #176]	; (8001cc4 <main+0x120>)
 8001c12:	4a2a      	ldr	r2, [pc, #168]	; (8001cbc <main+0x118>)
 8001c14:	9200      	str	r2, [sp, #0]
 8001c16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c18:	f000 fc62 	bl	80024e0 <calculateCRC>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	461a      	mov	r2, r3
 8001c20:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001c24:	4313      	orrs	r3, r2
 8001c26:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

  //Affichage des erreurs
  ErrorManagement(&frameStruct, errorReport, huart2);
 8001c2a:	4e22      	ldr	r6, [pc, #136]	; (8001cb4 <main+0x110>)
 8001c2c:	f897 e107 	ldrb.w	lr, [r7, #263]	; 0x107
 8001c30:	466d      	mov	r5, sp
 8001c32:	f106 0408 	add.w	r4, r6, #8
 8001c36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c42:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c46:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c4a:	e896 000c 	ldmia.w	r6, {r2, r3}
 8001c4e:	4671      	mov	r1, lr
 8001c50:	481c      	ldr	r0, [pc, #112]	; (8001cc4 <main+0x120>)
 8001c52:	f000 fb5f 	bl	8002314 <ErrorManagement>

  uint8_t frameSizeOctet = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  uint16_t crc = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
  uint8_t crcTab[256];


  frameSizeOctet = 5;
 8001c62:	2305      	movs	r3, #5
 8001c64:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  canTrameTransfo(tmpCRC, crcTab, frameSizeOctet);
 8001c68:	f897 2106 	ldrb.w	r2, [r7, #262]	; 0x106
 8001c6c:	1d3b      	adds	r3, r7, #4
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4815      	ldr	r0, [pc, #84]	; (8001cc8 <main+0x124>)
 8001c72:	f000 fd96 	bl	80027a2 <canTrameTransfo>
  for(int i = 0; i < frameSizeOctet+1; i++)
 8001c76:	2300      	movs	r3, #0
 8001c78:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001c7c:	e012      	b.n	8001ca4 <main+0x100>
  {
      crc = CAN_execCrc(crc, crcTab[i]);
 8001c7e:	1d3a      	adds	r2, r7, #4
 8001c80:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001c84:	4413      	add	r3, r2
 8001c86:	781a      	ldrb	r2, [r3, #0]
 8001c88:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001c8c:	4611      	mov	r1, r2
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f000 fd56 	bl	8002740 <CAN_execCrc>
 8001c94:	4603      	mov	r3, r0
 8001c96:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
  for(int i = 0; i < frameSizeOctet+1; i++)
 8001c9a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001ca4:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 8001ca8:	1c5a      	adds	r2, r3, #1
 8001caa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	dce5      	bgt.n	8001c7e <main+0xda>





  while (1)
 8001cb2:	e7fe      	b.n	8001cb2 <main+0x10e>
 8001cb4:	20000154 	.word	0x20000154
 8001cb8:	080032b8 	.word	0x080032b8
 8001cbc:	200000ac 	.word	0x200000ac
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	200000bc 	.word	0x200000bc
 8001cc8:	20000014 	.word	0x20000014

08001ccc <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b094      	sub	sp, #80	; 0x50
 8001cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	4a3b      	ldr	r2, [pc, #236]	; (8001dc4 <SystemClock_Config+0xf8>)
 8001cd8:	4b3a      	ldr	r3, [pc, #232]	; (8001dc4 <SystemClock_Config+0xf8>)
 8001cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce2:	4b38      	ldr	r3, [pc, #224]	; (8001dc4 <SystemClock_Config+0xf8>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cee:	2300      	movs	r3, #0
 8001cf0:	603b      	str	r3, [r7, #0]
 8001cf2:	4a35      	ldr	r2, [pc, #212]	; (8001dc8 <SystemClock_Config+0xfc>)
 8001cf4:	4b34      	ldr	r3, [pc, #208]	; (8001dc8 <SystemClock_Config+0xfc>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cfc:	6013      	str	r3, [r2, #0]
 8001cfe:	4b32      	ldr	r3, [pc, #200]	; (8001dc8 <SystemClock_Config+0xfc>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d06:	603b      	str	r3, [r7, #0]
 8001d08:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001d0e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001d12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d14:	2302      	movs	r3, #2
 8001d16:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d18:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d1c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d1e:	2304      	movs	r3, #4
 8001d20:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001d22:	23b4      	movs	r3, #180	; 0xb4
 8001d24:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d26:	2302      	movs	r3, #2
 8001d28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff f8c8 	bl	8000ecc <HAL_RCC_OscConfig>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d004      	beq.n	8001d4c <SystemClock_Config+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d42:	f240 1123 	movw	r1, #291	; 0x123
 8001d46:	4821      	ldr	r0, [pc, #132]	; (8001dcc <SystemClock_Config+0x100>)
 8001d48:	f000 fd63 	bl	8002812 <_Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001d4c:	f7fe fe06 	bl	800095c <HAL_PWREx_EnableOverDrive>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d004      	beq.n	8001d60 <SystemClock_Config+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d56:	f44f 7195 	mov.w	r1, #298	; 0x12a
 8001d5a:	481c      	ldr	r0, [pc, #112]	; (8001dcc <SystemClock_Config+0x100>)
 8001d5c:	f000 fd59 	bl	8002812 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d60:	230f      	movs	r3, #15
 8001d62:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d64:	2302      	movs	r3, #2
 8001d66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d6c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001d70:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d76:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d78:	f107 0308 	add.w	r3, r7, #8
 8001d7c:	2105      	movs	r1, #5
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7fe fe56 	bl	8000a30 <HAL_RCC_ClockConfig>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d004      	beq.n	8001d94 <SystemClock_Config+0xc8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d8a:	f44f 719c 	mov.w	r1, #312	; 0x138
 8001d8e:	480f      	ldr	r0, [pc, #60]	; (8001dcc <SystemClock_Config+0x100>)
 8001d90:	f000 fd3f 	bl	8002812 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001d94:	f7fe ff5e 	bl	8000c54 <HAL_RCC_GetHCLKFreq>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	; (8001dd0 <SystemClock_Config+0x104>)
 8001d9c:	fba3 2302 	umull	r2, r3, r3, r2
 8001da0:	099b      	lsrs	r3, r3, #6
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fbdb 	bl	800055e <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001da8:	2004      	movs	r0, #4
 8001daa:	f7fe fbe5 	bl	8000578 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2100      	movs	r1, #0
 8001db2:	f04f 30ff 	mov.w	r0, #4294967295
 8001db6:	f7fe fba8 	bl	800050a <HAL_NVIC_SetPriority>
}
 8001dba:	bf00      	nop
 8001dbc:	3750      	adds	r7, #80	; 0x50
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40007000 	.word	0x40007000
 8001dcc:	080032d8 	.word	0x080032d8
 8001dd0:	10624dd3 	.word	0x10624dd3

08001dd4 <MX_USART2_UART_Init>:

}

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001dd8:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001dda:	4a13      	ldr	r2, [pc, #76]	; (8001e28 <MX_USART2_UART_Init+0x54>)
 8001ddc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dde:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001de0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001de4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001de6:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dec:	4b0d      	ldr	r3, [pc, #52]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8001df8:	4b0a      	ldr	r3, [pc, #40]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfe:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e04:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e0a:	4806      	ldr	r0, [pc, #24]	; (8001e24 <MX_USART2_UART_Init+0x50>)
 8001e0c:	f7ff fc2e 	bl	800166c <HAL_UART_Init>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d004      	beq.n	8001e20 <MX_USART2_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001e16:	f44f 71cb 	mov.w	r1, #406	; 0x196
 8001e1a:	4804      	ldr	r0, [pc, #16]	; (8001e2c <MX_USART2_UART_Init+0x58>)
 8001e1c:	f000 fcf9 	bl	8002812 <_Error_Handler>
  }
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000154 	.word	0x20000154
 8001e28:	40004400 	.word	0x40004400
 8001e2c:	080032d8 	.word	0x080032d8

08001e30 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08a      	sub	sp, #40	; 0x28
 8001e34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4a47      	ldr	r2, [pc, #284]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e3c:	4b46      	ldr	r3, [pc, #280]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e40:	f043 0304 	orr.w	r3, r3, #4
 8001e44:	6313      	str	r3, [r2, #48]	; 0x30
 8001e46:	4b44      	ldr	r3, [pc, #272]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	f003 0304 	and.w	r3, r3, #4
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	4a40      	ldr	r2, [pc, #256]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e58:	4b3f      	ldr	r3, [pc, #252]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e60:	6313      	str	r3, [r2, #48]	; 0x30
 8001e62:	4b3d      	ldr	r3, [pc, #244]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	4a39      	ldr	r2, [pc, #228]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e74:	4b38      	ldr	r3, [pc, #224]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e7e:	4b36      	ldr	r3, [pc, #216]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	60bb      	str	r3, [r7, #8]
 8001e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	607b      	str	r3, [r7, #4]
 8001e8e:	4a32      	ldr	r2, [pc, #200]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e90:	4b31      	ldr	r3, [pc, #196]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e94:	f043 0302 	orr.w	r3, r3, #2
 8001e98:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9a:	4b2f      	ldr	r3, [pc, #188]	; (8001f58 <MX_GPIO_Init+0x128>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	607b      	str	r3, [r7, #4]
 8001ea4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2120      	movs	r1, #32
 8001eaa:	482c      	ldr	r0, [pc, #176]	; (8001f5c <MX_GPIO_Init+0x12c>)
 8001eac:	f7fe fd20 	bl	80008f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PORTC, PC5, GPIO_PIN_RESET);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	2120      	movs	r1, #32
 8001eb4:	482a      	ldr	r0, [pc, #168]	; (8001f60 <MX_GPIO_Init+0x130>)
 8001eb6:	f7fe fd1b 	bl	80008f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORTC, PC8, GPIO_PIN_RESET);
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ec0:	4827      	ldr	r0, [pc, #156]	; (8001f60 <MX_GPIO_Init+0x130>)
 8001ec2:	f7fe fd15 	bl	80008f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ec6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ecc:	4b25      	ldr	r3, [pc, #148]	; (8001f64 <MX_GPIO_Init+0x134>)
 8001ece:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ed4:	f107 0314 	add.w	r3, r7, #20
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4821      	ldr	r0, [pc, #132]	; (8001f60 <MX_GPIO_Init+0x130>)
 8001edc:	f7fe fb76 	bl	80005cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001ee0:	2320      	movs	r3, #32
 8001ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eec:	2300      	movs	r3, #0
 8001eee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4819      	ldr	r0, [pc, #100]	; (8001f5c <MX_GPIO_Init+0x12c>)
 8001ef8:	f7fe fb68 	bl	80005cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001efc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f02:	2301      	movs	r3, #1
 8001f04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f0e:	f107 0314 	add.w	r3, r7, #20
 8001f12:	4619      	mov	r1, r3
 8001f14:	4812      	ldr	r0, [pc, #72]	; (8001f60 <MX_GPIO_Init+0x130>)
 8001f16:	f7fe fb59 	bl	80005cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f1a:	2320      	movs	r3, #32
 8001f1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f26:	2300      	movs	r3, #0
 8001f28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f2a:	f107 0314 	add.w	r3, r7, #20
 8001f2e:	4619      	mov	r1, r3
 8001f30:	480b      	ldr	r0, [pc, #44]	; (8001f60 <MX_GPIO_Init+0x130>)
 8001f32:	f7fe fb4b 	bl	80005cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f36:	2340      	movs	r3, #64	; 0x40
 8001f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <MX_GPIO_Init+0x138>)
 8001f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f42:	f107 0314 	add.w	r3, r7, #20
 8001f46:	4619      	mov	r1, r3
 8001f48:	4805      	ldr	r0, [pc, #20]	; (8001f60 <MX_GPIO_Init+0x130>)
 8001f4a:	f7fe fb3f 	bl	80005cc <HAL_GPIO_Init>

}
 8001f4e:	bf00      	nop
 8001f50:	3728      	adds	r7, #40	; 0x28
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40020000 	.word	0x40020000
 8001f60:	40020800 	.word	0x40020800
 8001f64:	10210000 	.word	0x10210000
 8001f68:	10110000 	.word	0x10110000

08001f6c <FrameDestuff>:
// Fonction permettant de rcuprer un tableau de char provenant								//
// de l'chantillonnage, ou les bits sont rangs  la vole										//
// On veut dstuffer cette trame, afin de l'identifier comme									//
// valide ou non, et trier les donnes
uint8_t FrameDestuff(uint8_t * frameCAN, uint8_t * newTab)
{
 8001f6c:	b490      	push	{r4, r7}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
	// Pour grer le destuffing, on a besoin d'un compteur
	// On incrmente ce compteur  chaque fois que le bit n+1
	// est de mme valeur que le bit n. On le reset lorsqu'ils
	// sont diffrents
	uint8_t cptStuffing = 0;
 8001f76:	2300      	movs	r3, #0
 8001f78:	77fb      	strb	r3, [r7, #31]
	uint8_t bitPre = -1; 	// Stock la valeur du bit prcdent, pour comparaison
 8001f7a:	23ff      	movs	r3, #255	; 0xff
 8001f7c:	77bb      	strb	r3, [r7, #30]
	uint8_t stock = 1;		// Indique si la prochaine valeur est a stocker ou a destuffer
 8001f7e:	2301      	movs	r3, #1
 8001f80:	777b      	strb	r3, [r7, #29]
	uint8_t cptChar = 0;	// Compteur de caractres
 8001f82:	2300      	movs	r3, #0
 8001f84:	773b      	strb	r3, [r7, #28]
	uint8_t cptBit = 0;		// Compteur de bits
 8001f86:	2300      	movs	r3, #0
 8001f88:	76fb      	strb	r3, [r7, #27]
	uint8_t errorReport = 0;// Rapport d'erreur
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	76bb      	strb	r3, [r7, #26]
	uint8_t dlcO = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	767b      	strb	r3, [r7, #25]
	int k=0, l=0;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]



	// On commence le destuffing
	// Premire boucle for pour parcourir les cases du tableau
	for (uint8_t i=0 ; i < TAILLE_MAX_STUFFED ; i++)
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	73fb      	strb	r3, [r7, #15]
 8001f9e:	e130      	b.n	8002202 <FrameDestuff+0x296>
	{
		// Deuxime boucle for pour parcourir chaque bits de la case
		for (uint8_t j=0 ; j < 8 ; j++)
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	73bb      	strb	r3, [r7, #14]
 8001fa4:	e126      	b.n	80021f4 <FrameDestuff+0x288>
		{
			// Si on a dj destuff au moins le DLC
			if( (cptChar == 2) && (cptBit==3) )
 8001fa6:	7f3b      	ldrb	r3, [r7, #28]
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d113      	bne.n	8001fd4 <FrameDestuff+0x68>
 8001fac:	7efb      	ldrb	r3, [r7, #27]
 8001fae:	2b03      	cmp	r3, #3
 8001fb0:	d110      	bne.n	8001fd4 <FrameDestuff+0x68>
				// Traitement DLC pour remplir la structure
				dlcO = ((newTab[1] & M_DLC0) << 3) | ((newTab[2] & M_DLC1) >> 5);
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	b25b      	sxtb	r3, r3
 8001fbc:	f003 0308 	and.w	r3, r3, #8
 8001fc0:	b25a      	sxtb	r2, r3
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	095b      	lsrs	r3, r3, #5
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	b25b      	sxtb	r3, r3
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	b25b      	sxtb	r3, r3
 8001fd2:	767b      	strb	r3, [r7, #25]

			// Puis si on dpasse la case du CRC
			if (cptChar == ((6+dlcO)-2))
 8001fd4:	7f3a      	ldrb	r2, [r7, #28]
 8001fd6:	7e7b      	ldrb	r3, [r7, #25]
 8001fd8:	3304      	adds	r3, #4
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d175      	bne.n	80020ca <FrameDestuff+0x15e>
			{
				// Si on dpasse aussi le bit du CRC
				if( (cptBit == 2) && (stock == 1) )
 8001fde:	7efb      	ldrb	r3, [r7, #27]
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d172      	bne.n	80020ca <FrameDestuff+0x15e>
 8001fe4:	7f7b      	ldrb	r3, [r7, #29]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d16f      	bne.n	80020ca <FrameDestuff+0x15e>
				{
					// On veut stocker les dernires cases du tableau de base dans le nouveau
					// On refait un compteur qui repart de la case o on s'est arrt de newTab
					for(k=cptChar; k<((6+dlcO)+1); k++)
 8001fea:	7f3b      	ldrb	r3, [r7, #28]
 8001fec:	617b      	str	r3, [r7, #20]
 8001fee:	e065      	b.n	80020bc <FrameDestuff+0x150>
					{
						// Compteur de bit de newTab
						for(l=0 ; l<8; l++)
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	613b      	str	r3, [r7, #16]
 8001ff4:	e05c      	b.n	80020b0 <FrameDestuff+0x144>
						{
							// Le premier tour commence  cptBit, c'est le dernier bit de CRC
							// Aux tours suivants, on reprend au bit 0
							if(k==cptChar && l == 0)
 8001ff6:	7f3a      	ldrb	r2, [r7, #28]
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d104      	bne.n	8002008 <FrameDestuff+0x9c>
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <FrameDestuff+0x9c>
								l=cptBit;
 8002004:	7efb      	ldrb	r3, [r7, #27]
 8002006:	613b      	str	r3, [r7, #16]

							if (j>l)
 8002008:	7bba      	ldrb	r2, [r7, #14]
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	429a      	cmp	r2, r3
 800200e:	dd20      	ble.n	8002052 <FrameDestuff+0xe6>
								*(newTab+k) |= (( (*(frameCAN+i)) & (0b10000000 >> j)) << (abs(j-l)));
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	683a      	ldr	r2, [r7, #0]
 8002014:	4413      	add	r3, r2
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	6839      	ldr	r1, [r7, #0]
 800201a:	440a      	add	r2, r1
 800201c:	7812      	ldrb	r2, [r2, #0]
 800201e:	b251      	sxtb	r1, r2
 8002020:	7bfa      	ldrb	r2, [r7, #15]
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	4402      	add	r2, r0
 8002026:	7812      	ldrb	r2, [r2, #0]
 8002028:	4614      	mov	r4, r2
 800202a:	7bba      	ldrb	r2, [r7, #14]
 800202c:	2080      	movs	r0, #128	; 0x80
 800202e:	fa40 f202 	asr.w	r2, r0, r2
 8002032:	ea04 0002 	and.w	r0, r4, r2
 8002036:	7bbc      	ldrb	r4, [r7, #14]
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	1aa2      	subs	r2, r4, r2
 800203c:	2a00      	cmp	r2, #0
 800203e:	bfb8      	it	lt
 8002040:	4252      	neglt	r2, r2
 8002042:	fa00 f202 	lsl.w	r2, r0, r2
 8002046:	b252      	sxtb	r2, r2
 8002048:	430a      	orrs	r2, r1
 800204a:	b252      	sxtb	r2, r2
 800204c:	b2d2      	uxtb	r2, r2
 800204e:	701a      	strb	r2, [r3, #0]
 8002050:	e01f      	b.n	8002092 <FrameDestuff+0x126>
							else
								*(newTab+k) |= (( (*(frameCAN+i)) & (0b10000000 >> j)) >> (abs(j-l)));
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	4413      	add	r3, r2
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	6839      	ldr	r1, [r7, #0]
 800205c:	440a      	add	r2, r1
 800205e:	7812      	ldrb	r2, [r2, #0]
 8002060:	b251      	sxtb	r1, r2
 8002062:	7bfa      	ldrb	r2, [r7, #15]
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	4402      	add	r2, r0
 8002068:	7812      	ldrb	r2, [r2, #0]
 800206a:	4614      	mov	r4, r2
 800206c:	7bba      	ldrb	r2, [r7, #14]
 800206e:	2080      	movs	r0, #128	; 0x80
 8002070:	fa40 f202 	asr.w	r2, r0, r2
 8002074:	ea04 0002 	and.w	r0, r4, r2
 8002078:	7bbc      	ldrb	r4, [r7, #14]
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	1aa2      	subs	r2, r4, r2
 800207e:	2a00      	cmp	r2, #0
 8002080:	bfb8      	it	lt
 8002082:	4252      	neglt	r2, r2
 8002084:	fa40 f202 	asr.w	r2, r0, r2
 8002088:	b252      	sxtb	r2, r2
 800208a:	430a      	orrs	r2, r1
 800208c:	b252      	sxtb	r2, r2
 800208e:	b2d2      	uxtb	r2, r2
 8002090:	701a      	strb	r2, [r3, #0]

							//Incrmentation des compteurs du tableau de base
							if(j>=7)
 8002092:	7bbb      	ldrb	r3, [r7, #14]
 8002094:	2b06      	cmp	r3, #6
 8002096:	d905      	bls.n	80020a4 <FrameDestuff+0x138>
							{
								j=0;
 8002098:	2300      	movs	r3, #0
 800209a:	73bb      	strb	r3, [r7, #14]
								i++;
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	3301      	adds	r3, #1
 80020a0:	73fb      	strb	r3, [r7, #15]
 80020a2:	e002      	b.n	80020aa <FrameDestuff+0x13e>
							}
							else
								j++;
 80020a4:	7bbb      	ldrb	r3, [r7, #14]
 80020a6:	3301      	adds	r3, #1
 80020a8:	73bb      	strb	r3, [r7, #14]
						for(l=0 ; l<8; l++)
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	3301      	adds	r3, #1
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	2b07      	cmp	r3, #7
 80020b4:	dd9f      	ble.n	8001ff6 <FrameDestuff+0x8a>
					for(k=cptChar; k<((6+dlcO)+1); k++)
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	3301      	adds	r3, #1
 80020ba:	617b      	str	r3, [r7, #20]
 80020bc:	7e7b      	ldrb	r3, [r7, #25]
 80020be:	1dda      	adds	r2, r3, #7
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	dc94      	bgt.n	8001ff0 <FrameDestuff+0x84>

						}
					}
					// Sortie de la fonction
					return errorReport;
 80020c6:	7ebb      	ldrb	r3, [r7, #26]
 80020c8:	e0a0      	b.n	800220c <FrameDestuff+0x2a0>

			// Mise en place d'un compteur pour les bits de mme valeur
			// Permet de faire le destuffing jusqu'au CRC, ensuite il n'y a plus de destuffing

			// Si le bit prcdent est de mme valeur que le bit actuel
			if (bitPre == (( (*(frameCAN+i)) ) & (0b10000000 >> j)) >> (7-j))
 80020ca:	7fba      	ldrb	r2, [r7, #30]
 80020cc:	7bfb      	ldrb	r3, [r7, #15]
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	440b      	add	r3, r1
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	4618      	mov	r0, r3
 80020d6:	7bbb      	ldrb	r3, [r7, #14]
 80020d8:	2180      	movs	r1, #128	; 0x80
 80020da:	fa41 f303 	asr.w	r3, r1, r3
 80020de:	ea00 0103 	and.w	r1, r0, r3
 80020e2:	7bbb      	ldrb	r3, [r7, #14]
 80020e4:	f1c3 0307 	rsb	r3, r3, #7
 80020e8:	fa41 f303 	asr.w	r3, r1, r3
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d103      	bne.n	80020f8 <FrameDestuff+0x18c>
			{
				// Incrmentation du compteur de stuffing
				cptStuffing++;
 80020f0:	7ffb      	ldrb	r3, [r7, #31]
 80020f2:	3301      	adds	r3, #1
 80020f4:	77fb      	strb	r3, [r7, #31]
 80020f6:	e001      	b.n	80020fc <FrameDestuff+0x190>
			}

			else
				cptStuffing=0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	77fb      	strb	r3, [r7, #31]

			// Si on doit stocker le bit actuel dans le nouveau tableau
			if (stock)
 80020fc:	7f7b      	ldrb	r3, [r7, #29]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d050      	beq.n	80021a4 <FrameDestuff+0x238>
			{
				// Dcalage diffrent en fonction de l'emplacement de chaque cpt de bit.
				// Il arrive que le cpt de bit du tab de base ait une valeur plus petite que celui du newTab
				// car il a un caractere d'avance. En effet, dans newTab on a les bits de stuffing en moins
				if (j>cptBit)
 8002102:	7bba      	ldrb	r2, [r7, #14]
 8002104:	7efb      	ldrb	r3, [r7, #27]
 8002106:	429a      	cmp	r2, r3
 8002108:	d920      	bls.n	800214c <FrameDestuff+0x1e0>
					*(newTab+cptChar) |= (( (*(frameCAN+i)) & (0b10000000 >> j)) << (abs(j-cptBit)));
 800210a:	7f3b      	ldrb	r3, [r7, #28]
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	4413      	add	r3, r2
 8002110:	7f3a      	ldrb	r2, [r7, #28]
 8002112:	6839      	ldr	r1, [r7, #0]
 8002114:	440a      	add	r2, r1
 8002116:	7812      	ldrb	r2, [r2, #0]
 8002118:	b251      	sxtb	r1, r2
 800211a:	7bfa      	ldrb	r2, [r7, #15]
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	4402      	add	r2, r0
 8002120:	7812      	ldrb	r2, [r2, #0]
 8002122:	4614      	mov	r4, r2
 8002124:	7bba      	ldrb	r2, [r7, #14]
 8002126:	2080      	movs	r0, #128	; 0x80
 8002128:	fa40 f202 	asr.w	r2, r0, r2
 800212c:	ea04 0002 	and.w	r0, r4, r2
 8002130:	7bbc      	ldrb	r4, [r7, #14]
 8002132:	7efa      	ldrb	r2, [r7, #27]
 8002134:	1aa2      	subs	r2, r4, r2
 8002136:	2a00      	cmp	r2, #0
 8002138:	bfb8      	it	lt
 800213a:	4252      	neglt	r2, r2
 800213c:	fa00 f202 	lsl.w	r2, r0, r2
 8002140:	b252      	sxtb	r2, r2
 8002142:	430a      	orrs	r2, r1
 8002144:	b252      	sxtb	r2, r2
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]
 800214a:	e01f      	b.n	800218c <FrameDestuff+0x220>
				else
					*(newTab+cptChar) |= (( (*(frameCAN+i)) & (0b10000000 >> j)) >> (abs(j-cptBit)));
 800214c:	7f3b      	ldrb	r3, [r7, #28]
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	4413      	add	r3, r2
 8002152:	7f3a      	ldrb	r2, [r7, #28]
 8002154:	6839      	ldr	r1, [r7, #0]
 8002156:	440a      	add	r2, r1
 8002158:	7812      	ldrb	r2, [r2, #0]
 800215a:	b251      	sxtb	r1, r2
 800215c:	7bfa      	ldrb	r2, [r7, #15]
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	4402      	add	r2, r0
 8002162:	7812      	ldrb	r2, [r2, #0]
 8002164:	4614      	mov	r4, r2
 8002166:	7bba      	ldrb	r2, [r7, #14]
 8002168:	2080      	movs	r0, #128	; 0x80
 800216a:	fa40 f202 	asr.w	r2, r0, r2
 800216e:	ea04 0002 	and.w	r0, r4, r2
 8002172:	7bbc      	ldrb	r4, [r7, #14]
 8002174:	7efa      	ldrb	r2, [r7, #27]
 8002176:	1aa2      	subs	r2, r4, r2
 8002178:	2a00      	cmp	r2, #0
 800217a:	bfb8      	it	lt
 800217c:	4252      	neglt	r2, r2
 800217e:	fa40 f202 	asr.w	r2, r0, r2
 8002182:	b252      	sxtb	r2, r2
 8002184:	430a      	orrs	r2, r1
 8002186:	b252      	sxtb	r2, r2
 8002188:	b2d2      	uxtb	r2, r2
 800218a:	701a      	strb	r2, [r3, #0]

				// Incrementation des cpt de bit
				if(cptBit == 7)
 800218c:	7efb      	ldrb	r3, [r7, #27]
 800218e:	2b07      	cmp	r3, #7
 8002190:	d105      	bne.n	800219e <FrameDestuff+0x232>
				{
					cptChar++;
 8002192:	7f3b      	ldrb	r3, [r7, #28]
 8002194:	3301      	adds	r3, #1
 8002196:	773b      	strb	r3, [r7, #28]
					cptBit = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	76fb      	strb	r3, [r7, #27]
 800219c:	e002      	b.n	80021a4 <FrameDestuff+0x238>
				}
				else
					cptBit++;
 800219e:	7efb      	ldrb	r3, [r7, #27]
 80021a0:	3301      	adds	r3, #1
 80021a2:	76fb      	strb	r3, [r7, #27]
			}

			// Test sur le compteur du stuffing
			if (cptStuffing == 4)
 80021a4:	7ffb      	ldrb	r3, [r7, #31]
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d102      	bne.n	80021b0 <FrameDestuff+0x244>
				stock = 0; // Prochaine valeur = bitstuffing -> on ne la conserve pas
 80021aa:	2300      	movs	r3, #0
 80021ac:	777b      	strb	r3, [r7, #29]
 80021ae:	e00d      	b.n	80021cc <FrameDestuff+0x260>
			else if (cptStuffing < 4)
 80021b0:	7ffb      	ldrb	r3, [r7, #31]
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d802      	bhi.n	80021bc <FrameDestuff+0x250>
				stock = 1;
 80021b6:	2301      	movs	r3, #1
 80021b8:	777b      	strb	r3, [r7, #29]
 80021ba:	e007      	b.n	80021cc <FrameDestuff+0x260>
			else
			// Une erreur de stuffing a eu lieu, c'est-a-dire qu'il y a eu un 0 aprs des 0 ou un 1 aprs des 1
			// On envoie un rapport d'erreur, on remet a 0 le cpt et on stocke la valeur suivante
			{
				errorReport |= STUFFING_ERROR;
 80021bc:	7ebb      	ldrb	r3, [r7, #26]
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	76bb      	strb	r3, [r7, #26]
				cptStuffing = 0;
 80021c4:	2300      	movs	r3, #0
 80021c6:	77fb      	strb	r3, [r7, #31]
				stock = 1;
 80021c8:	2301      	movs	r3, #1
 80021ca:	777b      	strb	r3, [r7, #29]
			}

			// Mise a jour de la valeur du bit precedent
			bitPre = (( (*(frameCAN+i)) & (0b10000000 >> j)) >> (7-j));
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	4619      	mov	r1, r3
 80021d6:	7bbb      	ldrb	r3, [r7, #14]
 80021d8:	2280      	movs	r2, #128	; 0x80
 80021da:	fa42 f303 	asr.w	r3, r2, r3
 80021de:	ea01 0203 	and.w	r2, r1, r3
 80021e2:	7bbb      	ldrb	r3, [r7, #14]
 80021e4:	f1c3 0307 	rsb	r3, r3, #7
 80021e8:	fa42 f303 	asr.w	r3, r2, r3
 80021ec:	77bb      	strb	r3, [r7, #30]
		for (uint8_t j=0 ; j < 8 ; j++)
 80021ee:	7bbb      	ldrb	r3, [r7, #14]
 80021f0:	3301      	adds	r3, #1
 80021f2:	73bb      	strb	r3, [r7, #14]
 80021f4:	7bbb      	ldrb	r3, [r7, #14]
 80021f6:	2b07      	cmp	r3, #7
 80021f8:	f67f aed5 	bls.w	8001fa6 <FrameDestuff+0x3a>
	for (uint8_t i=0 ; i < TAILLE_MAX_STUFFED ; i++)
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	3301      	adds	r3, #1
 8002200:	73fb      	strb	r3, [r7, #15]
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b10      	cmp	r3, #16
 8002206:	f67f aecb 	bls.w	8001fa0 <FrameDestuff+0x34>
		}
	}
	return 0;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3720      	adds	r7, #32
 8002210:	46bd      	mov	sp, r7
 8002212:	bc90      	pop	{r4, r7}
 8002214:	4770      	bx	lr

08002216 <FrameRead>:
/* _____________________________________________________________________________________________*/
// Fonction de mise en forme de la trame reue
// Aprs destuffing, la trame est range dans un tableau
// Cette fonction permet d'ordonner les diffrents lments de la trame dans une structure
uint8_t FrameRead(uint8_t * tab, frame_t * frameStruct)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b086      	sub	sp, #24
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
 800221e:	6039      	str	r1, [r7, #0]
	uint8_t dlcO; 							// dlcBits et dlcOctets
	uint8_t errorReport = 0; 				// Rapport d'erreur
 8002220:	2300      	movs	r3, #0
 8002222:	73fb      	strb	r3, [r7, #15]

	// Traitement DLC pour remplir la structure
	dlcO = ((tab[1] & M_DLC0) << 3) | ((tab[2] & M_DLC1) >> 5);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3301      	adds	r3, #1
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	b25b      	sxtb	r3, r3
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	b25a      	sxtb	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3302      	adds	r3, #2
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	b2db      	uxtb	r3, r3
 800223e:	b25b      	sxtb	r3, r3
 8002240:	4313      	orrs	r3, r2
 8002242:	b25b      	sxtb	r3, r3
 8002244:	73bb      	strb	r3, [r7, #14]

	// RAZ du tableau de la structure
	for (int i = 0 ; i < TAILLE_MAX_UNSTUFFED ; i++)
 8002246:	2300      	movs	r3, #0
 8002248:	617b      	str	r3, [r7, #20]
 800224a:	e007      	b.n	800225c <FrameRead+0x46>
	{
		frameStruct->frame_tab[i] = 0;
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	4413      	add	r3, r2
 8002252:	2200      	movs	r2, #0
 8002254:	701a      	strb	r2, [r3, #0]
	for (int i = 0 ; i < TAILLE_MAX_UNSTUFFED ; i++)
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	3301      	adds	r3, #1
 800225a:	617b      	str	r3, [r7, #20]
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	2b0d      	cmp	r3, #13
 8002260:	ddf4      	ble.n	800224c <FrameRead+0x36>
	}

	for (int i = 0 ; i < TAILLE_MAX_UNSTUFFED ; i++)
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	e048      	b.n	80022fa <FrameRead+0xe4>
	{
		// Correspond  la case 2 contenant 3bits DLC et (soit 5 bits DATA, soit 5 bits CRC)
		// et  la dernire case Data + dbut CRC en fonction de dlcO
		if (i==(2+dlcO))
 8002268:	7bbb      	ldrb	r3, [r7, #14]
 800226a:	1c9a      	adds	r2, r3, #2
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	429a      	cmp	r2, r3
 8002270:	d126      	bne.n	80022c0 <FrameRead+0xaa>
		{
			frameStruct->frame_tab[i] = (tab[i]&(~0x1F));
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	4413      	add	r3, r2
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	f023 031f 	bic.w	r3, r3, #31
 800227e:	b2d9      	uxtb	r1, r3
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	4413      	add	r3, r2
 8002286:	460a      	mov	r2, r1
 8002288:	701a      	strb	r2, [r3, #0]
			frameStruct->frame_tab[i+(8-dlcO)] |= (tab[i]&0x1F);
 800228a:	7bbb      	ldrb	r3, [r7, #14]
 800228c:	f1c3 0208 	rsb	r2, r3, #8
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	4413      	add	r3, r2
 8002294:	7bba      	ldrb	r2, [r7, #14]
 8002296:	f1c2 0108 	rsb	r1, r2, #8
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	440a      	add	r2, r1
 800229e:	6839      	ldr	r1, [r7, #0]
 80022a0:	5c8a      	ldrb	r2, [r1, r2]
 80022a2:	b251      	sxtb	r1, r2
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	4402      	add	r2, r0
 80022aa:	7812      	ldrb	r2, [r2, #0]
 80022ac:	b252      	sxtb	r2, r2
 80022ae:	f002 021f 	and.w	r2, r2, #31
 80022b2:	b252      	sxtb	r2, r2
 80022b4:	430a      	orrs	r2, r1
 80022b6:	b252      	sxtb	r2, r2
 80022b8:	b2d1      	uxtb	r1, r2
 80022ba:	683a      	ldr	r2, [r7, #0]
 80022bc:	54d1      	strb	r1, [r2, r3]
 80022be:	e019      	b.n	80022f4 <FrameRead+0xde>
		}

		// Correspond aux deux dernires cases, qui changent
		// de place en fonction de dlcO
		else if (i>(2+dlcO))
 80022c0:	7bbb      	ldrb	r3, [r7, #14]
 80022c2:	1c9a      	adds	r2, r3, #2
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	da0b      	bge.n	80022e2 <FrameRead+0xcc>
			frameStruct->frame_tab[i+(8-dlcO)] = tab[i];
 80022ca:	7bbb      	ldrb	r3, [r7, #14]
 80022cc:	f1c3 0208 	rsb	r2, r3, #8
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	4413      	add	r3, r2
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	6879      	ldr	r1, [r7, #4]
 80022d8:	440a      	add	r2, r1
 80022da:	7811      	ldrb	r1, [r2, #0]
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	54d1      	strb	r1, [r2, r3]
 80022e0:	e008      	b.n	80022f4 <FrameRead+0xde>

		// Cas "normal" (dbut), ne change jamais
		else
			frameStruct->frame_tab[i] = tab[i];
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	4413      	add	r3, r2
 80022e8:	7819      	ldrb	r1, [r3, #0]
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	4413      	add	r3, r2
 80022f0:	460a      	mov	r2, r1
 80022f2:	701a      	strb	r2, [r3, #0]
	for (int i = 0 ; i < TAILLE_MAX_UNSTUFFED ; i++)
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	3301      	adds	r3, #1
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	2b0d      	cmp	r3, #13
 80022fe:	ddb3      	ble.n	8002268 <FrameRead+0x52>
	}

	// On retourne les erreurs
	errorReport = ErrorDetection(frameStruct);
 8002300:	6838      	ldr	r0, [r7, #0]
 8002302:	f000 f976 	bl	80025f2 <ErrorDetection>
 8002306:	4603      	mov	r3, r0
 8002308:	73fb      	strb	r3, [r7, #15]
	return errorReport;
 800230a:	7bfb      	ldrb	r3, [r7, #15]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <ErrorManagement>:


/*______________________________________________________________________________________________*/
// Fonction de gestion d'affichage des erreurs de trame
void ErrorManagement(frame_t * frameStruct, uint8_t errorReport, UART_HandleTypeDef huart)
{
 8002314:	b082      	sub	sp, #8
 8002316:	b5b0      	push	{r4, r5, r7, lr}
 8002318:	b09e      	sub	sp, #120	; 0x78
 800231a:	af0e      	add	r7, sp, #56	; 0x38
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002322:	e880 000c 	stmia.w	r0, {r2, r3}
 8002326:	460b      	mov	r3, r1
 8002328:	70fb      	strb	r3, [r7, #3]
	uint8_t tmpstr[50] = {0};
 800232a:	f107 030c 	add.w	r3, r7, #12
 800232e:	2232      	movs	r2, #50	; 0x32
 8002330:	2100      	movs	r1, #0
 8002332:	4618      	mov	r0, r3
 8002334:	f000 fb80 	bl	8002a38 <memset>

	if((errorReport & 0x01) == 0x01)
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	2b00      	cmp	r3, #0
 8002340:	d02b      	beq.n	800239a <ErrorManagement+0x86>
	{
		// La trame possde une erreur de stuffing
		sprintf(tmpstr,"\r\nCode erreur : %d", errorReport);
 8002342:	78fa      	ldrb	r2, [r7, #3]
 8002344:	f107 030c 	add.w	r3, r7, #12
 8002348:	4960      	ldr	r1, [pc, #384]	; (80024cc <ErrorManagement+0x1b8>)
 800234a:	4618      	mov	r0, r3
 800234c:	f000 fb7c 	bl	8002a48 <siprintf>
		UART_SendString(huart, tmpstr);
 8002350:	f107 030c 	add.w	r3, r7, #12
 8002354:	930c      	str	r3, [sp, #48]	; 0x30
 8002356:	466d      	mov	r5, sp
 8002358:	f107 0460 	add.w	r4, r7, #96	; 0x60
 800235c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800235e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002360:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002362:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002364:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002368:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800236c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002370:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002372:	f000 f9bc 	bl	80026ee <UART_SendString>
		UART_SendString(huart, "\r\nErreur de stuffing");
 8002376:	4b56      	ldr	r3, [pc, #344]	; (80024d0 <ErrorManagement+0x1bc>)
 8002378:	930c      	str	r3, [sp, #48]	; 0x30
 800237a:	466d      	mov	r5, sp
 800237c:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8002380:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002382:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002384:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002386:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002388:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800238c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002390:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002394:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002396:	f000 f9aa 	bl	80026ee <UART_SendString>
	}
	if((errorReport & 0x04) == 0x04)
 800239a:	78fb      	ldrb	r3, [r7, #3]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d02b      	beq.n	80023fc <ErrorManagement+0xe8>
	{
		// La trame possde une erreur de forme
		sprintf(tmpstr,"\r\nCode erreur : %d", errorReport);
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	f107 030c 	add.w	r3, r7, #12
 80023aa:	4948      	ldr	r1, [pc, #288]	; (80024cc <ErrorManagement+0x1b8>)
 80023ac:	4618      	mov	r0, r3
 80023ae:	f000 fb4b 	bl	8002a48 <siprintf>
		UART_SendString(huart, tmpstr);
 80023b2:	f107 030c 	add.w	r3, r7, #12
 80023b6:	930c      	str	r3, [sp, #48]	; 0x30
 80023b8:	466d      	mov	r5, sp
 80023ba:	f107 0460 	add.w	r4, r7, #96	; 0x60
 80023be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023ca:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80023ce:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80023d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023d4:	f000 f98b 	bl	80026ee <UART_SendString>
		UART_SendString(huart, "\r\nErreur de forme");
 80023d8:	4b3e      	ldr	r3, [pc, #248]	; (80024d4 <ErrorManagement+0x1c0>)
 80023da:	930c      	str	r3, [sp, #48]	; 0x30
 80023dc:	466d      	mov	r5, sp
 80023de:	f107 0460 	add.w	r4, r7, #96	; 0x60
 80023e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023ee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80023f2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80023f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023f8:	f000 f979 	bl	80026ee <UART_SendString>
	}
	if((errorReport & 0x10) == 0x10)
 80023fc:	78fb      	ldrb	r3, [r7, #3]
 80023fe:	f003 0310 	and.w	r3, r3, #16
 8002402:	2b00      	cmp	r3, #0
 8002404:	d02b      	beq.n	800245e <ErrorManagement+0x14a>
	{
		// La trame possde une erreur de CRC
		sprintf(tmpstr,"\r\nCode erreur : %d", errorReport);
 8002406:	78fa      	ldrb	r2, [r7, #3]
 8002408:	f107 030c 	add.w	r3, r7, #12
 800240c:	492f      	ldr	r1, [pc, #188]	; (80024cc <ErrorManagement+0x1b8>)
 800240e:	4618      	mov	r0, r3
 8002410:	f000 fb1a 	bl	8002a48 <siprintf>
		UART_SendString(huart, tmpstr);
 8002414:	f107 030c 	add.w	r3, r7, #12
 8002418:	930c      	str	r3, [sp, #48]	; 0x30
 800241a:	466d      	mov	r5, sp
 800241c:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8002420:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002422:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002424:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002426:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002428:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800242c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002430:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002434:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002436:	f000 f95a 	bl	80026ee <UART_SendString>
		UART_SendString(huart, "\r\nErreur de CRC");
 800243a:	4b27      	ldr	r3, [pc, #156]	; (80024d8 <ErrorManagement+0x1c4>)
 800243c:	930c      	str	r3, [sp, #48]	; 0x30
 800243e:	466d      	mov	r5, sp
 8002440:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8002444:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002446:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002448:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800244a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800244c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002450:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002454:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002458:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800245a:	f000 f948 	bl	80026ee <UART_SendString>
	}
	if(errorReport == 0x00)
 800245e:	78fb      	ldrb	r3, [r7, #3]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d12b      	bne.n	80024bc <ErrorManagement+0x1a8>
	{
		//La trame ne possde aucune erreur
		sprintf(tmpstr,"\r\nCode erreur : %d", errorReport);
 8002464:	78fa      	ldrb	r2, [r7, #3]
 8002466:	f107 030c 	add.w	r3, r7, #12
 800246a:	4918      	ldr	r1, [pc, #96]	; (80024cc <ErrorManagement+0x1b8>)
 800246c:	4618      	mov	r0, r3
 800246e:	f000 faeb 	bl	8002a48 <siprintf>
		UART_SendString(huart, tmpstr);
 8002472:	f107 030c 	add.w	r3, r7, #12
 8002476:	930c      	str	r3, [sp, #48]	; 0x30
 8002478:	466d      	mov	r5, sp
 800247a:	f107 0460 	add.w	r4, r7, #96	; 0x60
 800247e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002480:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002482:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002484:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002486:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800248a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800248e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002492:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002494:	f000 f92b 	bl	80026ee <UART_SendString>
		UART_SendString(huart, "\r\nAucune erreur");
 8002498:	4b10      	ldr	r3, [pc, #64]	; (80024dc <ErrorManagement+0x1c8>)
 800249a:	930c      	str	r3, [sp, #48]	; 0x30
 800249c:	466d      	mov	r5, sp
 800249e:	f107 0460 	add.w	r4, r7, #96	; 0x60
 80024a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024aa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80024ae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80024b2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80024b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024b8:	f000 f919 	bl	80026ee <UART_SendString>
	}
}
 80024bc:	bf00      	nop
 80024be:	3740      	adds	r7, #64	; 0x40
 80024c0:	46bd      	mov	sp, r7
 80024c2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80024c6:	b002      	add	sp, #8
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	080032e8 	.word	0x080032e8
 80024d0:	080032fc 	.word	0x080032fc
 80024d4:	08003314 	.word	0x08003314
 80024d8:	08003328 	.word	0x08003328
 80024dc:	08003338 	.word	0x08003338

080024e0 <calculateCRC>:


/*______________________________________________________________________________________________*/
// Fonction de calcul et de comparaison du CRC
uint8_t calculateCRC(frame_t frameStruct, uint8_t * unstuffTab)
{
 80024e0:	b590      	push	{r4, r7, lr}
 80024e2:	b0c9      	sub	sp, #292	; 0x124
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	463c      	mov	r4, r7
 80024e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  uint8_t DLC = 0;
 80024ec:	2300      	movs	r3, #0
 80024ee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	  uint8_t frameSizeOctet = 0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
	  uint16_t crc = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e
	  uint8_t crcTab[256];
	  uint16_t crcUnstuffTab = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
	  uint8_t errorReport = 0;
 8002504:	2300      	movs	r3, #0
 8002506:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d

	  DLC |= ( (frameStruct.bits.DLCH << 3) | (frameStruct.bits.DLCL) );
 800250a:	463b      	mov	r3, r7
 800250c:	785b      	ldrb	r3, [r3, #1]
 800250e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002512:	b2db      	uxtb	r3, r3
 8002514:	00db      	lsls	r3, r3, #3
 8002516:	b25a      	sxtb	r2, r3
 8002518:	463b      	mov	r3, r7
 800251a:	789b      	ldrb	r3, [r3, #2]
 800251c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002520:	b2db      	uxtb	r3, r3
 8002522:	b25b      	sxtb	r3, r3
 8002524:	4313      	orrs	r3, r2
 8002526:	b25a      	sxtb	r2, r3
 8002528:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800252c:	4313      	orrs	r3, r2
 800252e:	b25b      	sxtb	r3, r3
 8002530:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	  frameSizeOctet = 3+DLC;
 8002534:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002538:	3303      	adds	r3, #3
 800253a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

	  canTrameTransfo(unstuffTab, crcTab, frameSizeOctet);
 800253e:	f897 2116 	ldrb.w	r2, [r7, #278]	; 0x116
 8002542:	f107 0314 	add.w	r3, r7, #20
 8002546:	4619      	mov	r1, r3
 8002548:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800254c:	f000 f929 	bl	80027a2 <canTrameTransfo>
	  for(int i = 0; i < frameSizeOctet+1; i++)
 8002550:	2300      	movs	r3, #0
 8002552:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8002556:	e013      	b.n	8002580 <calculateCRC+0xa0>
	  {
	      crc = CAN_execCrc(crc, crcTab[i]);
 8002558:	f107 0214 	add.w	r2, r7, #20
 800255c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002560:	4413      	add	r3, r2
 8002562:	781a      	ldrb	r2, [r3, #0]
 8002564:	f8b7 311e 	ldrh.w	r3, [r7, #286]	; 0x11e
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f000 f8e8 	bl	8002740 <CAN_execCrc>
 8002570:	4603      	mov	r3, r0
 8002572:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e
	  for(int i = 0; i < frameSizeOctet+1; i++)
 8002576:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800257a:	3301      	adds	r3, #1
 800257c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8002580:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002584:	1c5a      	adds	r2, r3, #1
 8002586:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800258a:	429a      	cmp	r2, r3
 800258c:	dce4      	bgt.n	8002558 <calculateCRC+0x78>
	  }

	  crcUnstuffTab = ( (frameStruct.bits.CRC_1 << 11) + (((frameStruct.bits.CRC_2 << 5) | frameStruct.bits.CRC_3) << 3) + (frameStruct.bits.CRC_4 & 0x06) ) >> 1;
 800258e:	463b      	mov	r3, r7
 8002590:	7a9b      	ldrb	r3, [r3, #10]
 8002592:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002596:	b2db      	uxtb	r3, r3
 8002598:	02da      	lsls	r2, r3, #11
 800259a:	463b      	mov	r3, r7
 800259c:	7adb      	ldrb	r3, [r3, #11]
 800259e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	015b      	lsls	r3, r3, #5
 80025a6:	4639      	mov	r1, r7
 80025a8:	7ac9      	ldrb	r1, [r1, #11]
 80025aa:	f3c1 0104 	ubfx	r1, r1, #0, #5
 80025ae:	b2c9      	uxtb	r1, r1
 80025b0:	430b      	orrs	r3, r1
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	441a      	add	r2, r3
 80025b6:	463b      	mov	r3, r7
 80025b8:	7b1b      	ldrb	r3, [r3, #12]
 80025ba:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	f003 0306 	and.w	r3, r3, #6
 80025c4:	4413      	add	r3, r2
 80025c6:	105b      	asrs	r3, r3, #1
 80025c8:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114

	  if(crcUnstuffTab != crc)
 80025cc:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 80025d0:	f8b7 311e 	ldrh.w	r3, [r7, #286]	; 0x11e
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d005      	beq.n	80025e4 <calculateCRC+0x104>
		  errorReport |= CRC_ERROR;
 80025d8:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 80025dc:	f043 0310 	orr.w	r3, r3, #16
 80025e0:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d

	  return errorReport;
 80025e4:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	f507 7792 	add.w	r7, r7, #292	; 0x124
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd90      	pop	{r4, r7, pc}

080025f2 <ErrorDetection>:


/*______________________________________________________________________________________________*/
// Fonction de detection d'erreur d'une trame
uint8_t ErrorDetection(frame_t * frame)
{
 80025f2:	b480      	push	{r7}
 80025f4:	b085      	sub	sp, #20
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
	uint8_t errorReport = 0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	73fb      	strb	r3, [r7, #15]
	uint8_t delimAck = 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	73bb      	strb	r3, [r7, #14]
	uint8_t delimCRC = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	737b      	strb	r3, [r7, #13]
	uint8_t interTrame = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	733b      	strb	r3, [r7, #12]
	uint8_t EndOfFrame = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	72fb      	strb	r3, [r7, #11]
	delimAck = frame->bits.ACK & 0x01;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	7b1b      	ldrb	r3, [r3, #12]
 8002612:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002616:	b2db      	uxtb	r3, r3
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	73bb      	strb	r3, [r7, #14]
	delimCRC = frame->bits.CRC_4 & 0x01;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	7b1b      	ldrb	r3, [r3, #12]
 8002622:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002626:	b2db      	uxtb	r3, r3
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	737b      	strb	r3, [r7, #13]
	interTrame = frame->bits.INTER & 0x07;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	7b5b      	ldrb	r3, [r3, #13]
 8002632:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8002636:	b2db      	uxtb	r3, r3
 8002638:	733b      	strb	r3, [r7, #12]
	EndOfFrame = (frame->bits.END_OF_FRAME_H << 4) | frame->bits.END_OF_FRAME_L;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	7b1b      	ldrb	r3, [r3, #12]
 800263e:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8002642:	b2db      	uxtb	r3, r3
 8002644:	011b      	lsls	r3, r3, #4
 8002646:	b25a      	sxtb	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	7b5b      	ldrb	r3, [r3, #13]
 800264c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002650:	b2db      	uxtb	r3, r3
 8002652:	b25b      	sxtb	r3, r3
 8002654:	4313      	orrs	r3, r2
 8002656:	b25b      	sxtb	r3, r3
 8002658:	72fb      	strb	r3, [r7, #11]


	if( (frame->bits.SOF != 0) || (frame->bits.R0 != 0) || (frame->bits.R1 != 0) ||
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	d120      	bne.n	80026aa <ErrorDetection+0xb8>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	785b      	ldrb	r3, [r3, #1]
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d119      	bne.n	80026aa <ErrorDetection+0xb8>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	785b      	ldrb	r3, [r3, #1]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	d112      	bne.n	80026aa <ErrorDetection+0xb8>
			(frame->bits.RTR != 0) || (delimAck != 1) || (delimCRC != 1) || (interTrame != 0x07)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	785b      	ldrb	r3, [r3, #1]
 8002688:	f003 0308 	and.w	r3, r3, #8
 800268c:	b2db      	uxtb	r3, r3
	if( (frame->bits.SOF != 0) || (frame->bits.R0 != 0) || (frame->bits.R1 != 0) ||
 800268e:	2b00      	cmp	r3, #0
 8002690:	d10b      	bne.n	80026aa <ErrorDetection+0xb8>
			(frame->bits.RTR != 0) || (delimAck != 1) || (delimCRC != 1) || (interTrame != 0x07)
 8002692:	7bbb      	ldrb	r3, [r7, #14]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d108      	bne.n	80026aa <ErrorDetection+0xb8>
 8002698:	7b7b      	ldrb	r3, [r7, #13]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d105      	bne.n	80026aa <ErrorDetection+0xb8>
 800269e:	7b3b      	ldrb	r3, [r7, #12]
 80026a0:	2b07      	cmp	r3, #7
 80026a2:	d102      	bne.n	80026aa <ErrorDetection+0xb8>
			|| (EndOfFrame != 0x7F) )
 80026a4:	7afb      	ldrb	r3, [r7, #11]
 80026a6:	2b7f      	cmp	r3, #127	; 0x7f
 80026a8:	d003      	beq.n	80026b2 <ErrorDetection+0xc0>
		errorReport |= FORM_ERROR;
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
 80026ac:	f043 0304 	orr.w	r3, r3, #4
 80026b0:	73fb      	strb	r3, [r7, #15]


	return errorReport;
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <UART_SendChar>:


/*______________________________________________________________________________________________*/
// Send a character on UART
void UART_SendChar(UART_HandleTypeDef huart, uint8_t data)
{
 80026c0:	b084      	sub	sp, #16
 80026c2:	b490      	push	{r4, r7}
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	f107 0408 	add.w	r4, r7, #8
 80026ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	while((huart.Instance->SR & FLAG_TXE) == 0);
 80026ce:	bf00      	nop
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d0f9      	beq.n	80026d0 <UART_SendChar+0x10>
	huart.Instance->DR = data;
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 80026e2:	605a      	str	r2, [r3, #4]
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc90      	pop	{r4, r7}
 80026ea:	b004      	add	sp, #16
 80026ec:	4770      	bx	lr

080026ee <UART_SendString>:

/*______________________________________________________________________________________________*/
// Send a string on UART
void UART_SendString(UART_HandleTypeDef huart, char *p)
{
 80026ee:	b084      	sub	sp, #16
 80026f0:	b5b0      	push	{r4, r5, r7, lr}
 80026f2:	b08e      	sub	sp, #56	; 0x38
 80026f4:	af0e      	add	r7, sp, #56	; 0x38
 80026f6:	f107 0410 	add.w	r4, r7, #16
 80026fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	while(*p != 0)
 80026fe:	e015      	b.n	800272c <UART_SendString+0x3e>
	{
		UART_SendChar(huart,*p);
 8002700:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	930c      	str	r3, [sp, #48]	; 0x30
 8002706:	466d      	mov	r5, sp
 8002708:	f107 0420 	add.w	r4, r7, #32
 800270c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800270e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002710:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002712:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002714:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002718:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800271c:	f107 0310 	add.w	r3, r7, #16
 8002720:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002722:	f7ff ffcd 	bl	80026c0 <UART_SendChar>
		p++;
 8002726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002728:	3301      	adds	r3, #1
 800272a:	653b      	str	r3, [r7, #80]	; 0x50
	while(*p != 0)
 800272c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d1e5      	bne.n	8002700 <UART_SendString+0x12>
	}
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800273c:	b004      	add	sp, #16
 800273e:	4770      	bx	lr

08002740 <CAN_execCrc>:


/*_________________________________________________________________________*/
/* Calculate the CRC of the frame */
uint16_t CAN_execCrc(uint16_t crc, uint8_t data)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	460a      	mov	r2, r1
 800274a:	80fb      	strh	r3, [r7, #6]
 800274c:	4613      	mov	r3, r2
 800274e:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint16_t poly;

	poly = 0xc599;
 8002750:	f24c 5399 	movw	r3, #50585	; 0xc599
 8002754:	81bb      	strh	r3, [r7, #12]

	crc ^= (uint16_t)data << 7; //On applique un XOR sur le crc et la data dcal de 7.
 8002756:	797b      	ldrb	r3, [r7, #5]
 8002758:	01db      	lsls	r3, r3, #7
 800275a:	b21a      	sxth	r2, r3
 800275c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002760:	4053      	eors	r3, r2
 8002762:	b21b      	sxth	r3, r3
 8002764:	80fb      	strh	r3, [r7, #6]

	for (i = 0; i < 8; i++) {
 8002766:	2300      	movs	r3, #0
 8002768:	73fb      	strb	r3, [r7, #15]
 800276a:	e00d      	b.n	8002788 <CAN_execCrc+0x48>
		crc <<= 1; 				// Dcalage  gauche.
 800276c:	88fb      	ldrh	r3, [r7, #6]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	80fb      	strh	r3, [r7, #6]
		if (crc & 0x8000) { 	// On dcale  gauche jusqu'a ce que un ET du mask et du CRC soit gale  1.
 8002772:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002776:	2b00      	cmp	r3, #0
 8002778:	da03      	bge.n	8002782 <CAN_execCrc+0x42>
			crc ^= poly; 		// Valeur du polynome avec X = 2;
 800277a:	88fa      	ldrh	r2, [r7, #6]
 800277c:	89bb      	ldrh	r3, [r7, #12]
 800277e:	4053      	eors	r3, r2
 8002780:	80fb      	strh	r3, [r7, #6]
	for (i = 0; i < 8; i++) {
 8002782:	7bfb      	ldrb	r3, [r7, #15]
 8002784:	3301      	adds	r3, #1
 8002786:	73fb      	strb	r3, [r7, #15]
 8002788:	7bfb      	ldrb	r3, [r7, #15]
 800278a:	2b07      	cmp	r3, #7
 800278c:	d9ee      	bls.n	800276c <CAN_execCrc+0x2c>
		}
	}
	return crc & 0x7fff; 		// Utilisation d'un masque pour ne rcuprer que les 15bits
 800278e:	88fb      	ldrh	r3, [r7, #6]
 8002790:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002794:	b29b      	uxth	r3, r3
}
 8002796:	4618      	mov	r0, r3
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr

080027a2 <canTrameTransfo>:


/*__________________________________________________________________________________________________*/
/* Create a frame to calculate CRC */
void canTrameTransfo(uint8_t* trame, uint8_t* res, uint8_t size)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b087      	sub	sp, #28
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	60f8      	str	r0, [r7, #12]
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	4613      	mov	r3, r2
 80027ae:	71fb      	strb	r3, [r7, #7]
    int i;

    for(i = 0; i < size+1; i++)
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	e018      	b.n	80027e8 <canTrameTransfo+0x46>
        res[i] = ((trame[i-2] << 3) & 0xF8) | ((trame[i-1] >> 5));
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	4413      	add	r3, r2
 80027bc:	697a      	ldr	r2, [r7, #20]
 80027be:	3a02      	subs	r2, #2
 80027c0:	68f9      	ldr	r1, [r7, #12]
 80027c2:	440a      	add	r2, r1
 80027c4:	7812      	ldrb	r2, [r2, #0]
 80027c6:	00d2      	lsls	r2, r2, #3
 80027c8:	b251      	sxtb	r1, r2
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	3a01      	subs	r2, #1
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	4402      	add	r2, r0
 80027d2:	7812      	ldrb	r2, [r2, #0]
 80027d4:	0952      	lsrs	r2, r2, #5
 80027d6:	b2d2      	uxtb	r2, r2
 80027d8:	b252      	sxtb	r2, r2
 80027da:	430a      	orrs	r2, r1
 80027dc:	b252      	sxtb	r2, r2
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < size+1; i++)
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	3301      	adds	r3, #1
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	1c5a      	adds	r2, r3, #1
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	dce1      	bgt.n	80027b6 <canTrameTransfo+0x14>

    res[0] = 0;
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	2200      	movs	r2, #0
 80027f6:	701a      	strb	r2, [r3, #0]
    res[1] = (trame[0] >> 5);
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	3301      	adds	r3, #1
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	7812      	ldrb	r2, [r2, #0]
 8002800:	0952      	lsrs	r2, r2, #5
 8002802:	b2d2      	uxtb	r2, r2
 8002804:	701a      	strb	r2, [r3, #0]
}
 8002806:	bf00      	nop
 8002808:	371c      	adds	r7, #28
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 800281c:	e7fe      	b.n	800281c <_Error_Handler+0xa>

0800281e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002822:	2003      	movs	r0, #3
 8002824:	f7fd fe66 	bl	80004f4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002828:	2200      	movs	r2, #0
 800282a:	2100      	movs	r1, #0
 800282c:	f06f 000b 	mvn.w	r0, #11
 8002830:	f7fd fe6b 	bl	800050a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002834:	2200      	movs	r2, #0
 8002836:	2100      	movs	r1, #0
 8002838:	f06f 000a 	mvn.w	r0, #10
 800283c:	f7fd fe65 	bl	800050a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002840:	2200      	movs	r2, #0
 8002842:	2100      	movs	r1, #0
 8002844:	f06f 0009 	mvn.w	r0, #9
 8002848:	f7fd fe5f 	bl	800050a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800284c:	2200      	movs	r2, #0
 800284e:	2100      	movs	r1, #0
 8002850:	f06f 0004 	mvn.w	r0, #4
 8002854:	f7fd fe59 	bl	800050a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002858:	2200      	movs	r2, #0
 800285a:	2100      	movs	r1, #0
 800285c:	f06f 0003 	mvn.w	r0, #3
 8002860:	f7fd fe53 	bl	800050a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002864:	2200      	movs	r2, #0
 8002866:	2100      	movs	r1, #0
 8002868:	f06f 0001 	mvn.w	r0, #1
 800286c:	f7fd fe4d 	bl	800050a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002870:	2200      	movs	r2, #0
 8002872:	2100      	movs	r1, #0
 8002874:	f04f 30ff 	mov.w	r0, #4294967295
 8002878:	f7fd fe47 	bl	800050a <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800287c:	2200      	movs	r2, #0
 800287e:	2100      	movs	r1, #0
 8002880:	2005      	movs	r0, #5
 8002882:	f7fd fe42 	bl	800050a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002886:	2005      	movs	r0, #5
 8002888:	f7fd fe5b 	bl	8000542 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800288c:	bf00      	nop
 800288e:	bd80      	pop	{r7, pc}

08002890 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b088      	sub	sp, #32
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <HAL_UART_MspInit+0x58>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d11d      	bne.n	80028de <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
 80028a6:	4a11      	ldr	r2, [pc, #68]	; (80028ec <HAL_UART_MspInit+0x5c>)
 80028a8:	4b10      	ldr	r3, [pc, #64]	; (80028ec <HAL_UART_MspInit+0x5c>)
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028b0:	6413      	str	r3, [r2, #64]	; 0x40
 80028b2:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <HAL_UART_MspInit+0x5c>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80028be:	230c      	movs	r3, #12
 80028c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028c6:	2301      	movs	r3, #1
 80028c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ca:	2303      	movs	r3, #3
 80028cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028ce:	2307      	movs	r3, #7
 80028d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d2:	f107 030c 	add.w	r3, r7, #12
 80028d6:	4619      	mov	r1, r3
 80028d8:	4805      	ldr	r0, [pc, #20]	; (80028f0 <HAL_UART_MspInit+0x60>)
 80028da:	f7fd fe77 	bl	80005cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80028de:	bf00      	nop
 80028e0:	3720      	adds	r7, #32
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40004400 	.word	0x40004400
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40020000 	.word	0x40020000

080028f4 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002902:	b480      	push	{r7}
 8002904:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002906:	bf00      	nop
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002914:	f7fd fd0a 	bl	800032c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002918:	f7fd fe4a 	bl	80005b0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800291c:	bf00      	nop
 800291e:	bd80      	pop	{r7, pc}

08002920 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
	...

08002930 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002934:	4a16      	ldr	r2, [pc, #88]	; (8002990 <SystemInit+0x60>)
 8002936:	4b16      	ldr	r3, [pc, #88]	; (8002990 <SystemInit+0x60>)
 8002938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800293c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002940:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002944:	4a13      	ldr	r2, [pc, #76]	; (8002994 <SystemInit+0x64>)
 8002946:	4b13      	ldr	r3, [pc, #76]	; (8002994 <SystemInit+0x64>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002950:	4b10      	ldr	r3, [pc, #64]	; (8002994 <SystemInit+0x64>)
 8002952:	2200      	movs	r2, #0
 8002954:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002956:	4a0f      	ldr	r2, [pc, #60]	; (8002994 <SystemInit+0x64>)
 8002958:	4b0e      	ldr	r3, [pc, #56]	; (8002994 <SystemInit+0x64>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002960:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002964:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002966:	4b0b      	ldr	r3, [pc, #44]	; (8002994 <SystemInit+0x64>)
 8002968:	4a0b      	ldr	r2, [pc, #44]	; (8002998 <SystemInit+0x68>)
 800296a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800296c:	4a09      	ldr	r2, [pc, #36]	; (8002994 <SystemInit+0x64>)
 800296e:	4b09      	ldr	r3, [pc, #36]	; (8002994 <SystemInit+0x64>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002976:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002978:	4b06      	ldr	r3, [pc, #24]	; (8002994 <SystemInit+0x64>)
 800297a:	2200      	movs	r2, #0
 800297c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800297e:	4b04      	ldr	r3, [pc, #16]	; (8002990 <SystemInit+0x60>)
 8002980:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002984:	609a      	str	r2, [r3, #8]
#endif
}
 8002986:	bf00      	nop
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	e000ed00 	.word	0xe000ed00
 8002994:	40023800 	.word	0x40023800
 8002998:	24003010 	.word	0x24003010

0800299c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800299c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029d4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80029a0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80029a2:	e003      	b.n	80029ac <LoopCopyDataInit>

080029a4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80029a4:	4b0c      	ldr	r3, [pc, #48]	; (80029d8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80029a6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80029a8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80029aa:	3104      	adds	r1, #4

080029ac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80029ac:	480b      	ldr	r0, [pc, #44]	; (80029dc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80029ae:	4b0c      	ldr	r3, [pc, #48]	; (80029e0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80029b0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80029b2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80029b4:	d3f6      	bcc.n	80029a4 <CopyDataInit>
  ldr  r2, =_sbss
 80029b6:	4a0b      	ldr	r2, [pc, #44]	; (80029e4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80029b8:	e002      	b.n	80029c0 <LoopFillZerobss>

080029ba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80029ba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80029bc:	f842 3b04 	str.w	r3, [r2], #4

080029c0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80029c0:	4b09      	ldr	r3, [pc, #36]	; (80029e8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80029c2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80029c4:	d3f9      	bcc.n	80029ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80029c6:	f7ff ffb3 	bl	8002930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029ca:	f000 f811 	bl	80029f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029ce:	f7ff f8e9 	bl	8001ba4 <main>
  bx  lr    
 80029d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029d4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80029d8:	0800339c 	.word	0x0800339c
  ldr  r0, =_sdata
 80029dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80029e0:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 80029e4:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 80029e8:	20000198 	.word	0x20000198

080029ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029ec:	e7fe      	b.n	80029ec <ADC_IRQHandler>
	...

080029f0 <__libc_init_array>:
 80029f0:	b570      	push	{r4, r5, r6, lr}
 80029f2:	4e0d      	ldr	r6, [pc, #52]	; (8002a28 <__libc_init_array+0x38>)
 80029f4:	4c0d      	ldr	r4, [pc, #52]	; (8002a2c <__libc_init_array+0x3c>)
 80029f6:	1ba4      	subs	r4, r4, r6
 80029f8:	10a4      	asrs	r4, r4, #2
 80029fa:	2500      	movs	r5, #0
 80029fc:	42a5      	cmp	r5, r4
 80029fe:	d109      	bne.n	8002a14 <__libc_init_array+0x24>
 8002a00:	4e0b      	ldr	r6, [pc, #44]	; (8002a30 <__libc_init_array+0x40>)
 8002a02:	4c0c      	ldr	r4, [pc, #48]	; (8002a34 <__libc_init_array+0x44>)
 8002a04:	f000 fc4c 	bl	80032a0 <_init>
 8002a08:	1ba4      	subs	r4, r4, r6
 8002a0a:	10a4      	asrs	r4, r4, #2
 8002a0c:	2500      	movs	r5, #0
 8002a0e:	42a5      	cmp	r5, r4
 8002a10:	d105      	bne.n	8002a1e <__libc_init_array+0x2e>
 8002a12:	bd70      	pop	{r4, r5, r6, pc}
 8002a14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a18:	4798      	blx	r3
 8002a1a:	3501      	adds	r5, #1
 8002a1c:	e7ee      	b.n	80029fc <__libc_init_array+0xc>
 8002a1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a22:	4798      	blx	r3
 8002a24:	3501      	adds	r5, #1
 8002a26:	e7f2      	b.n	8002a0e <__libc_init_array+0x1e>
 8002a28:	08003394 	.word	0x08003394
 8002a2c:	08003394 	.word	0x08003394
 8002a30:	08003394 	.word	0x08003394
 8002a34:	08003398 	.word	0x08003398

08002a38 <memset>:
 8002a38:	4402      	add	r2, r0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d100      	bne.n	8002a42 <memset+0xa>
 8002a40:	4770      	bx	lr
 8002a42:	f803 1b01 	strb.w	r1, [r3], #1
 8002a46:	e7f9      	b.n	8002a3c <memset+0x4>

08002a48 <siprintf>:
 8002a48:	b40e      	push	{r1, r2, r3}
 8002a4a:	b500      	push	{lr}
 8002a4c:	b09c      	sub	sp, #112	; 0x70
 8002a4e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002a52:	ab1d      	add	r3, sp, #116	; 0x74
 8002a54:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002a58:	9002      	str	r0, [sp, #8]
 8002a5a:	9006      	str	r0, [sp, #24]
 8002a5c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002a60:	480a      	ldr	r0, [pc, #40]	; (8002a8c <siprintf+0x44>)
 8002a62:	9104      	str	r1, [sp, #16]
 8002a64:	9107      	str	r1, [sp, #28]
 8002a66:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a6e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002a72:	6800      	ldr	r0, [r0, #0]
 8002a74:	9301      	str	r3, [sp, #4]
 8002a76:	a902      	add	r1, sp, #8
 8002a78:	f000 f866 	bl	8002b48 <_svfiprintf_r>
 8002a7c:	9b02      	ldr	r3, [sp, #8]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	b01c      	add	sp, #112	; 0x70
 8002a84:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a88:	b003      	add	sp, #12
 8002a8a:	4770      	bx	lr
 8002a8c:	2000002c 	.word	0x2000002c

08002a90 <__ssputs_r>:
 8002a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a94:	688e      	ldr	r6, [r1, #8]
 8002a96:	429e      	cmp	r6, r3
 8002a98:	4682      	mov	sl, r0
 8002a9a:	460c      	mov	r4, r1
 8002a9c:	4691      	mov	r9, r2
 8002a9e:	4698      	mov	r8, r3
 8002aa0:	d835      	bhi.n	8002b0e <__ssputs_r+0x7e>
 8002aa2:	898a      	ldrh	r2, [r1, #12]
 8002aa4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002aa8:	d031      	beq.n	8002b0e <__ssputs_r+0x7e>
 8002aaa:	6825      	ldr	r5, [r4, #0]
 8002aac:	6909      	ldr	r1, [r1, #16]
 8002aae:	1a6f      	subs	r7, r5, r1
 8002ab0:	6965      	ldr	r5, [r4, #20]
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ab8:	fb95 f5f3 	sdiv	r5, r5, r3
 8002abc:	f108 0301 	add.w	r3, r8, #1
 8002ac0:	443b      	add	r3, r7
 8002ac2:	429d      	cmp	r5, r3
 8002ac4:	bf38      	it	cc
 8002ac6:	461d      	movcc	r5, r3
 8002ac8:	0553      	lsls	r3, r2, #21
 8002aca:	d531      	bpl.n	8002b30 <__ssputs_r+0xa0>
 8002acc:	4629      	mov	r1, r5
 8002ace:	f000 fb39 	bl	8003144 <_malloc_r>
 8002ad2:	4606      	mov	r6, r0
 8002ad4:	b950      	cbnz	r0, 8002aec <__ssputs_r+0x5c>
 8002ad6:	230c      	movs	r3, #12
 8002ad8:	f8ca 3000 	str.w	r3, [sl]
 8002adc:	89a3      	ldrh	r3, [r4, #12]
 8002ade:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ae2:	81a3      	strh	r3, [r4, #12]
 8002ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aec:	463a      	mov	r2, r7
 8002aee:	6921      	ldr	r1, [r4, #16]
 8002af0:	f000 fab4 	bl	800305c <memcpy>
 8002af4:	89a3      	ldrh	r3, [r4, #12]
 8002af6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002afa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002afe:	81a3      	strh	r3, [r4, #12]
 8002b00:	6126      	str	r6, [r4, #16]
 8002b02:	6165      	str	r5, [r4, #20]
 8002b04:	443e      	add	r6, r7
 8002b06:	1bed      	subs	r5, r5, r7
 8002b08:	6026      	str	r6, [r4, #0]
 8002b0a:	60a5      	str	r5, [r4, #8]
 8002b0c:	4646      	mov	r6, r8
 8002b0e:	4546      	cmp	r6, r8
 8002b10:	bf28      	it	cs
 8002b12:	4646      	movcs	r6, r8
 8002b14:	4632      	mov	r2, r6
 8002b16:	4649      	mov	r1, r9
 8002b18:	6820      	ldr	r0, [r4, #0]
 8002b1a:	f000 faaa 	bl	8003072 <memmove>
 8002b1e:	68a3      	ldr	r3, [r4, #8]
 8002b20:	1b9b      	subs	r3, r3, r6
 8002b22:	60a3      	str	r3, [r4, #8]
 8002b24:	6823      	ldr	r3, [r4, #0]
 8002b26:	441e      	add	r6, r3
 8002b28:	6026      	str	r6, [r4, #0]
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b30:	462a      	mov	r2, r5
 8002b32:	f000 fb65 	bl	8003200 <_realloc_r>
 8002b36:	4606      	mov	r6, r0
 8002b38:	2800      	cmp	r0, #0
 8002b3a:	d1e1      	bne.n	8002b00 <__ssputs_r+0x70>
 8002b3c:	6921      	ldr	r1, [r4, #16]
 8002b3e:	4650      	mov	r0, sl
 8002b40:	f000 fab2 	bl	80030a8 <_free_r>
 8002b44:	e7c7      	b.n	8002ad6 <__ssputs_r+0x46>
	...

08002b48 <_svfiprintf_r>:
 8002b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b4c:	b09d      	sub	sp, #116	; 0x74
 8002b4e:	4680      	mov	r8, r0
 8002b50:	9303      	str	r3, [sp, #12]
 8002b52:	898b      	ldrh	r3, [r1, #12]
 8002b54:	061c      	lsls	r4, r3, #24
 8002b56:	460d      	mov	r5, r1
 8002b58:	4616      	mov	r6, r2
 8002b5a:	d50f      	bpl.n	8002b7c <_svfiprintf_r+0x34>
 8002b5c:	690b      	ldr	r3, [r1, #16]
 8002b5e:	b96b      	cbnz	r3, 8002b7c <_svfiprintf_r+0x34>
 8002b60:	2140      	movs	r1, #64	; 0x40
 8002b62:	f000 faef 	bl	8003144 <_malloc_r>
 8002b66:	6028      	str	r0, [r5, #0]
 8002b68:	6128      	str	r0, [r5, #16]
 8002b6a:	b928      	cbnz	r0, 8002b78 <_svfiprintf_r+0x30>
 8002b6c:	230c      	movs	r3, #12
 8002b6e:	f8c8 3000 	str.w	r3, [r8]
 8002b72:	f04f 30ff 	mov.w	r0, #4294967295
 8002b76:	e0c5      	b.n	8002d04 <_svfiprintf_r+0x1bc>
 8002b78:	2340      	movs	r3, #64	; 0x40
 8002b7a:	616b      	str	r3, [r5, #20]
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	9309      	str	r3, [sp, #36]	; 0x24
 8002b80:	2320      	movs	r3, #32
 8002b82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b86:	2330      	movs	r3, #48	; 0x30
 8002b88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b8c:	f04f 0b01 	mov.w	fp, #1
 8002b90:	4637      	mov	r7, r6
 8002b92:	463c      	mov	r4, r7
 8002b94:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d13c      	bne.n	8002c16 <_svfiprintf_r+0xce>
 8002b9c:	ebb7 0a06 	subs.w	sl, r7, r6
 8002ba0:	d00b      	beq.n	8002bba <_svfiprintf_r+0x72>
 8002ba2:	4653      	mov	r3, sl
 8002ba4:	4632      	mov	r2, r6
 8002ba6:	4629      	mov	r1, r5
 8002ba8:	4640      	mov	r0, r8
 8002baa:	f7ff ff71 	bl	8002a90 <__ssputs_r>
 8002bae:	3001      	adds	r0, #1
 8002bb0:	f000 80a3 	beq.w	8002cfa <_svfiprintf_r+0x1b2>
 8002bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002bb6:	4453      	add	r3, sl
 8002bb8:	9309      	str	r3, [sp, #36]	; 0x24
 8002bba:	783b      	ldrb	r3, [r7, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 809c 	beq.w	8002cfa <_svfiprintf_r+0x1b2>
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc8:	9304      	str	r3, [sp, #16]
 8002bca:	9307      	str	r3, [sp, #28]
 8002bcc:	9205      	str	r2, [sp, #20]
 8002bce:	9306      	str	r3, [sp, #24]
 8002bd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002bd4:	931a      	str	r3, [sp, #104]	; 0x68
 8002bd6:	2205      	movs	r2, #5
 8002bd8:	7821      	ldrb	r1, [r4, #0]
 8002bda:	4850      	ldr	r0, [pc, #320]	; (8002d1c <_svfiprintf_r+0x1d4>)
 8002bdc:	f7fd fb18 	bl	8000210 <memchr>
 8002be0:	1c67      	adds	r7, r4, #1
 8002be2:	9b04      	ldr	r3, [sp, #16]
 8002be4:	b9d8      	cbnz	r0, 8002c1e <_svfiprintf_r+0xd6>
 8002be6:	06d9      	lsls	r1, r3, #27
 8002be8:	bf44      	itt	mi
 8002bea:	2220      	movmi	r2, #32
 8002bec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002bf0:	071a      	lsls	r2, r3, #28
 8002bf2:	bf44      	itt	mi
 8002bf4:	222b      	movmi	r2, #43	; 0x2b
 8002bf6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002bfa:	7822      	ldrb	r2, [r4, #0]
 8002bfc:	2a2a      	cmp	r2, #42	; 0x2a
 8002bfe:	d016      	beq.n	8002c2e <_svfiprintf_r+0xe6>
 8002c00:	9a07      	ldr	r2, [sp, #28]
 8002c02:	2100      	movs	r1, #0
 8002c04:	200a      	movs	r0, #10
 8002c06:	4627      	mov	r7, r4
 8002c08:	3401      	adds	r4, #1
 8002c0a:	783b      	ldrb	r3, [r7, #0]
 8002c0c:	3b30      	subs	r3, #48	; 0x30
 8002c0e:	2b09      	cmp	r3, #9
 8002c10:	d951      	bls.n	8002cb6 <_svfiprintf_r+0x16e>
 8002c12:	b1c9      	cbz	r1, 8002c48 <_svfiprintf_r+0x100>
 8002c14:	e011      	b.n	8002c3a <_svfiprintf_r+0xf2>
 8002c16:	2b25      	cmp	r3, #37	; 0x25
 8002c18:	d0c0      	beq.n	8002b9c <_svfiprintf_r+0x54>
 8002c1a:	4627      	mov	r7, r4
 8002c1c:	e7b9      	b.n	8002b92 <_svfiprintf_r+0x4a>
 8002c1e:	4a3f      	ldr	r2, [pc, #252]	; (8002d1c <_svfiprintf_r+0x1d4>)
 8002c20:	1a80      	subs	r0, r0, r2
 8002c22:	fa0b f000 	lsl.w	r0, fp, r0
 8002c26:	4318      	orrs	r0, r3
 8002c28:	9004      	str	r0, [sp, #16]
 8002c2a:	463c      	mov	r4, r7
 8002c2c:	e7d3      	b.n	8002bd6 <_svfiprintf_r+0x8e>
 8002c2e:	9a03      	ldr	r2, [sp, #12]
 8002c30:	1d11      	adds	r1, r2, #4
 8002c32:	6812      	ldr	r2, [r2, #0]
 8002c34:	9103      	str	r1, [sp, #12]
 8002c36:	2a00      	cmp	r2, #0
 8002c38:	db01      	blt.n	8002c3e <_svfiprintf_r+0xf6>
 8002c3a:	9207      	str	r2, [sp, #28]
 8002c3c:	e004      	b.n	8002c48 <_svfiprintf_r+0x100>
 8002c3e:	4252      	negs	r2, r2
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	9207      	str	r2, [sp, #28]
 8002c46:	9304      	str	r3, [sp, #16]
 8002c48:	783b      	ldrb	r3, [r7, #0]
 8002c4a:	2b2e      	cmp	r3, #46	; 0x2e
 8002c4c:	d10e      	bne.n	8002c6c <_svfiprintf_r+0x124>
 8002c4e:	787b      	ldrb	r3, [r7, #1]
 8002c50:	2b2a      	cmp	r3, #42	; 0x2a
 8002c52:	f107 0101 	add.w	r1, r7, #1
 8002c56:	d132      	bne.n	8002cbe <_svfiprintf_r+0x176>
 8002c58:	9b03      	ldr	r3, [sp, #12]
 8002c5a:	1d1a      	adds	r2, r3, #4
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	9203      	str	r2, [sp, #12]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	bfb8      	it	lt
 8002c64:	f04f 33ff 	movlt.w	r3, #4294967295
 8002c68:	3702      	adds	r7, #2
 8002c6a:	9305      	str	r3, [sp, #20]
 8002c6c:	4c2c      	ldr	r4, [pc, #176]	; (8002d20 <_svfiprintf_r+0x1d8>)
 8002c6e:	7839      	ldrb	r1, [r7, #0]
 8002c70:	2203      	movs	r2, #3
 8002c72:	4620      	mov	r0, r4
 8002c74:	f7fd facc 	bl	8000210 <memchr>
 8002c78:	b138      	cbz	r0, 8002c8a <_svfiprintf_r+0x142>
 8002c7a:	2340      	movs	r3, #64	; 0x40
 8002c7c:	1b00      	subs	r0, r0, r4
 8002c7e:	fa03 f000 	lsl.w	r0, r3, r0
 8002c82:	9b04      	ldr	r3, [sp, #16]
 8002c84:	4303      	orrs	r3, r0
 8002c86:	9304      	str	r3, [sp, #16]
 8002c88:	3701      	adds	r7, #1
 8002c8a:	7839      	ldrb	r1, [r7, #0]
 8002c8c:	4825      	ldr	r0, [pc, #148]	; (8002d24 <_svfiprintf_r+0x1dc>)
 8002c8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c92:	2206      	movs	r2, #6
 8002c94:	1c7e      	adds	r6, r7, #1
 8002c96:	f7fd fabb 	bl	8000210 <memchr>
 8002c9a:	2800      	cmp	r0, #0
 8002c9c:	d035      	beq.n	8002d0a <_svfiprintf_r+0x1c2>
 8002c9e:	4b22      	ldr	r3, [pc, #136]	; (8002d28 <_svfiprintf_r+0x1e0>)
 8002ca0:	b9fb      	cbnz	r3, 8002ce2 <_svfiprintf_r+0x19a>
 8002ca2:	9b03      	ldr	r3, [sp, #12]
 8002ca4:	3307      	adds	r3, #7
 8002ca6:	f023 0307 	bic.w	r3, r3, #7
 8002caa:	3308      	adds	r3, #8
 8002cac:	9303      	str	r3, [sp, #12]
 8002cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cb0:	444b      	add	r3, r9
 8002cb2:	9309      	str	r3, [sp, #36]	; 0x24
 8002cb4:	e76c      	b.n	8002b90 <_svfiprintf_r+0x48>
 8002cb6:	fb00 3202 	mla	r2, r0, r2, r3
 8002cba:	2101      	movs	r1, #1
 8002cbc:	e7a3      	b.n	8002c06 <_svfiprintf_r+0xbe>
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	9305      	str	r3, [sp, #20]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	240a      	movs	r4, #10
 8002cc6:	460f      	mov	r7, r1
 8002cc8:	3101      	adds	r1, #1
 8002cca:	783a      	ldrb	r2, [r7, #0]
 8002ccc:	3a30      	subs	r2, #48	; 0x30
 8002cce:	2a09      	cmp	r2, #9
 8002cd0:	d903      	bls.n	8002cda <_svfiprintf_r+0x192>
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0ca      	beq.n	8002c6c <_svfiprintf_r+0x124>
 8002cd6:	9005      	str	r0, [sp, #20]
 8002cd8:	e7c8      	b.n	8002c6c <_svfiprintf_r+0x124>
 8002cda:	fb04 2000 	mla	r0, r4, r0, r2
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e7f1      	b.n	8002cc6 <_svfiprintf_r+0x17e>
 8002ce2:	ab03      	add	r3, sp, #12
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	462a      	mov	r2, r5
 8002ce8:	4b10      	ldr	r3, [pc, #64]	; (8002d2c <_svfiprintf_r+0x1e4>)
 8002cea:	a904      	add	r1, sp, #16
 8002cec:	4640      	mov	r0, r8
 8002cee:	f3af 8000 	nop.w
 8002cf2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002cf6:	4681      	mov	r9, r0
 8002cf8:	d1d9      	bne.n	8002cae <_svfiprintf_r+0x166>
 8002cfa:	89ab      	ldrh	r3, [r5, #12]
 8002cfc:	065b      	lsls	r3, r3, #25
 8002cfe:	f53f af38 	bmi.w	8002b72 <_svfiprintf_r+0x2a>
 8002d02:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d04:	b01d      	add	sp, #116	; 0x74
 8002d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d0a:	ab03      	add	r3, sp, #12
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	462a      	mov	r2, r5
 8002d10:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <_svfiprintf_r+0x1e4>)
 8002d12:	a904      	add	r1, sp, #16
 8002d14:	4640      	mov	r0, r8
 8002d16:	f000 f881 	bl	8002e1c <_printf_i>
 8002d1a:	e7ea      	b.n	8002cf2 <_svfiprintf_r+0x1aa>
 8002d1c:	08003360 	.word	0x08003360
 8002d20:	08003366 	.word	0x08003366
 8002d24:	0800336a 	.word	0x0800336a
 8002d28:	00000000 	.word	0x00000000
 8002d2c:	08002a91 	.word	0x08002a91

08002d30 <_printf_common>:
 8002d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d34:	4691      	mov	r9, r2
 8002d36:	461f      	mov	r7, r3
 8002d38:	688a      	ldr	r2, [r1, #8]
 8002d3a:	690b      	ldr	r3, [r1, #16]
 8002d3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002d40:	4293      	cmp	r3, r2
 8002d42:	bfb8      	it	lt
 8002d44:	4613      	movlt	r3, r2
 8002d46:	f8c9 3000 	str.w	r3, [r9]
 8002d4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002d4e:	4606      	mov	r6, r0
 8002d50:	460c      	mov	r4, r1
 8002d52:	b112      	cbz	r2, 8002d5a <_printf_common+0x2a>
 8002d54:	3301      	adds	r3, #1
 8002d56:	f8c9 3000 	str.w	r3, [r9]
 8002d5a:	6823      	ldr	r3, [r4, #0]
 8002d5c:	0699      	lsls	r1, r3, #26
 8002d5e:	bf42      	ittt	mi
 8002d60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002d64:	3302      	addmi	r3, #2
 8002d66:	f8c9 3000 	strmi.w	r3, [r9]
 8002d6a:	6825      	ldr	r5, [r4, #0]
 8002d6c:	f015 0506 	ands.w	r5, r5, #6
 8002d70:	d107      	bne.n	8002d82 <_printf_common+0x52>
 8002d72:	f104 0a19 	add.w	sl, r4, #25
 8002d76:	68e3      	ldr	r3, [r4, #12]
 8002d78:	f8d9 2000 	ldr.w	r2, [r9]
 8002d7c:	1a9b      	subs	r3, r3, r2
 8002d7e:	429d      	cmp	r5, r3
 8002d80:	db29      	blt.n	8002dd6 <_printf_common+0xa6>
 8002d82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002d86:	6822      	ldr	r2, [r4, #0]
 8002d88:	3300      	adds	r3, #0
 8002d8a:	bf18      	it	ne
 8002d8c:	2301      	movne	r3, #1
 8002d8e:	0692      	lsls	r2, r2, #26
 8002d90:	d42e      	bmi.n	8002df0 <_printf_common+0xc0>
 8002d92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d96:	4639      	mov	r1, r7
 8002d98:	4630      	mov	r0, r6
 8002d9a:	47c0      	blx	r8
 8002d9c:	3001      	adds	r0, #1
 8002d9e:	d021      	beq.n	8002de4 <_printf_common+0xb4>
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	68e5      	ldr	r5, [r4, #12]
 8002da4:	f8d9 2000 	ldr.w	r2, [r9]
 8002da8:	f003 0306 	and.w	r3, r3, #6
 8002dac:	2b04      	cmp	r3, #4
 8002dae:	bf08      	it	eq
 8002db0:	1aad      	subeq	r5, r5, r2
 8002db2:	68a3      	ldr	r3, [r4, #8]
 8002db4:	6922      	ldr	r2, [r4, #16]
 8002db6:	bf0c      	ite	eq
 8002db8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002dbc:	2500      	movne	r5, #0
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	bfc4      	itt	gt
 8002dc2:	1a9b      	subgt	r3, r3, r2
 8002dc4:	18ed      	addgt	r5, r5, r3
 8002dc6:	f04f 0900 	mov.w	r9, #0
 8002dca:	341a      	adds	r4, #26
 8002dcc:	454d      	cmp	r5, r9
 8002dce:	d11b      	bne.n	8002e08 <_printf_common+0xd8>
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	4652      	mov	r2, sl
 8002dda:	4639      	mov	r1, r7
 8002ddc:	4630      	mov	r0, r6
 8002dde:	47c0      	blx	r8
 8002de0:	3001      	adds	r0, #1
 8002de2:	d103      	bne.n	8002dec <_printf_common+0xbc>
 8002de4:	f04f 30ff 	mov.w	r0, #4294967295
 8002de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dec:	3501      	adds	r5, #1
 8002dee:	e7c2      	b.n	8002d76 <_printf_common+0x46>
 8002df0:	18e1      	adds	r1, r4, r3
 8002df2:	1c5a      	adds	r2, r3, #1
 8002df4:	2030      	movs	r0, #48	; 0x30
 8002df6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002dfa:	4422      	add	r2, r4
 8002dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e04:	3302      	adds	r3, #2
 8002e06:	e7c4      	b.n	8002d92 <_printf_common+0x62>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	4622      	mov	r2, r4
 8002e0c:	4639      	mov	r1, r7
 8002e0e:	4630      	mov	r0, r6
 8002e10:	47c0      	blx	r8
 8002e12:	3001      	adds	r0, #1
 8002e14:	d0e6      	beq.n	8002de4 <_printf_common+0xb4>
 8002e16:	f109 0901 	add.w	r9, r9, #1
 8002e1a:	e7d7      	b.n	8002dcc <_printf_common+0x9c>

08002e1c <_printf_i>:
 8002e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e20:	4617      	mov	r7, r2
 8002e22:	7e0a      	ldrb	r2, [r1, #24]
 8002e24:	b085      	sub	sp, #20
 8002e26:	2a6e      	cmp	r2, #110	; 0x6e
 8002e28:	4698      	mov	r8, r3
 8002e2a:	4606      	mov	r6, r0
 8002e2c:	460c      	mov	r4, r1
 8002e2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002e30:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002e34:	f000 80bc 	beq.w	8002fb0 <_printf_i+0x194>
 8002e38:	d81a      	bhi.n	8002e70 <_printf_i+0x54>
 8002e3a:	2a63      	cmp	r2, #99	; 0x63
 8002e3c:	d02e      	beq.n	8002e9c <_printf_i+0x80>
 8002e3e:	d80a      	bhi.n	8002e56 <_printf_i+0x3a>
 8002e40:	2a00      	cmp	r2, #0
 8002e42:	f000 80c8 	beq.w	8002fd6 <_printf_i+0x1ba>
 8002e46:	2a58      	cmp	r2, #88	; 0x58
 8002e48:	f000 808a 	beq.w	8002f60 <_printf_i+0x144>
 8002e4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e50:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002e54:	e02a      	b.n	8002eac <_printf_i+0x90>
 8002e56:	2a64      	cmp	r2, #100	; 0x64
 8002e58:	d001      	beq.n	8002e5e <_printf_i+0x42>
 8002e5a:	2a69      	cmp	r2, #105	; 0x69
 8002e5c:	d1f6      	bne.n	8002e4c <_printf_i+0x30>
 8002e5e:	6821      	ldr	r1, [r4, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002e66:	d023      	beq.n	8002eb0 <_printf_i+0x94>
 8002e68:	1d11      	adds	r1, r2, #4
 8002e6a:	6019      	str	r1, [r3, #0]
 8002e6c:	6813      	ldr	r3, [r2, #0]
 8002e6e:	e027      	b.n	8002ec0 <_printf_i+0xa4>
 8002e70:	2a73      	cmp	r2, #115	; 0x73
 8002e72:	f000 80b4 	beq.w	8002fde <_printf_i+0x1c2>
 8002e76:	d808      	bhi.n	8002e8a <_printf_i+0x6e>
 8002e78:	2a6f      	cmp	r2, #111	; 0x6f
 8002e7a:	d02a      	beq.n	8002ed2 <_printf_i+0xb6>
 8002e7c:	2a70      	cmp	r2, #112	; 0x70
 8002e7e:	d1e5      	bne.n	8002e4c <_printf_i+0x30>
 8002e80:	680a      	ldr	r2, [r1, #0]
 8002e82:	f042 0220 	orr.w	r2, r2, #32
 8002e86:	600a      	str	r2, [r1, #0]
 8002e88:	e003      	b.n	8002e92 <_printf_i+0x76>
 8002e8a:	2a75      	cmp	r2, #117	; 0x75
 8002e8c:	d021      	beq.n	8002ed2 <_printf_i+0xb6>
 8002e8e:	2a78      	cmp	r2, #120	; 0x78
 8002e90:	d1dc      	bne.n	8002e4c <_printf_i+0x30>
 8002e92:	2278      	movs	r2, #120	; 0x78
 8002e94:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002e98:	496e      	ldr	r1, [pc, #440]	; (8003054 <_printf_i+0x238>)
 8002e9a:	e064      	b.n	8002f66 <_printf_i+0x14a>
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002ea2:	1d11      	adds	r1, r2, #4
 8002ea4:	6019      	str	r1, [r3, #0]
 8002ea6:	6813      	ldr	r3, [r2, #0]
 8002ea8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002eac:	2301      	movs	r3, #1
 8002eae:	e0a3      	b.n	8002ff8 <_printf_i+0x1dc>
 8002eb0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002eb4:	f102 0104 	add.w	r1, r2, #4
 8002eb8:	6019      	str	r1, [r3, #0]
 8002eba:	d0d7      	beq.n	8002e6c <_printf_i+0x50>
 8002ebc:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	da03      	bge.n	8002ecc <_printf_i+0xb0>
 8002ec4:	222d      	movs	r2, #45	; 0x2d
 8002ec6:	425b      	negs	r3, r3
 8002ec8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002ecc:	4962      	ldr	r1, [pc, #392]	; (8003058 <_printf_i+0x23c>)
 8002ece:	220a      	movs	r2, #10
 8002ed0:	e017      	b.n	8002f02 <_printf_i+0xe6>
 8002ed2:	6820      	ldr	r0, [r4, #0]
 8002ed4:	6819      	ldr	r1, [r3, #0]
 8002ed6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002eda:	d003      	beq.n	8002ee4 <_printf_i+0xc8>
 8002edc:	1d08      	adds	r0, r1, #4
 8002ede:	6018      	str	r0, [r3, #0]
 8002ee0:	680b      	ldr	r3, [r1, #0]
 8002ee2:	e006      	b.n	8002ef2 <_printf_i+0xd6>
 8002ee4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002ee8:	f101 0004 	add.w	r0, r1, #4
 8002eec:	6018      	str	r0, [r3, #0]
 8002eee:	d0f7      	beq.n	8002ee0 <_printf_i+0xc4>
 8002ef0:	880b      	ldrh	r3, [r1, #0]
 8002ef2:	4959      	ldr	r1, [pc, #356]	; (8003058 <_printf_i+0x23c>)
 8002ef4:	2a6f      	cmp	r2, #111	; 0x6f
 8002ef6:	bf14      	ite	ne
 8002ef8:	220a      	movne	r2, #10
 8002efa:	2208      	moveq	r2, #8
 8002efc:	2000      	movs	r0, #0
 8002efe:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002f02:	6865      	ldr	r5, [r4, #4]
 8002f04:	60a5      	str	r5, [r4, #8]
 8002f06:	2d00      	cmp	r5, #0
 8002f08:	f2c0 809c 	blt.w	8003044 <_printf_i+0x228>
 8002f0c:	6820      	ldr	r0, [r4, #0]
 8002f0e:	f020 0004 	bic.w	r0, r0, #4
 8002f12:	6020      	str	r0, [r4, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d13f      	bne.n	8002f98 <_printf_i+0x17c>
 8002f18:	2d00      	cmp	r5, #0
 8002f1a:	f040 8095 	bne.w	8003048 <_printf_i+0x22c>
 8002f1e:	4675      	mov	r5, lr
 8002f20:	2a08      	cmp	r2, #8
 8002f22:	d10b      	bne.n	8002f3c <_printf_i+0x120>
 8002f24:	6823      	ldr	r3, [r4, #0]
 8002f26:	07da      	lsls	r2, r3, #31
 8002f28:	d508      	bpl.n	8002f3c <_printf_i+0x120>
 8002f2a:	6923      	ldr	r3, [r4, #16]
 8002f2c:	6862      	ldr	r2, [r4, #4]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	bfde      	ittt	le
 8002f32:	2330      	movle	r3, #48	; 0x30
 8002f34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002f38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002f3c:	ebae 0305 	sub.w	r3, lr, r5
 8002f40:	6123      	str	r3, [r4, #16]
 8002f42:	f8cd 8000 	str.w	r8, [sp]
 8002f46:	463b      	mov	r3, r7
 8002f48:	aa03      	add	r2, sp, #12
 8002f4a:	4621      	mov	r1, r4
 8002f4c:	4630      	mov	r0, r6
 8002f4e:	f7ff feef 	bl	8002d30 <_printf_common>
 8002f52:	3001      	adds	r0, #1
 8002f54:	d155      	bne.n	8003002 <_printf_i+0x1e6>
 8002f56:	f04f 30ff 	mov.w	r0, #4294967295
 8002f5a:	b005      	add	sp, #20
 8002f5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f60:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002f64:	493c      	ldr	r1, [pc, #240]	; (8003058 <_printf_i+0x23c>)
 8002f66:	6822      	ldr	r2, [r4, #0]
 8002f68:	6818      	ldr	r0, [r3, #0]
 8002f6a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f6e:	f100 0504 	add.w	r5, r0, #4
 8002f72:	601d      	str	r5, [r3, #0]
 8002f74:	d001      	beq.n	8002f7a <_printf_i+0x15e>
 8002f76:	6803      	ldr	r3, [r0, #0]
 8002f78:	e002      	b.n	8002f80 <_printf_i+0x164>
 8002f7a:	0655      	lsls	r5, r2, #25
 8002f7c:	d5fb      	bpl.n	8002f76 <_printf_i+0x15a>
 8002f7e:	8803      	ldrh	r3, [r0, #0]
 8002f80:	07d0      	lsls	r0, r2, #31
 8002f82:	bf44      	itt	mi
 8002f84:	f042 0220 	orrmi.w	r2, r2, #32
 8002f88:	6022      	strmi	r2, [r4, #0]
 8002f8a:	b91b      	cbnz	r3, 8002f94 <_printf_i+0x178>
 8002f8c:	6822      	ldr	r2, [r4, #0]
 8002f8e:	f022 0220 	bic.w	r2, r2, #32
 8002f92:	6022      	str	r2, [r4, #0]
 8002f94:	2210      	movs	r2, #16
 8002f96:	e7b1      	b.n	8002efc <_printf_i+0xe0>
 8002f98:	4675      	mov	r5, lr
 8002f9a:	fbb3 f0f2 	udiv	r0, r3, r2
 8002f9e:	fb02 3310 	mls	r3, r2, r0, r3
 8002fa2:	5ccb      	ldrb	r3, [r1, r3]
 8002fa4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2800      	cmp	r0, #0
 8002fac:	d1f5      	bne.n	8002f9a <_printf_i+0x17e>
 8002fae:	e7b7      	b.n	8002f20 <_printf_i+0x104>
 8002fb0:	6808      	ldr	r0, [r1, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	6949      	ldr	r1, [r1, #20]
 8002fb6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002fba:	d004      	beq.n	8002fc6 <_printf_i+0x1aa>
 8002fbc:	1d10      	adds	r0, r2, #4
 8002fbe:	6018      	str	r0, [r3, #0]
 8002fc0:	6813      	ldr	r3, [r2, #0]
 8002fc2:	6019      	str	r1, [r3, #0]
 8002fc4:	e007      	b.n	8002fd6 <_printf_i+0x1ba>
 8002fc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002fca:	f102 0004 	add.w	r0, r2, #4
 8002fce:	6018      	str	r0, [r3, #0]
 8002fd0:	6813      	ldr	r3, [r2, #0]
 8002fd2:	d0f6      	beq.n	8002fc2 <_printf_i+0x1a6>
 8002fd4:	8019      	strh	r1, [r3, #0]
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	6123      	str	r3, [r4, #16]
 8002fda:	4675      	mov	r5, lr
 8002fdc:	e7b1      	b.n	8002f42 <_printf_i+0x126>
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	1d11      	adds	r1, r2, #4
 8002fe2:	6019      	str	r1, [r3, #0]
 8002fe4:	6815      	ldr	r5, [r2, #0]
 8002fe6:	6862      	ldr	r2, [r4, #4]
 8002fe8:	2100      	movs	r1, #0
 8002fea:	4628      	mov	r0, r5
 8002fec:	f7fd f910 	bl	8000210 <memchr>
 8002ff0:	b108      	cbz	r0, 8002ff6 <_printf_i+0x1da>
 8002ff2:	1b40      	subs	r0, r0, r5
 8002ff4:	6060      	str	r0, [r4, #4]
 8002ff6:	6863      	ldr	r3, [r4, #4]
 8002ff8:	6123      	str	r3, [r4, #16]
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003000:	e79f      	b.n	8002f42 <_printf_i+0x126>
 8003002:	6923      	ldr	r3, [r4, #16]
 8003004:	462a      	mov	r2, r5
 8003006:	4639      	mov	r1, r7
 8003008:	4630      	mov	r0, r6
 800300a:	47c0      	blx	r8
 800300c:	3001      	adds	r0, #1
 800300e:	d0a2      	beq.n	8002f56 <_printf_i+0x13a>
 8003010:	6823      	ldr	r3, [r4, #0]
 8003012:	079b      	lsls	r3, r3, #30
 8003014:	d507      	bpl.n	8003026 <_printf_i+0x20a>
 8003016:	2500      	movs	r5, #0
 8003018:	f104 0919 	add.w	r9, r4, #25
 800301c:	68e3      	ldr	r3, [r4, #12]
 800301e:	9a03      	ldr	r2, [sp, #12]
 8003020:	1a9b      	subs	r3, r3, r2
 8003022:	429d      	cmp	r5, r3
 8003024:	db05      	blt.n	8003032 <_printf_i+0x216>
 8003026:	68e0      	ldr	r0, [r4, #12]
 8003028:	9b03      	ldr	r3, [sp, #12]
 800302a:	4298      	cmp	r0, r3
 800302c:	bfb8      	it	lt
 800302e:	4618      	movlt	r0, r3
 8003030:	e793      	b.n	8002f5a <_printf_i+0x13e>
 8003032:	2301      	movs	r3, #1
 8003034:	464a      	mov	r2, r9
 8003036:	4639      	mov	r1, r7
 8003038:	4630      	mov	r0, r6
 800303a:	47c0      	blx	r8
 800303c:	3001      	adds	r0, #1
 800303e:	d08a      	beq.n	8002f56 <_printf_i+0x13a>
 8003040:	3501      	adds	r5, #1
 8003042:	e7eb      	b.n	800301c <_printf_i+0x200>
 8003044:	2b00      	cmp	r3, #0
 8003046:	d1a7      	bne.n	8002f98 <_printf_i+0x17c>
 8003048:	780b      	ldrb	r3, [r1, #0]
 800304a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800304e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003052:	e765      	b.n	8002f20 <_printf_i+0x104>
 8003054:	08003382 	.word	0x08003382
 8003058:	08003371 	.word	0x08003371

0800305c <memcpy>:
 800305c:	b510      	push	{r4, lr}
 800305e:	1e43      	subs	r3, r0, #1
 8003060:	440a      	add	r2, r1
 8003062:	4291      	cmp	r1, r2
 8003064:	d100      	bne.n	8003068 <memcpy+0xc>
 8003066:	bd10      	pop	{r4, pc}
 8003068:	f811 4b01 	ldrb.w	r4, [r1], #1
 800306c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003070:	e7f7      	b.n	8003062 <memcpy+0x6>

08003072 <memmove>:
 8003072:	4288      	cmp	r0, r1
 8003074:	b510      	push	{r4, lr}
 8003076:	eb01 0302 	add.w	r3, r1, r2
 800307a:	d803      	bhi.n	8003084 <memmove+0x12>
 800307c:	1e42      	subs	r2, r0, #1
 800307e:	4299      	cmp	r1, r3
 8003080:	d10c      	bne.n	800309c <memmove+0x2a>
 8003082:	bd10      	pop	{r4, pc}
 8003084:	4298      	cmp	r0, r3
 8003086:	d2f9      	bcs.n	800307c <memmove+0xa>
 8003088:	1881      	adds	r1, r0, r2
 800308a:	1ad2      	subs	r2, r2, r3
 800308c:	42d3      	cmn	r3, r2
 800308e:	d100      	bne.n	8003092 <memmove+0x20>
 8003090:	bd10      	pop	{r4, pc}
 8003092:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003096:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800309a:	e7f7      	b.n	800308c <memmove+0x1a>
 800309c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80030a0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80030a4:	e7eb      	b.n	800307e <memmove+0xc>
	...

080030a8 <_free_r>:
 80030a8:	b538      	push	{r3, r4, r5, lr}
 80030aa:	4605      	mov	r5, r0
 80030ac:	2900      	cmp	r1, #0
 80030ae:	d045      	beq.n	800313c <_free_r+0x94>
 80030b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030b4:	1f0c      	subs	r4, r1, #4
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	bfb8      	it	lt
 80030ba:	18e4      	addlt	r4, r4, r3
 80030bc:	f000 f8d6 	bl	800326c <__malloc_lock>
 80030c0:	4a1f      	ldr	r2, [pc, #124]	; (8003140 <_free_r+0x98>)
 80030c2:	6813      	ldr	r3, [r2, #0]
 80030c4:	4610      	mov	r0, r2
 80030c6:	b933      	cbnz	r3, 80030d6 <_free_r+0x2e>
 80030c8:	6063      	str	r3, [r4, #4]
 80030ca:	6014      	str	r4, [r2, #0]
 80030cc:	4628      	mov	r0, r5
 80030ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030d2:	f000 b8cc 	b.w	800326e <__malloc_unlock>
 80030d6:	42a3      	cmp	r3, r4
 80030d8:	d90c      	bls.n	80030f4 <_free_r+0x4c>
 80030da:	6821      	ldr	r1, [r4, #0]
 80030dc:	1862      	adds	r2, r4, r1
 80030de:	4293      	cmp	r3, r2
 80030e0:	bf04      	itt	eq
 80030e2:	681a      	ldreq	r2, [r3, #0]
 80030e4:	685b      	ldreq	r3, [r3, #4]
 80030e6:	6063      	str	r3, [r4, #4]
 80030e8:	bf04      	itt	eq
 80030ea:	1852      	addeq	r2, r2, r1
 80030ec:	6022      	streq	r2, [r4, #0]
 80030ee:	6004      	str	r4, [r0, #0]
 80030f0:	e7ec      	b.n	80030cc <_free_r+0x24>
 80030f2:	4613      	mov	r3, r2
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	b10a      	cbz	r2, 80030fc <_free_r+0x54>
 80030f8:	42a2      	cmp	r2, r4
 80030fa:	d9fa      	bls.n	80030f2 <_free_r+0x4a>
 80030fc:	6819      	ldr	r1, [r3, #0]
 80030fe:	1858      	adds	r0, r3, r1
 8003100:	42a0      	cmp	r0, r4
 8003102:	d10b      	bne.n	800311c <_free_r+0x74>
 8003104:	6820      	ldr	r0, [r4, #0]
 8003106:	4401      	add	r1, r0
 8003108:	1858      	adds	r0, r3, r1
 800310a:	4282      	cmp	r2, r0
 800310c:	6019      	str	r1, [r3, #0]
 800310e:	d1dd      	bne.n	80030cc <_free_r+0x24>
 8003110:	6810      	ldr	r0, [r2, #0]
 8003112:	6852      	ldr	r2, [r2, #4]
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	4401      	add	r1, r0
 8003118:	6019      	str	r1, [r3, #0]
 800311a:	e7d7      	b.n	80030cc <_free_r+0x24>
 800311c:	d902      	bls.n	8003124 <_free_r+0x7c>
 800311e:	230c      	movs	r3, #12
 8003120:	602b      	str	r3, [r5, #0]
 8003122:	e7d3      	b.n	80030cc <_free_r+0x24>
 8003124:	6820      	ldr	r0, [r4, #0]
 8003126:	1821      	adds	r1, r4, r0
 8003128:	428a      	cmp	r2, r1
 800312a:	bf04      	itt	eq
 800312c:	6811      	ldreq	r1, [r2, #0]
 800312e:	6852      	ldreq	r2, [r2, #4]
 8003130:	6062      	str	r2, [r4, #4]
 8003132:	bf04      	itt	eq
 8003134:	1809      	addeq	r1, r1, r0
 8003136:	6021      	streq	r1, [r4, #0]
 8003138:	605c      	str	r4, [r3, #4]
 800313a:	e7c7      	b.n	80030cc <_free_r+0x24>
 800313c:	bd38      	pop	{r3, r4, r5, pc}
 800313e:	bf00      	nop
 8003140:	200000cc 	.word	0x200000cc

08003144 <_malloc_r>:
 8003144:	b570      	push	{r4, r5, r6, lr}
 8003146:	1ccd      	adds	r5, r1, #3
 8003148:	f025 0503 	bic.w	r5, r5, #3
 800314c:	3508      	adds	r5, #8
 800314e:	2d0c      	cmp	r5, #12
 8003150:	bf38      	it	cc
 8003152:	250c      	movcc	r5, #12
 8003154:	2d00      	cmp	r5, #0
 8003156:	4606      	mov	r6, r0
 8003158:	db01      	blt.n	800315e <_malloc_r+0x1a>
 800315a:	42a9      	cmp	r1, r5
 800315c:	d903      	bls.n	8003166 <_malloc_r+0x22>
 800315e:	230c      	movs	r3, #12
 8003160:	6033      	str	r3, [r6, #0]
 8003162:	2000      	movs	r0, #0
 8003164:	bd70      	pop	{r4, r5, r6, pc}
 8003166:	f000 f881 	bl	800326c <__malloc_lock>
 800316a:	4a23      	ldr	r2, [pc, #140]	; (80031f8 <_malloc_r+0xb4>)
 800316c:	6814      	ldr	r4, [r2, #0]
 800316e:	4621      	mov	r1, r4
 8003170:	b991      	cbnz	r1, 8003198 <_malloc_r+0x54>
 8003172:	4c22      	ldr	r4, [pc, #136]	; (80031fc <_malloc_r+0xb8>)
 8003174:	6823      	ldr	r3, [r4, #0]
 8003176:	b91b      	cbnz	r3, 8003180 <_malloc_r+0x3c>
 8003178:	4630      	mov	r0, r6
 800317a:	f000 f867 	bl	800324c <_sbrk_r>
 800317e:	6020      	str	r0, [r4, #0]
 8003180:	4629      	mov	r1, r5
 8003182:	4630      	mov	r0, r6
 8003184:	f000 f862 	bl	800324c <_sbrk_r>
 8003188:	1c43      	adds	r3, r0, #1
 800318a:	d126      	bne.n	80031da <_malloc_r+0x96>
 800318c:	230c      	movs	r3, #12
 800318e:	6033      	str	r3, [r6, #0]
 8003190:	4630      	mov	r0, r6
 8003192:	f000 f86c 	bl	800326e <__malloc_unlock>
 8003196:	e7e4      	b.n	8003162 <_malloc_r+0x1e>
 8003198:	680b      	ldr	r3, [r1, #0]
 800319a:	1b5b      	subs	r3, r3, r5
 800319c:	d41a      	bmi.n	80031d4 <_malloc_r+0x90>
 800319e:	2b0b      	cmp	r3, #11
 80031a0:	d90f      	bls.n	80031c2 <_malloc_r+0x7e>
 80031a2:	600b      	str	r3, [r1, #0]
 80031a4:	50cd      	str	r5, [r1, r3]
 80031a6:	18cc      	adds	r4, r1, r3
 80031a8:	4630      	mov	r0, r6
 80031aa:	f000 f860 	bl	800326e <__malloc_unlock>
 80031ae:	f104 000b 	add.w	r0, r4, #11
 80031b2:	1d23      	adds	r3, r4, #4
 80031b4:	f020 0007 	bic.w	r0, r0, #7
 80031b8:	1ac3      	subs	r3, r0, r3
 80031ba:	d01b      	beq.n	80031f4 <_malloc_r+0xb0>
 80031bc:	425a      	negs	r2, r3
 80031be:	50e2      	str	r2, [r4, r3]
 80031c0:	bd70      	pop	{r4, r5, r6, pc}
 80031c2:	428c      	cmp	r4, r1
 80031c4:	bf0d      	iteet	eq
 80031c6:	6863      	ldreq	r3, [r4, #4]
 80031c8:	684b      	ldrne	r3, [r1, #4]
 80031ca:	6063      	strne	r3, [r4, #4]
 80031cc:	6013      	streq	r3, [r2, #0]
 80031ce:	bf18      	it	ne
 80031d0:	460c      	movne	r4, r1
 80031d2:	e7e9      	b.n	80031a8 <_malloc_r+0x64>
 80031d4:	460c      	mov	r4, r1
 80031d6:	6849      	ldr	r1, [r1, #4]
 80031d8:	e7ca      	b.n	8003170 <_malloc_r+0x2c>
 80031da:	1cc4      	adds	r4, r0, #3
 80031dc:	f024 0403 	bic.w	r4, r4, #3
 80031e0:	42a0      	cmp	r0, r4
 80031e2:	d005      	beq.n	80031f0 <_malloc_r+0xac>
 80031e4:	1a21      	subs	r1, r4, r0
 80031e6:	4630      	mov	r0, r6
 80031e8:	f000 f830 	bl	800324c <_sbrk_r>
 80031ec:	3001      	adds	r0, #1
 80031ee:	d0cd      	beq.n	800318c <_malloc_r+0x48>
 80031f0:	6025      	str	r5, [r4, #0]
 80031f2:	e7d9      	b.n	80031a8 <_malloc_r+0x64>
 80031f4:	bd70      	pop	{r4, r5, r6, pc}
 80031f6:	bf00      	nop
 80031f8:	200000cc 	.word	0x200000cc
 80031fc:	200000d0 	.word	0x200000d0

08003200 <_realloc_r>:
 8003200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003202:	4607      	mov	r7, r0
 8003204:	4614      	mov	r4, r2
 8003206:	460e      	mov	r6, r1
 8003208:	b921      	cbnz	r1, 8003214 <_realloc_r+0x14>
 800320a:	4611      	mov	r1, r2
 800320c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003210:	f7ff bf98 	b.w	8003144 <_malloc_r>
 8003214:	b922      	cbnz	r2, 8003220 <_realloc_r+0x20>
 8003216:	f7ff ff47 	bl	80030a8 <_free_r>
 800321a:	4625      	mov	r5, r4
 800321c:	4628      	mov	r0, r5
 800321e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003220:	f000 f826 	bl	8003270 <_malloc_usable_size_r>
 8003224:	4284      	cmp	r4, r0
 8003226:	d90f      	bls.n	8003248 <_realloc_r+0x48>
 8003228:	4621      	mov	r1, r4
 800322a:	4638      	mov	r0, r7
 800322c:	f7ff ff8a 	bl	8003144 <_malloc_r>
 8003230:	4605      	mov	r5, r0
 8003232:	2800      	cmp	r0, #0
 8003234:	d0f2      	beq.n	800321c <_realloc_r+0x1c>
 8003236:	4631      	mov	r1, r6
 8003238:	4622      	mov	r2, r4
 800323a:	f7ff ff0f 	bl	800305c <memcpy>
 800323e:	4631      	mov	r1, r6
 8003240:	4638      	mov	r0, r7
 8003242:	f7ff ff31 	bl	80030a8 <_free_r>
 8003246:	e7e9      	b.n	800321c <_realloc_r+0x1c>
 8003248:	4635      	mov	r5, r6
 800324a:	e7e7      	b.n	800321c <_realloc_r+0x1c>

0800324c <_sbrk_r>:
 800324c:	b538      	push	{r3, r4, r5, lr}
 800324e:	4c06      	ldr	r4, [pc, #24]	; (8003268 <_sbrk_r+0x1c>)
 8003250:	2300      	movs	r3, #0
 8003252:	4605      	mov	r5, r0
 8003254:	4608      	mov	r0, r1
 8003256:	6023      	str	r3, [r4, #0]
 8003258:	f000 f814 	bl	8003284 <_sbrk>
 800325c:	1c43      	adds	r3, r0, #1
 800325e:	d102      	bne.n	8003266 <_sbrk_r+0x1a>
 8003260:	6823      	ldr	r3, [r4, #0]
 8003262:	b103      	cbz	r3, 8003266 <_sbrk_r+0x1a>
 8003264:	602b      	str	r3, [r5, #0]
 8003266:	bd38      	pop	{r3, r4, r5, pc}
 8003268:	20000194 	.word	0x20000194

0800326c <__malloc_lock>:
 800326c:	4770      	bx	lr

0800326e <__malloc_unlock>:
 800326e:	4770      	bx	lr

08003270 <_malloc_usable_size_r>:
 8003270:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003274:	2800      	cmp	r0, #0
 8003276:	f1a0 0004 	sub.w	r0, r0, #4
 800327a:	bfbc      	itt	lt
 800327c:	580b      	ldrlt	r3, [r1, r0]
 800327e:	18c0      	addlt	r0, r0, r3
 8003280:	4770      	bx	lr
	...

08003284 <_sbrk>:
 8003284:	4b04      	ldr	r3, [pc, #16]	; (8003298 <_sbrk+0x14>)
 8003286:	6819      	ldr	r1, [r3, #0]
 8003288:	4602      	mov	r2, r0
 800328a:	b909      	cbnz	r1, 8003290 <_sbrk+0xc>
 800328c:	4903      	ldr	r1, [pc, #12]	; (800329c <_sbrk+0x18>)
 800328e:	6019      	str	r1, [r3, #0]
 8003290:	6818      	ldr	r0, [r3, #0]
 8003292:	4402      	add	r2, r0
 8003294:	601a      	str	r2, [r3, #0]
 8003296:	4770      	bx	lr
 8003298:	200000d4 	.word	0x200000d4
 800329c:	20000198 	.word	0x20000198

080032a0 <_init>:
 80032a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032a2:	bf00      	nop
 80032a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032a6:	bc08      	pop	{r3}
 80032a8:	469e      	mov	lr, r3
 80032aa:	4770      	bx	lr

080032ac <_fini>:
 80032ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ae:	bf00      	nop
 80032b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032b2:	bc08      	pop	{r3}
 80032b4:	469e      	mov	lr, r3
 80032b6:	4770      	bx	lr
