
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bzip2_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401128 <.init>:
  401128:	stp	x29, x30, [sp, #-16]!
  40112c:	mov	x29, sp
  401130:	bl	4021a0 <ferror@plt+0xd30>
  401134:	ldp	x29, x30, [sp], #16
  401138:	ret

Disassembly of section .plt:

0000000000401140 <memcpy@plt-0x20>:
  401140:	stp	x16, x30, [sp, #-16]!
  401144:	adrp	x16, 417000 <ferror@plt+0x15b90>
  401148:	ldr	x17, [x16, #4088]
  40114c:	add	x16, x16, #0xff8
  401150:	br	x17
  401154:	nop
  401158:	nop
  40115c:	nop

0000000000401160 <memcpy@plt>:
  401160:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401164:	ldr	x17, [x16]
  401168:	add	x16, x16, #0x0
  40116c:	br	x17

0000000000401170 <strlen@plt>:
  401170:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401174:	ldr	x17, [x16, #8]
  401178:	add	x16, x16, #0x8
  40117c:	br	x17

0000000000401180 <exit@plt>:
  401180:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401184:	ldr	x17, [x16, #16]
  401188:	add	x16, x16, #0x10
  40118c:	br	x17

0000000000401190 <perror@plt>:
  401190:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401194:	ldr	x17, [x16, #24]
  401198:	add	x16, x16, #0x18
  40119c:	br	x17

00000000004011a0 <__xstat64@plt>:
  4011a0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4011a4:	ldr	x17, [x16, #32]
  4011a8:	add	x16, x16, #0x20
  4011ac:	br	x17

00000000004011b0 <remove@plt>:
  4011b0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4011b4:	ldr	x17, [x16, #40]
  4011b8:	add	x16, x16, #0x28
  4011bc:	br	x17

00000000004011c0 <BZ2_bzlibVersion@plt>:
  4011c0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4011c4:	ldr	x17, [x16, #48]
  4011c8:	add	x16, x16, #0x30
  4011cc:	br	x17

00000000004011d0 <fputc@plt>:
  4011d0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4011d4:	ldr	x17, [x16, #56]
  4011d8:	add	x16, x16, #0x38
  4011dc:	br	x17

00000000004011e0 <fileno@plt>:
  4011e0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4011e4:	ldr	x17, [x16, #64]
  4011e8:	add	x16, x16, #0x40
  4011ec:	br	x17

00000000004011f0 <signal@plt>:
  4011f0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4011f4:	ldr	x17, [x16, #72]
  4011f8:	add	x16, x16, #0x48
  4011fc:	br	x17

0000000000401200 <fclose@plt>:
  401200:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401204:	ldr	x17, [x16, #80]
  401208:	add	x16, x16, #0x50
  40120c:	br	x17

0000000000401210 <malloc@plt>:
  401210:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401214:	ldr	x17, [x16, #88]
  401218:	add	x16, x16, #0x58
  40121c:	br	x17

0000000000401220 <BZ2_bzReadClose@plt>:
  401220:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401224:	ldr	x17, [x16, #96]
  401228:	add	x16, x16, #0x60
  40122c:	br	x17

0000000000401230 <strncmp@plt>:
  401230:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401234:	ldr	x17, [x16, #104]
  401238:	add	x16, x16, #0x68
  40123c:	br	x17

0000000000401240 <__libc_start_main@plt>:
  401240:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401244:	ldr	x17, [x16, #112]
  401248:	add	x16, x16, #0x70
  40124c:	br	x17

0000000000401250 <strcat@plt>:
  401250:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401254:	ldr	x17, [x16, #120]
  401258:	add	x16, x16, #0x78
  40125c:	br	x17

0000000000401260 <fgetc@plt>:
  401260:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401264:	ldr	x17, [x16, #128]
  401268:	add	x16, x16, #0x80
  40126c:	br	x17

0000000000401270 <fdopen@plt>:
  401270:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401274:	ldr	x17, [x16, #136]
  401278:	add	x16, x16, #0x88
  40127c:	br	x17

0000000000401280 <BZ2_bzWriteOpen@plt>:
  401280:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401284:	ldr	x17, [x16, #144]
  401288:	add	x16, x16, #0x90
  40128c:	br	x17

0000000000401290 <fchmod@plt>:
  401290:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401294:	ldr	x17, [x16, #152]
  401298:	add	x16, x16, #0x98
  40129c:	br	x17

00000000004012a0 <rewind@plt>:
  4012a0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4012a4:	ldr	x17, [x16, #160]
  4012a8:	add	x16, x16, #0xa0
  4012ac:	br	x17

00000000004012b0 <strerror@plt>:
  4012b0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4012b4:	ldr	x17, [x16, #168]
  4012b8:	add	x16, x16, #0xa8
  4012bc:	br	x17

00000000004012c0 <close@plt>:
  4012c0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4012c4:	ldr	x17, [x16, #176]
  4012c8:	add	x16, x16, #0xb0
  4012cc:	br	x17

00000000004012d0 <__gmon_start__@plt>:
  4012d0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4012d4:	ldr	x17, [x16, #184]
  4012d8:	add	x16, x16, #0xb8
  4012dc:	br	x17

00000000004012e0 <abort@plt>:
  4012e0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4012e4:	ldr	x17, [x16, #192]
  4012e8:	add	x16, x16, #0xc0
  4012ec:	br	x17

00000000004012f0 <BZ2_bzWrite@plt>:
  4012f0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4012f4:	ldr	x17, [x16, #200]
  4012f8:	add	x16, x16, #0xc8
  4012fc:	br	x17

0000000000401300 <strcmp@plt>:
  401300:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401304:	ldr	x17, [x16, #208]
  401308:	add	x16, x16, #0xd0
  40130c:	br	x17

0000000000401310 <__ctype_b_loc@plt>:
  401310:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401314:	ldr	x17, [x16, #216]
  401318:	add	x16, x16, #0xd8
  40131c:	br	x17

0000000000401320 <fread@plt>:
  401320:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401324:	ldr	x17, [x16, #224]
  401328:	add	x16, x16, #0xe0
  40132c:	br	x17

0000000000401330 <__lxstat64@plt>:
  401330:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401334:	ldr	x17, [x16, #232]
  401338:	add	x16, x16, #0xe8
  40133c:	br	x17

0000000000401340 <free@plt>:
  401340:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401344:	ldr	x17, [x16, #240]
  401348:	add	x16, x16, #0xf0
  40134c:	br	x17

0000000000401350 <BZ2_bzReadGetUnused@plt>:
  401350:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401354:	ldr	x17, [x16, #248]
  401358:	add	x16, x16, #0xf8
  40135c:	br	x17

0000000000401360 <ungetc@plt>:
  401360:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401364:	ldr	x17, [x16, #256]
  401368:	add	x16, x16, #0x100
  40136c:	br	x17

0000000000401370 <BZ2_bzWriteClose64@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401374:	ldr	x17, [x16, #264]
  401378:	add	x16, x16, #0x108
  40137c:	br	x17

0000000000401380 <fwrite@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401384:	ldr	x17, [x16, #272]
  401388:	add	x16, x16, #0x110
  40138c:	br	x17

0000000000401390 <utime@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401394:	ldr	x17, [x16, #280]
  401398:	add	x16, x16, #0x118
  40139c:	br	x17

00000000004013a0 <fflush@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4013a4:	ldr	x17, [x16, #288]
  4013a8:	add	x16, x16, #0x120
  4013ac:	br	x17

00000000004013b0 <strcpy@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4013b4:	ldr	x17, [x16, #296]
  4013b8:	add	x16, x16, #0x128
  4013bc:	br	x17

00000000004013c0 <fopen64@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4013c4:	ldr	x17, [x16, #304]
  4013c8:	add	x16, x16, #0x130
  4013cc:	br	x17

00000000004013d0 <isatty@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4013d4:	ldr	x17, [x16, #312]
  4013d8:	add	x16, x16, #0x138
  4013dc:	br	x17

00000000004013e0 <open64@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4013e4:	ldr	x17, [x16, #320]
  4013e8:	add	x16, x16, #0x140
  4013ec:	br	x17

00000000004013f0 <strstr@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16b90>
  4013f4:	ldr	x17, [x16, #328]
  4013f8:	add	x16, x16, #0x148
  4013fc:	br	x17

0000000000401400 <BZ2_bzReadOpen@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401404:	ldr	x17, [x16, #336]
  401408:	add	x16, x16, #0x150
  40140c:	br	x17

0000000000401410 <strncpy@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401414:	ldr	x17, [x16, #344]
  401418:	add	x16, x16, #0x158
  40141c:	br	x17

0000000000401420 <__errno_location@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401424:	ldr	x17, [x16, #352]
  401428:	add	x16, x16, #0x160
  40142c:	br	x17

0000000000401430 <getenv@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401434:	ldr	x17, [x16, #360]
  401438:	add	x16, x16, #0x168
  40143c:	br	x17

0000000000401440 <BZ2_bzRead@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401444:	ldr	x17, [x16, #368]
  401448:	add	x16, x16, #0x170
  40144c:	br	x17

0000000000401450 <fchown@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401454:	ldr	x17, [x16, #376]
  401458:	add	x16, x16, #0x178
  40145c:	br	x17

0000000000401460 <fprintf@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401464:	ldr	x17, [x16, #384]
  401468:	add	x16, x16, #0x180
  40146c:	br	x17

0000000000401470 <ferror@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16b90>
  401474:	ldr	x17, [x16, #392]
  401478:	add	x16, x16, #0x188
  40147c:	br	x17

Disassembly of section .text:

0000000000401480 <.text>:
  401480:	stp	x29, x30, [sp, #-128]!
  401484:	adrp	x4, 417000 <ferror@plt+0x15b90>
  401488:	adrp	x3, 417000 <ferror@plt+0x15b90>
  40148c:	mov	x29, sp
  401490:	ldr	x8, [x4, #3896]
  401494:	adrp	x4, 417000 <ferror@plt+0x15b90>
  401498:	ldr	x3, [x3, #3904]
  40149c:	stp	x21, x22, [sp, #32]
  4014a0:	mov	w22, w0
  4014a4:	adrp	x21, 417000 <ferror@plt+0x15b90>
  4014a8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4014ac:	ldr	x5, [x4, #3944]
  4014b0:	stp	x19, x20, [sp, #16]
  4014b4:	mov	x19, x1
  4014b8:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4014bc:	adrp	x4, 417000 <ferror@plt+0x15b90>
  4014c0:	ldr	x6, [x0, #3976]
  4014c4:	stp	x23, x24, [sp, #48]
  4014c8:	adrp	x2, 417000 <ferror@plt+0x15b90>
  4014cc:	ldr	x0, [x21, #3952]
  4014d0:	stp	x25, x26, [sp, #64]
  4014d4:	adrp	x25, 417000 <ferror@plt+0x15b90>
  4014d8:	stp	x27, x28, [sp, #80]
  4014dc:	adrp	x26, 417000 <ferror@plt+0x15b90>
  4014e0:	adrp	x20, 402000 <ferror@plt+0xb90>
  4014e4:	str	xzr, [x3]
  4014e8:	add	x20, x20, #0x690
  4014ec:	ldr	x3, [x1, #4000]
  4014f0:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4014f4:	ldr	x7, [x25, #3856]
  4014f8:	strb	wzr, [x5]
  4014fc:	ldr	x4, [x4, #4032]
  401500:	strb	wzr, [x8]
  401504:	ldr	x5, [x1, #4024]
  401508:	mov	w1, #0x1                   	// #1
  40150c:	strb	w1, [x6]
  401510:	mov	w6, #0x9                   	// #9
  401514:	adrp	x1, 417000 <ferror@plt+0x15b90>
  401518:	str	w6, [x0]
  40151c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401520:	str	wzr, [x7]
  401524:	ldr	x2, [x2, #4040]
  401528:	strb	wzr, [x4]
  40152c:	ldr	x1, [x1, #3888]
  401530:	adrp	x23, 417000 <ferror@plt+0x15b90>
  401534:	ldr	x4, [x26, #3912]
  401538:	ldr	x0, [x0, #3872]
  40153c:	strb	wzr, [x3]
  401540:	adrp	x3, 417000 <ferror@plt+0x15b90>
  401544:	str	wzr, [x4]
  401548:	mov	w4, #0x1e                  	// #30
  40154c:	strb	wzr, [x5]
  401550:	ldr	x3, [x3, #3960]
  401554:	str	w4, [x0]
  401558:	mov	w0, #0xb                   	// #11
  40155c:	strb	wzr, [x2]
  401560:	str	wzr, [x1]
  401564:	mov	x1, x20
  401568:	str	wzr, [x3]
  40156c:	bl	4011f0 <signal@plt>
  401570:	mov	x1, x20
  401574:	mov	w0, #0x7                   	// #7
  401578:	bl	4011f0 <signal@plt>
  40157c:	adrp	x20, 406000 <ferror@plt+0x4b90>
  401580:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401584:	add	x20, x20, #0xe50
  401588:	mov	x1, x20
  40158c:	ldr	x0, [x0, #4008]
  401590:	bl	402788 <ferror@plt+0x1318>
  401594:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401598:	mov	x1, x20
  40159c:	ldr	x0, [x0, #3992]
  4015a0:	bl	402788 <ferror@plt+0x1318>
  4015a4:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4015a8:	ldr	x1, [x19]
  4015ac:	ldr	x20, [x0, #3848]
  4015b0:	mov	x0, x20
  4015b4:	bl	402788 <ferror@plt+0x1318>
  4015b8:	ldr	x0, [x23, #4056]
  4015bc:	ldrb	w1, [x20]
  4015c0:	str	x20, [x0]
  4015c4:	cbz	w1, 4015fc <ferror@plt+0x18c>
  4015c8:	mov	x0, x20
  4015cc:	mov	x2, x20
  4015d0:	mov	w3, #0x0                   	// #0
  4015d4:	mov	w4, #0x1                   	// #1
  4015d8:	add	x2, x2, #0x1
  4015dc:	cmp	w1, #0x2f
  4015e0:	csel	x0, x0, x2, ne  // ne = any
  4015e4:	csel	w3, w3, w4, ne  // ne = any
  4015e8:	ldrb	w1, [x2]
  4015ec:	cbnz	w1, 4015d8 <ferror@plt+0x168>
  4015f0:	cbz	w3, 4015fc <ferror@plt+0x18c>
  4015f4:	ldr	x1, [x23, #4056]
  4015f8:	str	x0, [x1]
  4015fc:	add	x20, sp, #0x78
  401600:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401604:	mov	x0, x20
  401608:	add	x1, x1, #0x1a0
  40160c:	str	xzr, [sp, #120]
  401610:	bl	4027d8 <ferror@plt+0x1368>
  401614:	mov	x0, x20
  401618:	adrp	x1, 407000 <ferror@plt+0x5b90>
  40161c:	add	x1, x1, #0x1a8
  401620:	bl	4027d8 <ferror@plt+0x1368>
  401624:	cmp	w22, #0x1
  401628:	b.le	401e0c <ferror@plt+0x99c>
  40162c:	sub	w22, w22, #0x2
  401630:	add	x0, x19, #0x10
  401634:	ldr	x24, [sp, #120]
  401638:	add	x19, x19, #0x8
  40163c:	add	x22, x0, w22, uxtw #3
  401640:	mov	x0, x24
  401644:	ldr	x28, [x19]
  401648:	cbz	x24, 401864 <ferror@plt+0x3f4>
  40164c:	nop
  401650:	mov	x20, x0
  401654:	ldr	x0, [x0, #8]
  401658:	cbnz	x0, 401650 <ferror@plt+0x1e0>
  40165c:	mov	x0, #0x10                  	// #16
  401660:	bl	401210 <malloc@plt>
  401664:	mov	x27, x0
  401668:	cbz	x0, 402044 <ferror@plt+0xbd4>
  40166c:	stp	xzr, xzr, [x27]
  401670:	mov	x0, x28
  401674:	bl	401170 <strlen@plt>
  401678:	add	w0, w0, #0x5
  40167c:	sxtw	x0, w0
  401680:	bl	401210 <malloc@plt>
  401684:	cbz	x0, 402044 <ferror@plt+0xbd4>
  401688:	str	x0, [x27]
  40168c:	mov	x1, x28
  401690:	bl	4013b0 <strcpy@plt>
  401694:	str	x27, [x20, #8]
  401698:	str	x24, [sp, #120]
  40169c:	add	x19, x19, #0x8
  4016a0:	cmp	x19, x22
  4016a4:	b.ne	401640 <ferror@plt+0x1d0>  // b.any
  4016a8:	adrp	x3, 417000 <ferror@plt+0x15b90>
  4016ac:	mov	w2, #0x7                   	// #7
  4016b0:	ldr	x0, [x26, #3912]
  4016b4:	ldr	x1, [x3, #3920]
  4016b8:	str	wzr, [x0]
  4016bc:	str	w2, [x1]
  4016c0:	ldr	x28, [x3, #3920]
  4016c4:	mov	x22, x24
  4016c8:	ldr	x20, [x26, #3912]
  4016cc:	mov	w27, #0x0                   	// #0
  4016d0:	mov	w19, #0x1                   	// #1
  4016d4:	b	4016f8 <ferror@plt+0x288>
  4016d8:	ldrb	w1, [x0, #1]
  4016dc:	cmp	w1, #0x2d
  4016e0:	b.ne	401708 <ferror@plt+0x298>  // b.any
  4016e4:	ldrb	w1, [x0, #2]
  4016e8:	cbnz	w1, 401708 <ferror@plt+0x298>
  4016ec:	mov	w19, #0x0                   	// #0
  4016f0:	ldr	x22, [x22, #8]
  4016f4:	cbz	x22, 40173c <ferror@plt+0x2cc>
  4016f8:	ldr	x0, [x22]
  4016fc:	ldrb	w1, [x0]
  401700:	cmp	w1, #0x2d
  401704:	b.eq	4016d8 <ferror@plt+0x268>  // b.none
  401708:	ldrb	w1, [x0]
  40170c:	cmp	w1, #0x2d
  401710:	csel	w1, w19, wzr, eq  // eq = none
  401714:	cbnz	w1, 401a20 <ferror@plt+0x5b0>
  401718:	add	w27, w27, #0x1
  40171c:	str	w27, [x20]
  401720:	bl	401170 <strlen@plt>
  401724:	ldr	w1, [x28]
  401728:	cmp	w0, w1
  40172c:	b.le	4016f0 <ferror@plt+0x280>
  401730:	ldr	x22, [x22, #8]
  401734:	str	w0, [x28]
  401738:	cbnz	x22, 4016f8 <ferror@plt+0x288>
  40173c:	cmp	w27, #0x0
  401740:	mov	w1, #0x3                   	// #3
  401744:	csinc	w1, w1, wzr, ne  // ne = any
  401748:	ldr	x0, [x23, #4056]
  40174c:	adrp	x19, 417000 <ferror@plt+0x15b90>
  401750:	adrp	x20, 417000 <ferror@plt+0x15b90>
  401754:	mov	w4, #0x1                   	// #1
  401758:	ldr	x5, [x19, #3936]
  40175c:	ldr	x3, [x20, #4048]
  401760:	ldr	x22, [x0]
  401764:	str	w1, [x5]
  401768:	adrp	x1, 407000 <ferror@plt+0x5b90>
  40176c:	add	x1, x1, #0x1b0
  401770:	mov	x0, x22
  401774:	str	w4, [x3]
  401778:	bl	4013f0 <strstr@plt>
  40177c:	cbz	x0, 401c48 <ferror@plt+0x7d8>
  401780:	ldr	x0, [x20, #4048]
  401784:	mov	w1, #0x2                   	// #2
  401788:	str	w1, [x0]
  40178c:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401790:	mov	x0, x22
  401794:	add	x1, x1, #0x1c0
  401798:	bl	4013f0 <strstr@plt>
  40179c:	cbz	x0, 401c08 <ferror@plt+0x798>
  4017a0:	ldr	x3, [x19, #3936]
  4017a4:	cmp	w27, #0x0
  4017a8:	ldr	x0, [x20, #4048]
  4017ac:	cset	w1, ne  // ne = any
  4017b0:	add	w1, w1, #0x1
  4017b4:	mov	w2, #0x2                   	// #2
  4017b8:	str	w1, [x3]
  4017bc:	str	w2, [x0]
  4017c0:	adrp	x1, 407000 <ferror@plt+0x5b90>
  4017c4:	add	x28, x1, #0x360
  4017c8:	ldr	x27, [x25, #3856]
  4017cc:	cbnz	x24, 4017dc <ferror@plt+0x36c>
  4017d0:	b	401a28 <ferror@plt+0x5b8>
  4017d4:	ldr	x24, [x24, #8]
  4017d8:	cbz	x24, 401b10 <ferror@plt+0x6a0>
  4017dc:	ldr	x3, [x24]
  4017e0:	ldrb	w0, [x3]
  4017e4:	cmp	w0, #0x2d
  4017e8:	b.ne	401800 <ferror@plt+0x390>  // b.any
  4017ec:	ldrb	w0, [x3, #1]
  4017f0:	cmp	w0, #0x2d
  4017f4:	b.ne	401800 <ferror@plt+0x390>  // b.any
  4017f8:	ldrb	w0, [x3, #2]
  4017fc:	cbz	w0, 401b10 <ferror@plt+0x6a0>
  401800:	ldrb	w0, [x3]
  401804:	cmp	w0, #0x2d
  401808:	b.ne	4017d4 <ferror@plt+0x364>  // b.any
  40180c:	ldrb	w0, [x3, #1]
  401810:	cmp	w0, #0x2d
  401814:	b.eq	4017d4 <ferror@plt+0x364>  // b.none
  401818:	cbz	w0, 4017d4 <ferror@plt+0x364>
  40181c:	ldr	x5, [x21, #3952]
  401820:	mov	x22, #0x2                   	// #2
  401824:	mov	w4, #0x9                   	// #9
  401828:	sub	w0, w0, #0x31
  40182c:	cmp	w0, #0x49
  401830:	b.ls	4018a0 <ferror@plt+0x430>  // b.plast
  401834:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401838:	ldr	x23, [x23, #4056]
  40183c:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401840:	ldr	x0, [x0, #3880]
  401844:	add	x1, x1, #0x1e0
  401848:	ldr	x2, [x23]
  40184c:	ldr	x0, [x0]
  401850:	bl	401460 <fprintf@plt>
  401854:	ldr	x0, [x23]
  401858:	bl	402510 <ferror@plt+0x10a0>
  40185c:	mov	w0, #0x1                   	// #1
  401860:	bl	401180 <exit@plt>
  401864:	mov	x0, #0x10                  	// #16
  401868:	bl	401210 <malloc@plt>
  40186c:	mov	x24, x0
  401870:	cbz	x0, 402044 <ferror@plt+0xbd4>
  401874:	stp	xzr, xzr, [x24]
  401878:	mov	x0, x28
  40187c:	bl	401170 <strlen@plt>
  401880:	add	w0, w0, #0x5
  401884:	sxtw	x0, w0
  401888:	bl	401210 <malloc@plt>
  40188c:	cbz	x0, 402044 <ferror@plt+0xbd4>
  401890:	str	x0, [x24]
  401894:	mov	x1, x28
  401898:	bl	4013b0 <strcpy@plt>
  40189c:	b	401698 <ferror@plt+0x228>
  4018a0:	ldrb	w0, [x28, w0, uxtw]
  4018a4:	adr	x1, 4018b0 <ferror@plt+0x440>
  4018a8:	add	x0, x1, w0, sxtb #2
  4018ac:	br	x0
  4018b0:	str	x5, [sp, #104]
  4018b4:	bl	4024d8 <ferror@plt+0x1068>
  4018b8:	ldr	x3, [x24]
  4018bc:	mov	w4, #0x9                   	// #9
  4018c0:	ldr	x5, [sp, #104]
  4018c4:	nop
  4018c8:	ldrb	w0, [x3, x22]
  4018cc:	add	x22, x22, #0x1
  4018d0:	cbnz	w0, 401828 <ferror@plt+0x3b8>
  4018d4:	b	4017d4 <ferror@plt+0x364>
  4018d8:	ldr	x0, [x20, #4048]
  4018dc:	mov	w6, #0x1                   	// #1
  4018e0:	str	w6, [x0]
  4018e4:	b	4018c8 <ferror@plt+0x458>
  4018e8:	ldr	w0, [x27]
  4018ec:	add	w0, w0, #0x1
  4018f0:	str	w0, [x27]
  4018f4:	b	4018c8 <ferror@plt+0x458>
  4018f8:	ldr	x0, [x20, #4048]
  4018fc:	mov	w6, #0x3                   	// #3
  401900:	str	w6, [x0]
  401904:	b	4018c8 <ferror@plt+0x458>
  401908:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40190c:	mov	w3, #0x1                   	// #1
  401910:	ldr	x0, [x0, #3896]
  401914:	strb	w3, [x0]
  401918:	ldr	x3, [x24]
  40191c:	b	4018c8 <ferror@plt+0x458>
  401920:	str	w4, [x5]
  401924:	b	4018c8 <ferror@plt+0x458>
  401928:	ldr	x0, [x20, #4048]
  40192c:	mov	w6, #0x2                   	// #2
  401930:	str	w6, [x0]
  401934:	b	4018c8 <ferror@plt+0x458>
  401938:	ldr	x0, [x19, #3936]
  40193c:	mov	w6, #0x2                   	// #2
  401940:	str	w6, [x0]
  401944:	b	4018c8 <ferror@plt+0x458>
  401948:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40194c:	ldr	x0, [x0, #3976]
  401950:	strb	wzr, [x0]
  401954:	ldr	x3, [x24]
  401958:	b	4018c8 <ferror@plt+0x458>
  40195c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401960:	mov	w3, #0x1                   	// #1
  401964:	ldr	x0, [x0, #3944]
  401968:	strb	w3, [x0]
  40196c:	ldr	x3, [x24]
  401970:	b	4018c8 <ferror@plt+0x458>
  401974:	ldr	x23, [x23, #4056]
  401978:	ldr	x0, [x23]
  40197c:	bl	402510 <ferror@plt+0x10a0>
  401980:	mov	w0, #0x0                   	// #0
  401984:	bl	401180 <exit@plt>
  401988:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40198c:	mov	w3, #0x1                   	// #1
  401990:	ldr	x0, [x0, #4032]
  401994:	strb	w3, [x0]
  401998:	ldr	x3, [x24]
  40199c:	b	4018c8 <ferror@plt+0x458>
  4019a0:	ldr	x0, [x21, #3952]
  4019a4:	mov	w6, #0x8                   	// #8
  4019a8:	str	w6, [x0]
  4019ac:	b	4018c8 <ferror@plt+0x458>
  4019b0:	ldr	x0, [x21, #3952]
  4019b4:	mov	w6, #0x7                   	// #7
  4019b8:	str	w6, [x0]
  4019bc:	b	4018c8 <ferror@plt+0x458>
  4019c0:	ldr	x0, [x21, #3952]
  4019c4:	mov	w6, #0x6                   	// #6
  4019c8:	str	w6, [x0]
  4019cc:	b	4018c8 <ferror@plt+0x458>
  4019d0:	ldr	x0, [x21, #3952]
  4019d4:	mov	w6, #0x5                   	// #5
  4019d8:	str	w6, [x0]
  4019dc:	b	4018c8 <ferror@plt+0x458>
  4019e0:	ldr	x0, [x21, #3952]
  4019e4:	mov	w6, #0x4                   	// #4
  4019e8:	str	w6, [x0]
  4019ec:	b	4018c8 <ferror@plt+0x458>
  4019f0:	ldr	x0, [x21, #3952]
  4019f4:	mov	w6, #0x3                   	// #3
  4019f8:	str	w6, [x0]
  4019fc:	b	4018c8 <ferror@plt+0x458>
  401a00:	ldr	x0, [x21, #3952]
  401a04:	mov	w6, #0x2                   	// #2
  401a08:	str	w6, [x0]
  401a0c:	b	4018c8 <ferror@plt+0x458>
  401a10:	ldr	x0, [x21, #3952]
  401a14:	mov	w6, #0x1                   	// #1
  401a18:	str	w6, [x0]
  401a1c:	b	4018c8 <ferror@plt+0x458>
  401a20:	mov	w19, #0x1                   	// #1
  401a24:	b	4016f0 <ferror@plt+0x280>
  401a28:	ldr	x25, [x25, #3856]
  401a2c:	ldr	w0, [x25]
  401a30:	cmp	w0, #0x4
  401a34:	b.le	401a40 <ferror@plt+0x5d0>
  401a38:	mov	w0, #0x4                   	// #4
  401a3c:	str	w0, [x25]
  401a40:	ldr	x0, [x20, #4048]
  401a44:	ldr	x1, [x19, #3936]
  401a48:	ldr	w0, [x0]
  401a4c:	ldr	w2, [x1]
  401a50:	cmp	w0, #0x1
  401a54:	b.eq	401d44 <ferror@plt+0x8d4>  // b.none
  401a58:	cmp	w0, #0x3
  401a5c:	b.ne	401c9c <ferror@plt+0x82c>  // b.any
  401a60:	cmp	w2, #0x2
  401a64:	b.eq	402128 <ferror@plt+0xcb8>  // b.none
  401a68:	ldr	x21, [x21, #3952]
  401a6c:	ldr	x1, [x19, #3936]
  401a70:	str	wzr, [x21]
  401a74:	ldr	w1, [x1]
  401a78:	cmp	w1, #0x3
  401a7c:	b.eq	401f00 <ferror@plt+0xa90>  // b.none
  401a80:	ldr	x19, [x19, #3936]
  401a84:	cmp	w0, #0x2
  401a88:	ldr	w1, [x19]
  401a8c:	b.eq	401e40 <ferror@plt+0x9d0>  // b.none
  401a90:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401a94:	cmp	w1, #0x1
  401a98:	ldr	x0, [x0, #4000]
  401a9c:	strb	wzr, [x0]
  401aa0:	b.eq	401cd0 <ferror@plt+0x860>  // b.none
  401aa4:	ldr	x19, [sp, #120]
  401aa8:	cbz	x19, 401d08 <ferror@plt+0x898>
  401aac:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401ab0:	mov	w21, #0x1                   	// #1
  401ab4:	ldr	x20, [x0, #3888]
  401ab8:	b	401adc <ferror@plt+0x66c>
  401abc:	ldrb	w1, [x0, #1]
  401ac0:	cmp	w1, #0x2d
  401ac4:	b.ne	401aec <ferror@plt+0x67c>  // b.any
  401ac8:	ldrb	w1, [x0, #2]
  401acc:	cbnz	w1, 401aec <ferror@plt+0x67c>
  401ad0:	mov	w21, #0x0                   	// #0
  401ad4:	ldr	x19, [x19, #8]
  401ad8:	cbz	x19, 401cd8 <ferror@plt+0x868>
  401adc:	ldr	x0, [x19]
  401ae0:	ldrb	w1, [x0]
  401ae4:	cmp	w1, #0x2d
  401ae8:	b.eq	401abc <ferror@plt+0x64c>  // b.none
  401aec:	ldrb	w1, [x0]
  401af0:	cmp	w1, #0x2d
  401af4:	csel	w1, w21, wzr, eq  // eq = none
  401af8:	cbnz	w1, 401e04 <ferror@plt+0x994>
  401afc:	ldr	w1, [x20]
  401b00:	add	w1, w1, #0x1
  401b04:	str	w1, [x20]
  401b08:	bl	404000 <ferror@plt+0x2b90>
  401b0c:	b	401ad4 <ferror@plt+0x664>
  401b10:	ldr	x28, [sp, #120]
  401b14:	cbz	x28, 401a28 <ferror@plt+0x5b8>
  401b18:	adrp	x22, 407000 <ferror@plt+0x5b90>
  401b1c:	adrp	x24, 407000 <ferror@plt+0x5b90>
  401b20:	add	x22, x22, #0x1f8
  401b24:	add	x24, x24, #0x208
  401b28:	b	401b40 <ferror@plt+0x6d0>
  401b2c:	ldr	x0, [x19, #3936]
  401b30:	mov	w1, #0x2                   	// #2
  401b34:	str	w1, [x0]
  401b38:	ldr	x28, [x28, #8]
  401b3c:	cbz	x28, 401a28 <ferror@plt+0x5b8>
  401b40:	ldr	x27, [x28]
  401b44:	ldrb	w0, [x27]
  401b48:	cmp	w0, #0x2d
  401b4c:	b.ne	401b68 <ferror@plt+0x6f8>  // b.any
  401b50:	ldrb	w0, [x27, #1]
  401b54:	cmp	w0, #0x2d
  401b58:	b.ne	401b68 <ferror@plt+0x6f8>  // b.any
  401b5c:	ldrb	w0, [x27, #2]
  401b60:	cbz	w0, 401a28 <ferror@plt+0x5b8>
  401b64:	nop
  401b68:	mov	x1, x22
  401b6c:	mov	x0, x27
  401b70:	bl	401300 <strcmp@plt>
  401b74:	cbz	w0, 401b2c <ferror@plt+0x6bc>
  401b78:	mov	x1, x24
  401b7c:	mov	x0, x27
  401b80:	bl	401300 <strcmp@plt>
  401b84:	cbnz	w0, 401b98 <ferror@plt+0x728>
  401b88:	ldr	x0, [x20, #4048]
  401b8c:	mov	w1, #0x2                   	// #2
  401b90:	str	w1, [x0]
  401b94:	b	401b38 <ferror@plt+0x6c8>
  401b98:	adrp	x0, 407000 <ferror@plt+0x5b90>
  401b9c:	add	x1, x0, #0x218
  401ba0:	mov	x0, x27
  401ba4:	bl	401300 <strcmp@plt>
  401ba8:	cbnz	w0, 401bbc <ferror@plt+0x74c>
  401bac:	ldr	x0, [x20, #4048]
  401bb0:	mov	w1, #0x1                   	// #1
  401bb4:	str	w1, [x0]
  401bb8:	b	401b38 <ferror@plt+0x6c8>
  401bbc:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401bc0:	mov	x0, x27
  401bc4:	add	x1, x1, #0x228
  401bc8:	bl	401300 <strcmp@plt>
  401bcc:	cbnz	w0, 401be4 <ferror@plt+0x774>
  401bd0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401bd4:	mov	w1, #0x1                   	// #1
  401bd8:	ldr	x0, [x0, #4032]
  401bdc:	strb	w1, [x0]
  401be0:	b	401b38 <ferror@plt+0x6c8>
  401be4:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401be8:	mov	x0, x27
  401bec:	add	x1, x1, #0x230
  401bf0:	bl	401300 <strcmp@plt>
  401bf4:	cbnz	w0, 401c60 <ferror@plt+0x7f0>
  401bf8:	ldr	x0, [x20, #4048]
  401bfc:	mov	w1, #0x3                   	// #3
  401c00:	str	w1, [x0]
  401c04:	b	401b38 <ferror@plt+0x6c8>
  401c08:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401c0c:	mov	x0, x22
  401c10:	add	x1, x1, #0x1c8
  401c14:	bl	4013f0 <strstr@plt>
  401c18:	cbnz	x0, 4017a0 <ferror@plt+0x330>
  401c1c:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401c20:	mov	x0, x22
  401c24:	add	x1, x1, #0x1d0
  401c28:	bl	4013f0 <strstr@plt>
  401c2c:	cbnz	x0, 4017a0 <ferror@plt+0x330>
  401c30:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401c34:	mov	x0, x22
  401c38:	add	x1, x1, #0x1d8
  401c3c:	bl	4013f0 <strstr@plt>
  401c40:	cbnz	x0, 4017a0 <ferror@plt+0x330>
  401c44:	b	4017c0 <ferror@plt+0x350>
  401c48:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401c4c:	mov	x0, x22
  401c50:	add	x1, x1, #0x1b8
  401c54:	bl	4013f0 <strstr@plt>
  401c58:	cbnz	x0, 401780 <ferror@plt+0x310>
  401c5c:	b	40178c <ferror@plt+0x31c>
  401c60:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401c64:	mov	x0, x27
  401c68:	add	x1, x1, #0x238
  401c6c:	bl	401300 <strcmp@plt>
  401c70:	cbz	w0, 401cbc <ferror@plt+0x84c>
  401c74:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401c78:	mov	x0, x27
  401c7c:	add	x1, x1, #0x240
  401c80:	bl	401300 <strcmp@plt>
  401c84:	cbnz	w0, 401f48 <ferror@plt+0xad8>
  401c88:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401c8c:	mov	w1, #0x1                   	// #1
  401c90:	ldr	x0, [x0, #3896]
  401c94:	strb	w1, [x0]
  401c98:	b	401b38 <ferror@plt+0x6c8>
  401c9c:	cmp	w2, #0x2
  401ca0:	b.ne	401a68 <ferror@plt+0x5f8>  // b.any
  401ca4:	ldr	x26, [x26, #3912]
  401ca8:	ldr	w2, [x26]
  401cac:	cbnz	w2, 401fd8 <ferror@plt+0xb68>
  401cb0:	mov	w2, #0x1                   	// #1
  401cb4:	str	w2, [x1]
  401cb8:	b	401a68 <ferror@plt+0x5f8>
  401cbc:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401cc0:	mov	w1, #0x1                   	// #1
  401cc4:	ldr	x0, [x0, #3944]
  401cc8:	strb	w1, [x0]
  401ccc:	b	401b38 <ferror@plt+0x6c8>
  401cd0:	mov	x0, #0x0                   	// #0
  401cd4:	bl	404000 <ferror@plt+0x2b90>
  401cd8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401cdc:	ldr	x0, [x0, #4000]
  401ce0:	ldrb	w0, [x0]
  401ce4:	cbnz	w0, 4020f4 <ferror@plt+0xc84>
  401ce8:	ldr	x19, [sp, #120]
  401cec:	cbz	x19, 401d08 <ferror@plt+0x898>
  401cf0:	ldp	x0, x20, [x19]
  401cf4:	cbz	x0, 401d30 <ferror@plt+0x8c0>
  401cf8:	bl	401340 <free@plt>
  401cfc:	mov	x0, x19
  401d00:	bl	401340 <free@plt>
  401d04:	cbnz	x20, 401d3c <ferror@plt+0x8cc>
  401d08:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401d0c:	ldp	x19, x20, [sp, #16]
  401d10:	ldr	x0, [x0, #3960]
  401d14:	ldp	x21, x22, [sp, #32]
  401d18:	ldr	w0, [x0]
  401d1c:	ldp	x23, x24, [sp, #48]
  401d20:	ldp	x25, x26, [sp, #64]
  401d24:	ldp	x27, x28, [sp, #80]
  401d28:	ldp	x29, x30, [sp], #128
  401d2c:	ret
  401d30:	mov	x0, x19
  401d34:	bl	401340 <free@plt>
  401d38:	cbz	x20, 401d08 <ferror@plt+0x898>
  401d3c:	mov	x19, x20
  401d40:	b	401cf0 <ferror@plt+0x880>
  401d44:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401d48:	ldr	x27, [x0, #3896]
  401d4c:	ldrb	w0, [x27]
  401d50:	cbz	w0, 401d64 <ferror@plt+0x8f4>
  401d54:	ldr	x21, [x21, #3952]
  401d58:	ldr	w0, [x21]
  401d5c:	cmp	w0, #0x2
  401d60:	b.gt	401fac <ferror@plt+0xb3c>
  401d64:	cmp	w2, #0x2
  401d68:	b.ne	401d78 <ferror@plt+0x908>  // b.any
  401d6c:	ldr	x26, [x26, #3912]
  401d70:	ldr	w0, [x26]
  401d74:	cbz	w0, 401fc8 <ferror@plt+0xb58>
  401d78:	ldr	x0, [x19, #3936]
  401d7c:	ldr	w0, [x0]
  401d80:	cmp	w0, #0x3
  401d84:	b.eq	401f00 <ferror@plt+0xa90>  // b.none
  401d88:	ldr	x19, [x19, #3936]
  401d8c:	ldr	w0, [x19]
  401d90:	cmp	w0, #0x1
  401d94:	b.eq	401fe4 <ferror@plt+0xb74>  // b.none
  401d98:	ldr	x19, [sp, #120]
  401d9c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401da0:	mov	w21, #0x1                   	// #1
  401da4:	ldr	x20, [x0, #3888]
  401da8:	cbnz	x19, 401dd0 <ferror@plt+0x960>
  401dac:	b	401d08 <ferror@plt+0x898>
  401db0:	ldrb	w1, [x0, #1]
  401db4:	cmp	w1, #0x2d
  401db8:	b.ne	401de0 <ferror@plt+0x970>  // b.any
  401dbc:	ldrb	w1, [x0, #2]
  401dc0:	cbnz	w1, 401de0 <ferror@plt+0x970>
  401dc4:	mov	w21, #0x0                   	// #0
  401dc8:	ldr	x19, [x19, #8]
  401dcc:	cbz	x19, 401ce8 <ferror@plt+0x878>
  401dd0:	ldr	x0, [x19]
  401dd4:	ldrb	w1, [x0]
  401dd8:	cmp	w1, #0x2d
  401ddc:	b.eq	401db0 <ferror@plt+0x940>  // b.none
  401de0:	ldrb	w1, [x0]
  401de4:	cmp	w1, #0x2d
  401de8:	csel	w1, w21, wzr, eq  // eq = none
  401dec:	cbnz	w1, 401e38 <ferror@plt+0x9c8>
  401df0:	ldr	w1, [x20]
  401df4:	add	w1, w1, #0x1
  401df8:	str	w1, [x20]
  401dfc:	bl	404460 <ferror@plt+0x2ff0>
  401e00:	b	401dc8 <ferror@plt+0x958>
  401e04:	mov	w21, #0x1                   	// #1
  401e08:	b	401ad4 <ferror@plt+0x664>
  401e0c:	adrp	x3, 417000 <ferror@plt+0x15b90>
  401e10:	mov	w2, #0x7                   	// #7
  401e14:	ldr	x0, [x26, #3912]
  401e18:	ldr	x1, [x3, #3920]
  401e1c:	ldr	x24, [sp, #120]
  401e20:	str	wzr, [x0]
  401e24:	str	w2, [x1]
  401e28:	cbnz	x24, 4016c0 <ferror@plt+0x250>
  401e2c:	mov	w27, #0x0                   	// #0
  401e30:	mov	w1, #0x1                   	// #1
  401e34:	b	401748 <ferror@plt+0x2d8>
  401e38:	mov	w21, #0x1                   	// #1
  401e3c:	b	401dc8 <ferror@plt+0x958>
  401e40:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401e44:	cmp	w1, #0x1
  401e48:	ldr	x0, [x0, #4024]
  401e4c:	strb	wzr, [x0]
  401e50:	b.eq	401ebc <ferror@plt+0xa4c>  // b.none
  401e54:	ldr	x19, [sp, #120]
  401e58:	cbz	x19, 401d08 <ferror@plt+0x898>
  401e5c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401e60:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401e64:	mov	w22, #0x1                   	// #1
  401e68:	add	x21, x1, #0x310
  401e6c:	ldr	x23, [x0, #3888]
  401e70:	b	401ea0 <ferror@plt+0xa30>
  401e74:	ldrb	w0, [x20]
  401e78:	cmp	w0, #0x2d
  401e7c:	csel	w0, w22, wzr, eq  // eq = none
  401e80:	cbnz	w0, 401f40 <ferror@plt+0xad0>
  401e84:	ldr	w1, [x23]
  401e88:	mov	x0, x20
  401e8c:	add	w1, w1, #0x1
  401e90:	str	w1, [x23]
  401e94:	bl	404d68 <ferror@plt+0x38f8>
  401e98:	ldr	x19, [x19, #8]
  401e9c:	cbz	x19, 401ec4 <ferror@plt+0xa54>
  401ea0:	ldr	x20, [x19]
  401ea4:	mov	x1, x21
  401ea8:	mov	x0, x20
  401eac:	bl	401300 <strcmp@plt>
  401eb0:	cbnz	w0, 401e74 <ferror@plt+0xa04>
  401eb4:	mov	w22, #0x0                   	// #0
  401eb8:	b	401e98 <ferror@plt+0xa28>
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	bl	404d68 <ferror@plt+0x38f8>
  401ec4:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401ec8:	ldr	x0, [x0, #4024]
  401ecc:	ldrb	w0, [x0]
  401ed0:	cbz	w0, 401ce8 <ferror@plt+0x878>
  401ed4:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401ed8:	ldr	x0, [x0, #3960]
  401edc:	ldr	w1, [x0]
  401ee0:	cmp	w1, #0x1
  401ee4:	b.gt	401ef0 <ferror@plt+0xa80>
  401ee8:	mov	w1, #0x2                   	// #2
  401eec:	str	w1, [x0]
  401ef0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401ef4:	ldr	x0, [x0, #3960]
  401ef8:	ldr	w0, [x0]
  401efc:	bl	401180 <exit@plt>
  401f00:	adrp	x21, 402000 <ferror@plt+0xb90>
  401f04:	add	x21, x21, #0x4a0
  401f08:	mov	x1, x21
  401f0c:	mov	w0, #0x2                   	// #2
  401f10:	bl	4011f0 <signal@plt>
  401f14:	mov	x1, x21
  401f18:	mov	w0, #0xf                   	// #15
  401f1c:	bl	4011f0 <signal@plt>
  401f20:	mov	x1, x21
  401f24:	mov	w0, #0x1                   	// #1
  401f28:	bl	4011f0 <signal@plt>
  401f2c:	ldr	x20, [x20, #4048]
  401f30:	ldr	w0, [x20]
  401f34:	cmp	w0, #0x1
  401f38:	b.ne	401a80 <ferror@plt+0x610>  // b.any
  401f3c:	b	401d88 <ferror@plt+0x918>
  401f40:	mov	w22, #0x1                   	// #1
  401f44:	b	401e98 <ferror@plt+0xa28>
  401f48:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401f4c:	mov	x0, x27
  401f50:	add	x1, x1, #0x248
  401f54:	bl	401300 <strcmp@plt>
  401f58:	cbz	w0, 401fb8 <ferror@plt+0xb48>
  401f5c:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401f60:	mov	x0, x27
  401f64:	add	x1, x1, #0x250
  401f68:	bl	401300 <strcmp@plt>
  401f6c:	cbz	w0, 401ff0 <ferror@plt+0xb80>
  401f70:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401f74:	mov	x0, x27
  401f78:	add	x1, x1, #0x260
  401f7c:	bl	401300 <strcmp@plt>
  401f80:	cbz	w0, 401ff0 <ferror@plt+0xb80>
  401f84:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401f88:	mov	x0, x27
  401f8c:	add	x1, x1, #0x270
  401f90:	bl	401300 <strcmp@plt>
  401f94:	cbnz	w0, 401ff8 <ferror@plt+0xb88>
  401f98:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401f9c:	mov	w1, #0x1                   	// #1
  401fa0:	ldr	x0, [x0, #3872]
  401fa4:	str	w1, [x0]
  401fa8:	b	401b38 <ferror@plt+0x6c8>
  401fac:	mov	w0, #0x2                   	// #2
  401fb0:	str	w0, [x21]
  401fb4:	b	401d64 <ferror@plt+0x8f4>
  401fb8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  401fbc:	ldr	x0, [x0, #3976]
  401fc0:	strb	wzr, [x0]
  401fc4:	b	401b38 <ferror@plt+0x6c8>
  401fc8:	ldr	x0, [x19, #3936]
  401fcc:	mov	w1, #0x1                   	// #1
  401fd0:	str	w1, [x0]
  401fd4:	b	401d88 <ferror@plt+0x918>
  401fd8:	cmp	w0, #0x1
  401fdc:	b.ne	401a68 <ferror@plt+0x5f8>  // b.any
  401fe0:	b	401d78 <ferror@plt+0x908>
  401fe4:	mov	x0, #0x0                   	// #0
  401fe8:	bl	404460 <ferror@plt+0x2ff0>
  401fec:	b	401ce8 <ferror@plt+0x878>
  401ff0:	bl	4024d8 <ferror@plt+0x1068>
  401ff4:	b	401b38 <ferror@plt+0x6c8>
  401ff8:	adrp	x1, 407000 <ferror@plt+0x5b90>
  401ffc:	mov	x0, x27
  402000:	add	x1, x1, #0x280
  402004:	bl	401300 <strcmp@plt>
  402008:	cbz	w0, 402048 <ferror@plt+0xbd8>
  40200c:	adrp	x1, 407000 <ferror@plt+0x5b90>
  402010:	mov	x0, x27
  402014:	add	x1, x1, #0x2d0
  402018:	bl	401300 <strcmp@plt>
  40201c:	cbz	w0, 402048 <ferror@plt+0xbd8>
  402020:	adrp	x1, 407000 <ferror@plt+0x5b90>
  402024:	mov	x0, x27
  402028:	add	x1, x1, #0x2e8
  40202c:	bl	401300 <strcmp@plt>
  402030:	cbnz	w0, 402070 <ferror@plt+0xc00>
  402034:	ldr	x0, [x21, #3952]
  402038:	mov	w1, #0x1                   	// #1
  40203c:	str	w1, [x0]
  402040:	b	401b38 <ferror@plt+0x6c8>
  402044:	bl	402578 <ferror@plt+0x1108>
  402048:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40204c:	mov	x3, x27
  402050:	ldr	x2, [x23, #4056]
  402054:	adrp	x1, 407000 <ferror@plt+0x5b90>
  402058:	ldr	x0, [x0, #3880]
  40205c:	add	x1, x1, #0x298
  402060:	ldr	x2, [x2]
  402064:	ldr	x0, [x0]
  402068:	bl	401460 <fprintf@plt>
  40206c:	b	401b38 <ferror@plt+0x6c8>
  402070:	adrp	x1, 407000 <ferror@plt+0x5b90>
  402074:	mov	x0, x27
  402078:	add	x1, x1, #0x2f0
  40207c:	bl	401300 <strcmp@plt>
  402080:	cbnz	w0, 402094 <ferror@plt+0xc24>
  402084:	ldr	x0, [x21, #3952]
  402088:	mov	w1, #0x9                   	// #9
  40208c:	str	w1, [x0]
  402090:	b	401b38 <ferror@plt+0x6c8>
  402094:	adrp	x1, 407000 <ferror@plt+0x5b90>
  402098:	mov	x0, x27
  40209c:	add	x1, x1, #0x2f8
  4020a0:	bl	401300 <strcmp@plt>
  4020a4:	cbnz	w0, 4020bc <ferror@plt+0xc4c>
  4020a8:	ldr	x1, [x25, #3856]
  4020ac:	ldr	w0, [x1]
  4020b0:	add	w0, w0, #0x1
  4020b4:	str	w0, [x1]
  4020b8:	b	401b38 <ferror@plt+0x6c8>
  4020bc:	adrp	x1, 407000 <ferror@plt+0x5b90>
  4020c0:	mov	x0, x27
  4020c4:	add	x1, x1, #0x308
  4020c8:	bl	401300 <strcmp@plt>
  4020cc:	cbz	w0, 401974 <ferror@plt+0x504>
  4020d0:	adrp	x1, 407000 <ferror@plt+0x5b90>
  4020d4:	mov	x0, x27
  4020d8:	add	x1, x1, #0x310
  4020dc:	mov	x2, #0x2                   	// #2
  4020e0:	bl	401230 <strncmp@plt>
  4020e4:	cbnz	w0, 401b38 <ferror@plt+0x6c8>
  4020e8:	mov	x3, x27
  4020ec:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4020f0:	b	401838 <ferror@plt+0x3c8>
  4020f4:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4020f8:	ldr	x0, [x0, #3976]
  4020fc:	ldrb	w0, [x0]
  402100:	cbz	w0, 401ed4 <ferror@plt+0xa64>
  402104:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402108:	adrp	x0, 406000 <ferror@plt+0x4b90>
  40210c:	mov	x2, #0x70                  	// #112
  402110:	mov	x1, #0x1                   	// #1
  402114:	ldr	x3, [x3, #3880]
  402118:	add	x0, x0, #0x398
  40211c:	ldr	x3, [x3]
  402120:	bl	401380 <fwrite@plt>
  402124:	b	401ed4 <ferror@plt+0xa64>
  402128:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40212c:	adrp	x1, 407000 <ferror@plt+0x5b90>
  402130:	ldr	x23, [x23, #4056]
  402134:	add	x1, x1, #0x318
  402138:	ldr	x0, [x0, #3880]
  40213c:	ldr	x2, [x23]
  402140:	ldr	x0, [x0]
  402144:	bl	401460 <fprintf@plt>
  402148:	mov	w0, #0x1                   	// #1
  40214c:	bl	401180 <exit@plt>
  402150:	mov	x29, #0x0                   	// #0
  402154:	mov	x30, #0x0                   	// #0
  402158:	mov	x5, x0
  40215c:	ldr	x1, [sp]
  402160:	add	x2, sp, #0x8
  402164:	mov	x6, sp
  402168:	movz	x0, #0x0, lsl #48
  40216c:	movk	x0, #0x0, lsl #32
  402170:	movk	x0, #0x40, lsl #16
  402174:	movk	x0, #0x1480
  402178:	movz	x3, #0x0, lsl #48
  40217c:	movk	x3, #0x0, lsl #32
  402180:	movk	x3, #0x40, lsl #16
  402184:	movk	x3, #0x57a0
  402188:	movz	x4, #0x0, lsl #48
  40218c:	movk	x4, #0x0, lsl #32
  402190:	movk	x4, #0x40, lsl #16
  402194:	movk	x4, #0x5820
  402198:	bl	401240 <__libc_start_main@plt>
  40219c:	bl	4012e0 <abort@plt>
  4021a0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4021a4:	ldr	x0, [x0, #3984]
  4021a8:	cbz	x0, 4021b0 <ferror@plt+0xd40>
  4021ac:	b	4012d0 <__gmon_start__@plt>
  4021b0:	ret
  4021b4:	nop
  4021b8:	adrp	x0, 418000 <ferror@plt+0x16b90>
  4021bc:	add	x0, x0, #0x1e0
  4021c0:	adrp	x1, 418000 <ferror@plt+0x16b90>
  4021c4:	add	x1, x1, #0x1e0
  4021c8:	cmp	x1, x0
  4021cc:	b.eq	4021e4 <ferror@plt+0xd74>  // b.none
  4021d0:	adrp	x1, 405000 <ferror@plt+0x3b90>
  4021d4:	ldr	x1, [x1, #2120]
  4021d8:	cbz	x1, 4021e4 <ferror@plt+0xd74>
  4021dc:	mov	x16, x1
  4021e0:	br	x16
  4021e4:	ret
  4021e8:	adrp	x0, 418000 <ferror@plt+0x16b90>
  4021ec:	add	x0, x0, #0x1e0
  4021f0:	adrp	x1, 418000 <ferror@plt+0x16b90>
  4021f4:	add	x1, x1, #0x1e0
  4021f8:	sub	x1, x1, x0
  4021fc:	lsr	x2, x1, #63
  402200:	add	x1, x2, x1, asr #3
  402204:	cmp	xzr, x1, asr #1
  402208:	asr	x1, x1, #1
  40220c:	b.eq	402224 <ferror@plt+0xdb4>  // b.none
  402210:	adrp	x2, 405000 <ferror@plt+0x3b90>
  402214:	ldr	x2, [x2, #2128]
  402218:	cbz	x2, 402224 <ferror@plt+0xdb4>
  40221c:	mov	x16, x2
  402220:	br	x16
  402224:	ret
  402228:	stp	x29, x30, [sp, #-32]!
  40222c:	mov	x29, sp
  402230:	str	x19, [sp, #16]
  402234:	adrp	x19, 418000 <ferror@plt+0x16b90>
  402238:	ldrb	w0, [x19, #480]
  40223c:	cbnz	w0, 40224c <ferror@plt+0xddc>
  402240:	bl	4021b8 <ferror@plt+0xd48>
  402244:	mov	w0, #0x1                   	// #1
  402248:	strb	w0, [x19, #480]
  40224c:	ldr	x19, [sp, #16]
  402250:	ldp	x29, x30, [sp], #32
  402254:	ret
  402258:	b	4021e8 <ferror@plt+0xd78>
  40225c:	nop
  402260:	stp	x29, x30, [sp, #-16]!
  402264:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402268:	mov	x2, #0xeb                  	// #235
  40226c:	mov	x29, sp
  402270:	ldr	x3, [x3, #3880]
  402274:	mov	x1, #0x1                   	// #1
  402278:	adrp	x0, 405000 <ferror@plt+0x3b90>
  40227c:	add	x0, x0, #0x858
  402280:	ldr	x3, [x3]
  402284:	bl	401380 <fwrite@plt>
  402288:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40228c:	ldr	x1, [x0, #3960]
  402290:	ldr	w2, [x1]
  402294:	cmp	w2, #0x2
  402298:	b.gt	4022a4 <ferror@plt+0xe34>
  40229c:	mov	w2, #0x3                   	// #3
  4022a0:	str	w2, [x1]
  4022a4:	ldr	x0, [x0, #3960]
  4022a8:	ldr	w0, [x0]
  4022ac:	bl	401180 <exit@plt>
  4022b0:	stp	x29, x30, [sp, #-176]!
  4022b4:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4022b8:	mov	x29, sp
  4022bc:	ldr	x1, [x1, #3936]
  4022c0:	stp	x19, x20, [sp, #16]
  4022c4:	mov	w19, w0
  4022c8:	stp	x21, x22, [sp, #32]
  4022cc:	ldr	w0, [x1]
  4022d0:	cmp	w0, #0x3
  4022d4:	b.eq	402334 <ferror@plt+0xec4>  // b.none
  4022d8:	adrp	x20, 417000 <ferror@plt+0x15b90>
  4022dc:	ldr	x20, [x20, #3976]
  4022e0:	ldrb	w0, [x20]
  4022e4:	cbz	w0, 402310 <ferror@plt+0xea0>
  4022e8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4022ec:	ldr	x0, [x0, #3912]
  4022f0:	ldr	w4, [x0]
  4022f4:	cmp	w4, #0x0
  4022f8:	b.le	402310 <ferror@plt+0xea0>
  4022fc:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402300:	ldr	x0, [x0, #3888]
  402304:	ldr	w5, [x0]
  402308:	cmp	w4, w5
  40230c:	b.gt	4023cc <ferror@plt+0xf5c>
  402310:	adrp	x1, 417000 <ferror@plt+0x15b90>
  402314:	ldr	x0, [x1, #3960]
  402318:	ldr	w2, [x0]
  40231c:	cmp	w19, w2
  402320:	b.le	402328 <ferror@plt+0xeb8>
  402324:	str	w19, [x0]
  402328:	ldr	x1, [x1, #3960]
  40232c:	ldr	w0, [x1]
  402330:	bl	401180 <exit@plt>
  402334:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402338:	ldr	x0, [x0, #4048]
  40233c:	ldr	w0, [x0]
  402340:	cmp	w0, #0x3
  402344:	b.eq	4022d8 <ferror@plt+0xe68>  // b.none
  402348:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40234c:	ldr	x0, [x0, #4040]
  402350:	ldrb	w0, [x0]
  402354:	cbz	w0, 4022d8 <ferror@plt+0xe68>
  402358:	adrp	x1, 417000 <ferror@plt+0x15b90>
  40235c:	add	x2, sp, #0x30
  402360:	mov	w0, #0x0                   	// #0
  402364:	ldr	x1, [x1, #4008]
  402368:	bl	4011a0 <__xstat64@plt>
  40236c:	cbnz	w0, 4023fc <ferror@plt+0xf8c>
  402370:	adrp	x20, 417000 <ferror@plt+0x15b90>
  402374:	ldr	x0, [x20, #3976]
  402378:	ldrb	w0, [x0]
  40237c:	cbnz	w0, 40246c <ferror@plt+0xffc>
  402380:	adrp	x21, 417000 <ferror@plt+0x15b90>
  402384:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402388:	ldr	x0, [x0, #3904]
  40238c:	ldr	x0, [x0]
  402390:	cbz	x0, 402398 <ferror@plt+0xf28>
  402394:	bl	401200 <fclose@plt>
  402398:	ldr	x0, [x21, #3992]
  40239c:	bl	4011b0 <remove@plt>
  4023a0:	cbz	w0, 4022dc <ferror@plt+0xe6c>
  4023a4:	adrp	x2, 417000 <ferror@plt+0x15b90>
  4023a8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4023ac:	adrp	x1, 405000 <ferror@plt+0x3b90>
  4023b0:	add	x1, x1, #0x978
  4023b4:	ldr	x2, [x2, #4056]
  4023b8:	ldr	x0, [x0, #3880]
  4023bc:	ldr	x2, [x2]
  4023c0:	ldr	x0, [x0]
  4023c4:	bl	401460 <fprintf@plt>
  4023c8:	b	4022dc <ferror@plt+0xe6c>
  4023cc:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4023d0:	adrp	x2, 417000 <ferror@plt+0x15b90>
  4023d4:	sub	w5, w4, w5
  4023d8:	adrp	x1, 405000 <ferror@plt+0x3b90>
  4023dc:	ldr	x2, [x2, #4056]
  4023e0:	add	x1, x1, #0xa88
  4023e4:	ldr	x0, [x0, #3880]
  4023e8:	ldr	x3, [x2]
  4023ec:	ldr	x0, [x0]
  4023f0:	mov	x2, x3
  4023f4:	bl	401460 <fprintf@plt>
  4023f8:	b	402310 <ferror@plt+0xea0>
  4023fc:	adrp	x22, 417000 <ferror@plt+0x15b90>
  402400:	adrp	x21, 417000 <ferror@plt+0x15b90>
  402404:	adrp	x1, 405000 <ferror@plt+0x3b90>
  402408:	add	x1, x1, #0x9b8
  40240c:	ldr	x22, [x22, #4056]
  402410:	adrp	x20, 417000 <ferror@plt+0x15b90>
  402414:	ldr	x21, [x21, #3880]
  402418:	ldr	x2, [x22]
  40241c:	ldr	x0, [x21]
  402420:	bl	401460 <fprintf@plt>
  402424:	ldr	x2, [x22]
  402428:	adrp	x1, 405000 <ferror@plt+0x3b90>
  40242c:	ldr	x0, [x21]
  402430:	add	x1, x1, #0x9f0
  402434:	bl	401460 <fprintf@plt>
  402438:	adrp	x3, 417000 <ferror@plt+0x15b90>
  40243c:	adrp	x1, 405000 <ferror@plt+0x3b90>
  402440:	ldr	x2, [x22]
  402444:	add	x1, x1, #0xa28
  402448:	ldr	x3, [x3, #3992]
  40244c:	ldr	x0, [x21]
  402450:	bl	401460 <fprintf@plt>
  402454:	ldr	x0, [x21]
  402458:	adrp	x1, 405000 <ferror@plt+0x3b90>
  40245c:	ldr	x2, [x22]
  402460:	add	x1, x1, #0xa48
  402464:	bl	401460 <fprintf@plt>
  402468:	b	4022dc <ferror@plt+0xe6c>
  40246c:	adrp	x2, 417000 <ferror@plt+0x15b90>
  402470:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402474:	adrp	x21, 417000 <ferror@plt+0x15b90>
  402478:	adrp	x1, 405000 <ferror@plt+0x3b90>
  40247c:	ldr	x2, [x2, #4056]
  402480:	add	x1, x1, #0x948
  402484:	ldr	x0, [x0, #3880]
  402488:	ldr	x3, [x21, #3992]
  40248c:	ldr	x2, [x2]
  402490:	ldr	x0, [x0]
  402494:	bl	401460 <fprintf@plt>
  402498:	b	402384 <ferror@plt+0xf14>
  40249c:	nop
  4024a0:	stp	x29, x30, [sp, #-16]!
  4024a4:	adrp	x2, 417000 <ferror@plt+0x15b90>
  4024a8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4024ac:	mov	x29, sp
  4024b0:	ldr	x2, [x2, #4056]
  4024b4:	adrp	x1, 405000 <ferror@plt+0x3b90>
  4024b8:	ldr	x0, [x0, #3880]
  4024bc:	add	x1, x1, #0xaf8
  4024c0:	ldr	x2, [x2]
  4024c4:	ldr	x0, [x0]
  4024c8:	bl	401460 <fprintf@plt>
  4024cc:	mov	w0, #0x1                   	// #1
  4024d0:	bl	4022b0 <ferror@plt+0xe40>
  4024d4:	nop
  4024d8:	stp	x29, x30, [sp, #-32]!
  4024dc:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4024e0:	mov	x29, sp
  4024e4:	ldr	x0, [x0, #3880]
  4024e8:	str	x19, [sp, #16]
  4024ec:	ldr	x19, [x0]
  4024f0:	bl	4011c0 <BZ2_bzlibVersion@plt>
  4024f4:	mov	x2, x0
  4024f8:	adrp	x1, 405000 <ferror@plt+0x3b90>
  4024fc:	mov	x0, x19
  402500:	add	x1, x1, #0xb28
  402504:	ldr	x19, [sp, #16]
  402508:	ldp	x29, x30, [sp], #32
  40250c:	b	401460 <fprintf@plt>
  402510:	stp	x29, x30, [sp, #-32]!
  402514:	adrp	x1, 417000 <ferror@plt+0x15b90>
  402518:	mov	x29, sp
  40251c:	ldr	x1, [x1, #3880]
  402520:	stp	x19, x20, [sp, #16]
  402524:	mov	x19, x0
  402528:	ldr	x20, [x1]
  40252c:	bl	4011c0 <BZ2_bzlibVersion@plt>
  402530:	mov	x3, x19
  402534:	mov	x2, x0
  402538:	mov	x0, x20
  40253c:	adrp	x1, 405000 <ferror@plt+0x3b90>
  402540:	ldp	x19, x20, [sp, #16]
  402544:	add	x1, x1, #0xd38
  402548:	ldp	x29, x30, [sp], #32
  40254c:	b	401460 <fprintf@plt>
  402550:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402554:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402558:	adrp	x2, 417000 <ferror@plt+0x15b90>
  40255c:	adrp	x1, 406000 <ferror@plt+0x4b90>
  402560:	ldr	x0, [x0, #3880]
  402564:	add	x1, x1, #0x208
  402568:	ldr	x3, [x3, #3992]
  40256c:	ldr	x2, [x2, #4008]
  402570:	ldr	x0, [x0]
  402574:	b	401460 <fprintf@plt>
  402578:	stp	x29, x30, [sp, #-16]!
  40257c:	adrp	x2, 417000 <ferror@plt+0x15b90>
  402580:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402584:	mov	x29, sp
  402588:	ldr	x2, [x2, #4056]
  40258c:	adrp	x1, 406000 <ferror@plt+0x4b90>
  402590:	ldr	x0, [x0, #3880]
  402594:	add	x1, x1, #0x230
  402598:	ldr	x2, [x2]
  40259c:	ldr	x0, [x0]
  4025a0:	bl	401460 <fprintf@plt>
  4025a4:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4025a8:	ldr	x0, [x0, #3976]
  4025ac:	ldrb	w0, [x0]
  4025b0:	cbnz	w0, 4025bc <ferror@plt+0x114c>
  4025b4:	mov	w0, #0x1                   	// #1
  4025b8:	bl	4022b0 <ferror@plt+0xe40>
  4025bc:	bl	402550 <ferror@plt+0x10e0>
  4025c0:	b	4025b4 <ferror@plt+0x1144>
  4025c4:	nop
  4025c8:	stp	x29, x30, [sp, #-16]!
  4025cc:	adrp	x2, 417000 <ferror@plt+0x15b90>
  4025d0:	adrp	x4, 417000 <ferror@plt+0x15b90>
  4025d4:	mov	x29, sp
  4025d8:	mov	x3, x0
  4025dc:	ldr	x0, [x2, #3880]
  4025e0:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4025e4:	ldr	x4, [x4, #4056]
  4025e8:	add	x1, x1, #0x258
  4025ec:	ldr	x0, [x0]
  4025f0:	ldr	x2, [x4]
  4025f4:	bl	401460 <fprintf@plt>
  4025f8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4025fc:	ldr	x0, [x0, #3976]
  402600:	ldrb	w0, [x0]
  402604:	cbnz	w0, 402610 <ferror@plt+0x11a0>
  402608:	mov	w0, #0x3                   	// #3
  40260c:	bl	4022b0 <ferror@plt+0xe40>
  402610:	bl	402550 <ferror@plt+0x10e0>
  402614:	b	402608 <ferror@plt+0x1198>
  402618:	stp	x29, x30, [sp, #-32]!
  40261c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402620:	adrp	x1, 406000 <ferror@plt+0x4b90>
  402624:	mov	x29, sp
  402628:	ldr	x0, [x0, #3880]
  40262c:	add	x1, x1, #0x2d0
  402630:	ldr	x0, [x0]
  402634:	str	x19, [sp, #16]
  402638:	adrp	x19, 417000 <ferror@plt+0x15b90>
  40263c:	ldr	x19, [x19, #4056]
  402640:	ldr	x2, [x19]
  402644:	bl	401460 <fprintf@plt>
  402648:	ldr	x0, [x19]
  40264c:	bl	401190 <perror@plt>
  402650:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402654:	ldr	x0, [x0, #3976]
  402658:	ldrb	w0, [x0]
  40265c:	cbnz	w0, 402668 <ferror@plt+0x11f8>
  402660:	mov	w0, #0x1                   	// #1
  402664:	bl	4022b0 <ferror@plt+0xe40>
  402668:	bl	402550 <ferror@plt+0x10e0>
  40266c:	b	402660 <ferror@plt+0x11f0>
  402670:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402674:	adrp	x0, 406000 <ferror@plt+0x4b90>
  402678:	mov	x2, #0xf0                  	// #240
  40267c:	add	x0, x0, #0x318
  402680:	ldr	x3, [x3, #3880]
  402684:	mov	x1, #0x1                   	// #1
  402688:	ldr	x3, [x3]
  40268c:	b	401380 <fwrite@plt>
  402690:	stp	x29, x30, [sp, #-32]!
  402694:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402698:	adrp	x1, 417000 <ferror@plt+0x15b90>
  40269c:	mov	x29, sp
  4026a0:	stp	x19, x20, [sp, #16]
  4026a4:	adrp	x19, 417000 <ferror@plt+0x15b90>
  4026a8:	ldr	x2, [x19, #4048]
  4026ac:	ldr	x0, [x0, #3880]
  4026b0:	ldr	x1, [x1, #4056]
  4026b4:	ldr	w2, [x2]
  4026b8:	ldr	x0, [x0]
  4026bc:	cmp	w2, #0x1
  4026c0:	ldr	x2, [x1]
  4026c4:	b.eq	4026fc <ferror@plt+0x128c>  // b.none
  4026c8:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4026cc:	add	x1, x1, #0x780
  4026d0:	bl	401460 <fprintf@plt>
  4026d4:	adrp	x20, 417000 <ferror@plt+0x15b90>
  4026d8:	ldr	x20, [x20, #3976]
  4026dc:	ldrb	w0, [x20]
  4026e0:	cbnz	w0, 40270c <ferror@plt+0x129c>
  4026e4:	ldr	x19, [x19, #4048]
  4026e8:	ldr	w0, [x19]
  4026ec:	cmp	w0, #0x1
  4026f0:	b.eq	402730 <ferror@plt+0x12c0>  // b.none
  4026f4:	mov	w0, #0x2                   	// #2
  4026f8:	bl	4022b0 <ferror@plt+0xe40>
  4026fc:	adrp	x1, 406000 <ferror@plt+0x4b90>
  402700:	add	x1, x1, #0x410
  402704:	bl	401460 <fprintf@plt>
  402708:	b	4026d4 <ferror@plt+0x1264>
  40270c:	bl	402550 <ferror@plt+0x10e0>
  402710:	ldr	x19, [x19, #4048]
  402714:	ldr	w0, [x19]
  402718:	cmp	w0, #0x1
  40271c:	b.eq	402730 <ferror@plt+0x12c0>  // b.none
  402720:	ldrb	w0, [x20]
  402724:	cbz	w0, 4026f4 <ferror@plt+0x1284>
  402728:	bl	402670 <ferror@plt+0x1200>
  40272c:	b	4026f4 <ferror@plt+0x1284>
  402730:	mov	w0, #0x3                   	// #3
  402734:	bl	4022b0 <ferror@plt+0xe40>
  402738:	stp	x29, x30, [sp, #-16]!
  40273c:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402740:	mov	x2, x0
  402744:	mov	x29, sp
  402748:	ldr	x0, [x3, #3880]
  40274c:	adrp	x1, 406000 <ferror@plt+0x4b90>
  402750:	mov	w3, #0x400                 	// #1024
  402754:	add	x1, x1, #0xb68
  402758:	ldr	x0, [x0]
  40275c:	bl	401460 <fprintf@plt>
  402760:	adrp	x1, 417000 <ferror@plt+0x15b90>
  402764:	ldr	x1, [x1, #3960]
  402768:	ldr	w0, [x1]
  40276c:	cmp	w0, #0x0
  402770:	b.gt	402780 <ferror@plt+0x1310>
  402774:	mov	w2, #0x1                   	// #1
  402778:	mov	w0, w2
  40277c:	str	w2, [x1]
  402780:	bl	401180 <exit@plt>
  402784:	nop
  402788:	stp	x29, x30, [sp, #-32]!
  40278c:	mov	x29, sp
  402790:	stp	x19, x20, [sp, #16]
  402794:	mov	x19, x1
  402798:	mov	x20, x0
  40279c:	mov	x0, x1
  4027a0:	bl	401170 <strlen@plt>
  4027a4:	cmp	x0, #0x400
  4027a8:	b.hi	4027cc <ferror@plt+0x135c>  // b.pmore
  4027ac:	mov	x1, x19
  4027b0:	mov	x0, x20
  4027b4:	mov	x2, #0x400                 	// #1024
  4027b8:	bl	401410 <strncpy@plt>
  4027bc:	strb	wzr, [x20, #1024]
  4027c0:	ldp	x19, x20, [sp, #16]
  4027c4:	ldp	x29, x30, [sp], #32
  4027c8:	ret
  4027cc:	mov	x0, x19
  4027d0:	bl	402738 <ferror@plt+0x12c8>
  4027d4:	nop
  4027d8:	stp	x29, x30, [sp, #-112]!
  4027dc:	mov	x29, sp
  4027e0:	stp	x21, x22, [sp, #32]
  4027e4:	mov	x21, x0
  4027e8:	mov	x0, x1
  4027ec:	bl	401430 <getenv@plt>
  4027f0:	cbz	x0, 402a84 <ferror@plt+0x1614>
  4027f4:	stp	x25, x26, [sp, #64]
  4027f8:	mov	x26, x0
  4027fc:	stp	x27, x28, [sp, #80]
  402800:	ldrb	w28, [x0]
  402804:	cbz	w28, 402a7c <ferror@plt+0x160c>
  402808:	adrp	x22, 417000 <ferror@plt+0x15b90>
  40280c:	stp	x19, x20, [sp, #16]
  402810:	mov	w20, #0x1                   	// #1
  402814:	stp	x23, x24, [sp, #48]
  402818:	bl	401310 <__ctype_b_loc@plt>
  40281c:	mov	x19, x0
  402820:	ldr	x24, [x22, #3864]
  402824:	mov	x23, x24
  402828:	ldr	x0, [x19]
  40282c:	ubfiz	x1, x28, #1, #8
  402830:	ldrh	w1, [x0, x1]
  402834:	tbz	w1, #13, 40284c <ferror@plt+0x13dc>
  402838:	ldrb	w1, [x26, #1]!
  40283c:	ubfiz	x2, x1, #1, #8
  402840:	ldrh	w2, [x0, x2]
  402844:	tbnz	w2, #13, 402838 <ferror@plt+0x13c8>
  402848:	cbz	w1, 402a74 <ferror@plt+0x1604>
  40284c:	add	x1, x26, #0x1
  402850:	sub	w3, w20, w1
  402854:	nop
  402858:	ldrb	w2, [x1]
  40285c:	add	w4, w3, w1
  402860:	mov	x27, x1
  402864:	cbz	w2, 402878 <ferror@plt+0x1408>
  402868:	ubfiz	x2, x2, #1, #8
  40286c:	add	x1, x1, #0x1
  402870:	ldrh	w2, [x0, x2]
  402874:	tbz	w2, #13, 402858 <ferror@plt+0x13e8>
  402878:	cmp	w4, #0x400
  40287c:	add	x0, x26, #0xf
  402880:	mov	w1, #0x400                 	// #1024
  402884:	sub	x0, x0, x24
  402888:	csel	w4, w4, w1, le
  40288c:	cmp	x0, #0x1e
  402890:	sub	w1, w4, #0x1
  402894:	ccmp	w1, #0xe, #0x0, hi  // hi = pmore
  402898:	b.ls	402ad0 <ferror@plt+0x1660>  // b.plast
  40289c:	ldr	x1, [x22, #3864]
  4028a0:	and	x2, x4, #0xfffffff0
  4028a4:	mov	x0, #0x0                   	// #0
  4028a8:	ldr	q0, [x26, x0]
  4028ac:	str	q0, [x0, x1]
  4028b0:	add	x0, x0, #0x10
  4028b4:	cmp	x0, x2
  4028b8:	b.ne	4028a8 <ferror@plt+0x1438>  // b.any
  4028bc:	tst	x4, #0xf
  4028c0:	and	w0, w4, #0xfffffff0
  4028c4:	b.eq	4029f0 <ferror@plt+0x1580>  // b.none
  4028c8:	ldrb	w3, [x26, w0, uxtw]
  4028cc:	add	w2, w0, #0x1
  4028d0:	strb	w3, [x1, w0, sxtw]
  4028d4:	cmp	w4, w2
  4028d8:	b.le	4029f0 <ferror@plt+0x1580>
  4028dc:	ldrb	w5, [x26, w2, sxtw]
  4028e0:	add	w3, w0, #0x2
  4028e4:	strb	w5, [x1, w2, sxtw]
  4028e8:	cmp	w4, w3
  4028ec:	b.le	4029f0 <ferror@plt+0x1580>
  4028f0:	ldrb	w5, [x26, w3, sxtw]
  4028f4:	add	w2, w0, #0x3
  4028f8:	strb	w5, [x1, w3, sxtw]
  4028fc:	cmp	w4, w2
  402900:	b.le	4029f0 <ferror@plt+0x1580>
  402904:	ldrb	w5, [x26, w2, sxtw]
  402908:	add	w3, w0, #0x4
  40290c:	strb	w5, [x1, w2, sxtw]
  402910:	cmp	w4, w3
  402914:	b.le	4029f0 <ferror@plt+0x1580>
  402918:	ldrb	w5, [x26, w3, sxtw]
  40291c:	add	w2, w0, #0x5
  402920:	strb	w5, [x1, w3, sxtw]
  402924:	cmp	w4, w2
  402928:	b.le	4029f0 <ferror@plt+0x1580>
  40292c:	ldrb	w5, [x26, w2, sxtw]
  402930:	add	w3, w0, #0x6
  402934:	strb	w5, [x1, w2, sxtw]
  402938:	cmp	w4, w3
  40293c:	b.le	4029f0 <ferror@plt+0x1580>
  402940:	ldrb	w5, [x26, w3, sxtw]
  402944:	add	w2, w0, #0x7
  402948:	strb	w5, [x1, w3, sxtw]
  40294c:	cmp	w4, w2
  402950:	b.le	4029f0 <ferror@plt+0x1580>
  402954:	ldrb	w5, [x26, w2, sxtw]
  402958:	add	w3, w0, #0x8
  40295c:	strb	w5, [x1, w2, sxtw]
  402960:	cmp	w4, w3
  402964:	b.le	4029f0 <ferror@plt+0x1580>
  402968:	ldr	x1, [x22, #3864]
  40296c:	add	w2, w0, #0x9
  402970:	ldrb	w5, [x26, w3, sxtw]
  402974:	cmp	w4, w2
  402978:	strb	w5, [x1, w3, sxtw]
  40297c:	b.le	4029f0 <ferror@plt+0x1580>
  402980:	ldrb	w5, [x26, w2, sxtw]
  402984:	add	w3, w0, #0xa
  402988:	strb	w5, [x1, w2, sxtw]
  40298c:	cmp	w4, w3
  402990:	b.le	4029f0 <ferror@plt+0x1580>
  402994:	ldrb	w5, [x26, w3, sxtw]
  402998:	add	w2, w0, #0xb
  40299c:	strb	w5, [x1, w3, sxtw]
  4029a0:	cmp	w4, w2
  4029a4:	b.le	4029f0 <ferror@plt+0x1580>
  4029a8:	ldrb	w5, [x26, w2, sxtw]
  4029ac:	add	w3, w0, #0xc
  4029b0:	strb	w5, [x1, w2, sxtw]
  4029b4:	cmp	w4, w3
  4029b8:	b.le	4029f0 <ferror@plt+0x1580>
  4029bc:	ldrb	w5, [x26, w3, sxtw]
  4029c0:	add	w2, w0, #0xd
  4029c4:	strb	w5, [x1, w3, sxtw]
  4029c8:	cmp	w4, w2
  4029cc:	b.le	4029f0 <ferror@plt+0x1580>
  4029d0:	ldrb	w3, [x26, w2, sxtw]
  4029d4:	add	w0, w0, #0xe
  4029d8:	strb	w3, [x1, w2, sxtw]
  4029dc:	cmp	w4, w0
  4029e0:	b.le	4029f0 <ferror@plt+0x1580>
  4029e4:	ldrb	w2, [x26, w0, sxtw]
  4029e8:	strb	w2, [x1, w0, sxtw]
  4029ec:	nop
  4029f0:	ldr	x28, [x22, #3864]
  4029f4:	strb	wzr, [x28, w4, sxtw]
  4029f8:	ldr	x26, [x21]
  4029fc:	mov	x2, x26
  402a00:	cbz	x26, 402a90 <ferror@plt+0x1620>
  402a04:	nop
  402a08:	mov	x28, x2
  402a0c:	ldr	x2, [x2, #8]
  402a10:	cbnz	x2, 402a08 <ferror@plt+0x1598>
  402a14:	mov	x0, #0x10                  	// #16
  402a18:	bl	401210 <malloc@plt>
  402a1c:	mov	x25, x0
  402a20:	cbz	x0, 402af0 <ferror@plt+0x1680>
  402a24:	ldr	x1, [x22, #3864]
  402a28:	stp	xzr, xzr, [x0]
  402a2c:	mov	x0, x1
  402a30:	str	x1, [sp, #104]
  402a34:	bl	401170 <strlen@plt>
  402a38:	mov	x2, x0
  402a3c:	add	w0, w0, #0x5
  402a40:	str	x2, [sp, #96]
  402a44:	bl	401210 <malloc@plt>
  402a48:	cbz	x0, 402af0 <ferror@plt+0x1680>
  402a4c:	ldp	x2, x1, [sp, #96]
  402a50:	str	x0, [x25]
  402a54:	add	x2, x2, #0x1
  402a58:	bl	401160 <memcpy@plt>
  402a5c:	str	x25, [x28, #8]
  402a60:	str	x26, [x21]
  402a64:	ldrb	w28, [x27]
  402a68:	cbz	w28, 402a74 <ferror@plt+0x1604>
  402a6c:	mov	x26, x27
  402a70:	b	402828 <ferror@plt+0x13b8>
  402a74:	ldp	x19, x20, [sp, #16]
  402a78:	ldp	x23, x24, [sp, #48]
  402a7c:	ldp	x25, x26, [sp, #64]
  402a80:	ldp	x27, x28, [sp, #80]
  402a84:	ldp	x21, x22, [sp, #32]
  402a88:	ldp	x29, x30, [sp], #112
  402a8c:	ret
  402a90:	mov	x0, #0x10                  	// #16
  402a94:	bl	401210 <malloc@plt>
  402a98:	mov	x26, x0
  402a9c:	cbz	x0, 402af0 <ferror@plt+0x1680>
  402aa0:	stp	xzr, xzr, [x0]
  402aa4:	mov	x0, x28
  402aa8:	bl	401170 <strlen@plt>
  402aac:	mov	x25, x0
  402ab0:	add	w0, w0, #0x5
  402ab4:	bl	401210 <malloc@plt>
  402ab8:	cbz	x0, 402af0 <ferror@plt+0x1680>
  402abc:	str	x0, [x26]
  402ac0:	add	x2, x25, #0x1
  402ac4:	mov	x1, x28
  402ac8:	bl	401160 <memcpy@plt>
  402acc:	b	402a60 <ferror@plt+0x15f0>
  402ad0:	mov	x0, #0x0                   	// #0
  402ad4:	nop
  402ad8:	ldrb	w1, [x26, x0]
  402adc:	strb	w1, [x0, x23]
  402ae0:	add	x0, x0, #0x1
  402ae4:	cmp	w4, w0
  402ae8:	b.gt	402ad8 <ferror@plt+0x1668>
  402aec:	b	4029f0 <ferror@plt+0x1580>
  402af0:	bl	402578 <ferror@plt+0x1108>
  402af4:	nop
  402af8:	mov	x12, #0x27a0                	// #10144
  402afc:	sub	sp, sp, x12
  402b00:	stp	x29, x30, [sp]
  402b04:	mov	x29, sp
  402b08:	stp	x19, x20, [sp, #16]
  402b0c:	stp	x21, x22, [sp, #32]
  402b10:	stp	x23, x24, [sp, #48]
  402b14:	mov	x23, x0
  402b18:	stp	x25, x26, [sp, #64]
  402b1c:	stp	x27, x28, [sp, #80]
  402b20:	str	wzr, [sp, #132]
  402b24:	bl	401470 <ferror@plt>
  402b28:	cbnz	w0, 402e28 <ferror@plt+0x19b8>
  402b2c:	adrp	x25, 417000 <ferror@plt+0x15b90>
  402b30:	adrp	x24, 417000 <ferror@plt+0x15b90>
  402b34:	ldr	w5, [sp, #132]
  402b38:	mov	w22, w0
  402b3c:	ldr	x25, [x25, #3896]
  402b40:	mov	x0, #0x1418                	// #5144
  402b44:	ldr	x26, [x24, #3856]
  402b48:	add	x21, sp, #0x90
  402b4c:	add	x19, sp, #0x7c
  402b50:	add	x28, sp, #0x84
  402b54:	add	x20, sp, x0
  402b58:	add	x0, sp, #0x88
  402b5c:	str	x0, [sp, #104]
  402b60:	ldrb	w3, [x25]
  402b64:	mov	x4, x21
  402b68:	ldr	w2, [x26]
  402b6c:	mov	x1, x23
  402b70:	mov	x0, x19
  402b74:	bl	401400 <BZ2_bzReadOpen@plt>
  402b78:	mov	x27, x0
  402b7c:	cbz	x0, 402d8c <ferror@plt+0x191c>
  402b80:	ldr	w0, [sp, #124]
  402b84:	cbnz	w0, 402d8c <ferror@plt+0x191c>
  402b88:	add	w22, w22, #0x1
  402b8c:	nop
  402b90:	mov	x2, x20
  402b94:	mov	x1, x27
  402b98:	mov	x0, x19
  402b9c:	mov	w3, #0x1388                	// #5000
  402ba0:	bl	401440 <BZ2_bzRead@plt>
  402ba4:	ldr	w2, [sp, #124]
  402ba8:	cmn	w2, #0x5
  402bac:	b.eq	402d8c <ferror@plt+0x191c>  // b.none
  402bb0:	cbz	w2, 402b90 <ferror@plt+0x1720>
  402bb4:	cmp	w2, #0x4
  402bb8:	b.ne	402d8c <ferror@plt+0x191c>  // b.any
  402bbc:	ldr	x2, [sp, #104]
  402bc0:	mov	x0, x19
  402bc4:	mov	x3, x28
  402bc8:	mov	x1, x27
  402bcc:	bl	401350 <BZ2_bzReadGetUnused@plt>
  402bd0:	ldr	w0, [sp, #124]
  402bd4:	cbnz	w0, 402f64 <ferror@plt+0x1af4>
  402bd8:	ldr	w3, [sp, #132]
  402bdc:	ldr	x2, [sp, #136]
  402be0:	cmp	w3, #0x0
  402be4:	b.le	402d50 <ferror@plt+0x18e0>
  402be8:	add	x0, x21, #0xf
  402bec:	sub	w4, w3, #0x1
  402bf0:	sub	x0, x0, x2
  402bf4:	cmp	x0, #0x1e
  402bf8:	ccmp	w4, #0xe, #0x0, hi  // hi = pmore
  402bfc:	b.ls	402f18 <ferror@plt+0x1aa8>  // b.plast
  402c00:	lsr	w5, w3, #4
  402c04:	mov	x0, x2
  402c08:	mov	x4, x21
  402c0c:	add	x5, x2, w5, uxtw #4
  402c10:	ldr	q0, [x0], #16
  402c14:	str	q0, [x4], #16
  402c18:	cmp	x0, x5
  402c1c:	b.ne	402c10 <ferror@plt+0x17a0>  // b.any
  402c20:	tst	x3, #0xf
  402c24:	and	w0, w3, #0xfffffff0
  402c28:	b.eq	402d50 <ferror@plt+0x18e0>  // b.none
  402c2c:	ldrb	w5, [x2, w0, uxtw]
  402c30:	add	w4, w0, #0x1
  402c34:	strb	w5, [x21, w0, sxtw]
  402c38:	cmp	w3, w4
  402c3c:	b.le	402d50 <ferror@plt+0x18e0>
  402c40:	ldrb	w6, [x2, w4, sxtw]
  402c44:	add	w5, w0, #0x2
  402c48:	strb	w6, [x21, w4, sxtw]
  402c4c:	cmp	w3, w5
  402c50:	b.le	402d50 <ferror@plt+0x18e0>
  402c54:	ldrb	w6, [x2, w5, sxtw]
  402c58:	add	w4, w0, #0x3
  402c5c:	strb	w6, [x21, w5, sxtw]
  402c60:	cmp	w3, w4
  402c64:	b.le	402d50 <ferror@plt+0x18e0>
  402c68:	ldrb	w6, [x2, w4, sxtw]
  402c6c:	add	w5, w0, #0x4
  402c70:	strb	w6, [x21, w4, sxtw]
  402c74:	cmp	w3, w5
  402c78:	b.le	402d50 <ferror@plt+0x18e0>
  402c7c:	ldrb	w6, [x2, w5, sxtw]
  402c80:	add	w4, w0, #0x5
  402c84:	strb	w6, [x21, w5, sxtw]
  402c88:	cmp	w3, w4
  402c8c:	b.le	402d50 <ferror@plt+0x18e0>
  402c90:	ldrb	w6, [x2, w4, sxtw]
  402c94:	add	w5, w0, #0x6
  402c98:	strb	w6, [x21, w4, sxtw]
  402c9c:	cmp	w3, w5
  402ca0:	b.le	402d50 <ferror@plt+0x18e0>
  402ca4:	ldrb	w6, [x2, w5, sxtw]
  402ca8:	add	w4, w0, #0x7
  402cac:	strb	w6, [x21, w5, sxtw]
  402cb0:	cmp	w3, w4
  402cb4:	b.le	402d50 <ferror@plt+0x18e0>
  402cb8:	ldrb	w6, [x2, w4, sxtw]
  402cbc:	add	w5, w0, #0x8
  402cc0:	strb	w6, [x21, w4, sxtw]
  402cc4:	cmp	w3, w5
  402cc8:	b.le	402d50 <ferror@plt+0x18e0>
  402ccc:	ldrb	w6, [x2, w5, sxtw]
  402cd0:	add	w4, w0, #0x9
  402cd4:	strb	w6, [x21, w5, sxtw]
  402cd8:	cmp	w3, w4
  402cdc:	b.le	402d50 <ferror@plt+0x18e0>
  402ce0:	ldrb	w6, [x2, w4, sxtw]
  402ce4:	add	w5, w0, #0xa
  402ce8:	strb	w6, [x21, w4, sxtw]
  402cec:	cmp	w3, w5
  402cf0:	b.le	402d50 <ferror@plt+0x18e0>
  402cf4:	ldrb	w6, [x2, w5, sxtw]
  402cf8:	add	w4, w0, #0xb
  402cfc:	strb	w6, [x21, w5, sxtw]
  402d00:	cmp	w3, w4
  402d04:	b.le	402d50 <ferror@plt+0x18e0>
  402d08:	ldrb	w6, [x2, w4, sxtw]
  402d0c:	add	w5, w0, #0xc
  402d10:	strb	w6, [x21, w4, sxtw]
  402d14:	cmp	w3, w5
  402d18:	b.le	402d50 <ferror@plt+0x18e0>
  402d1c:	ldrb	w6, [x2, w5, sxtw]
  402d20:	add	w4, w0, #0xd
  402d24:	strb	w6, [x21, w5, sxtw]
  402d28:	cmp	w3, w4
  402d2c:	b.le	402d50 <ferror@plt+0x18e0>
  402d30:	ldrb	w5, [x2, w4, sxtw]
  402d34:	add	w0, w0, #0xe
  402d38:	strb	w5, [x21, w4, sxtw]
  402d3c:	cmp	w3, w0
  402d40:	b.le	402d50 <ferror@plt+0x18e0>
  402d44:	ldrb	w2, [x2, w0, sxtw]
  402d48:	strb	w2, [x21, w0, sxtw]
  402d4c:	nop
  402d50:	mov	x0, x19
  402d54:	mov	x1, x27
  402d58:	bl	401220 <BZ2_bzReadClose@plt>
  402d5c:	ldr	w0, [sp, #124]
  402d60:	cbnz	w0, 402f64 <ferror@plt+0x1af4>
  402d64:	ldr	w5, [sp, #132]
  402d68:	cbnz	w5, 402b60 <ferror@plt+0x16f0>
  402d6c:	mov	x0, x23
  402d70:	bl	401260 <fgetc@plt>
  402d74:	cmn	w0, #0x1
  402d78:	b.eq	402eb0 <ferror@plt+0x1a40>  // b.none
  402d7c:	mov	x1, x23
  402d80:	bl	401360 <ungetc@plt>
  402d84:	ldr	w5, [sp, #132]
  402d88:	b	402b60 <ferror@plt+0x16f0>
  402d8c:	add	x0, sp, #0x80
  402d90:	mov	x1, x27
  402d94:	bl	401220 <BZ2_bzReadClose@plt>
  402d98:	ldr	x24, [x24, #3856]
  402d9c:	ldr	w0, [x24]
  402da0:	cbz	w0, 402e80 <ferror@plt+0x1a10>
  402da4:	ldr	w0, [sp, #124]
  402da8:	cmn	w0, #0x5
  402dac:	b.eq	402e44 <ferror@plt+0x19d4>  // b.none
  402db0:	cmn	w0, #0x4
  402db4:	b.ge	402e08 <ferror@plt+0x1998>  // b.tcont
  402db8:	cmn	w0, #0x7
  402dbc:	b.ne	402e20 <ferror@plt+0x19b0>  // b.any
  402dc0:	adrp	x0, 406000 <ferror@plt+0x4b90>
  402dc4:	add	x0, x0, #0xc38
  402dc8:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402dcc:	mov	x2, #0x17                  	// #23
  402dd0:	ldr	x3, [x3, #3880]
  402dd4:	mov	x1, #0x1                   	// #1
  402dd8:	ldr	x3, [x3]
  402ddc:	bl	401380 <fwrite@plt>
  402de0:	mov	w0, #0x0                   	// #0
  402de4:	mov	x12, #0x27a0                	// #10144
  402de8:	ldp	x29, x30, [sp]
  402dec:	ldp	x19, x20, [sp, #16]
  402df0:	ldp	x21, x22, [sp, #32]
  402df4:	ldp	x23, x24, [sp, #48]
  402df8:	ldp	x25, x26, [sp, #64]
  402dfc:	ldp	x27, x28, [sp, #80]
  402e00:	add	sp, sp, x12
  402e04:	ret
  402e08:	b.ne	402e2c <ferror@plt+0x19bc>  // b.any
  402e0c:	adrp	x0, 406000 <ferror@plt+0x4b90>
  402e10:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402e14:	add	x0, x0, #0xc10
  402e18:	mov	x2, #0x23                  	// #35
  402e1c:	b	402dd0 <ferror@plt+0x1960>
  402e20:	cmn	w0, #0x6
  402e24:	b.ne	402e38 <ferror@plt+0x19c8>  // b.any
  402e28:	bl	402618 <ferror@plt+0x11a8>
  402e2c:	cmn	w0, #0x3
  402e30:	b.ne	402f58 <ferror@plt+0x1ae8>  // b.any
  402e34:	bl	402578 <ferror@plt+0x1108>
  402e38:	cmn	w0, #0x9
  402e3c:	b.ne	402f58 <ferror@plt+0x1ae8>  // b.any
  402e40:	bl	402260 <ferror@plt+0xdf0>
  402e44:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402e48:	ldr	x0, [x0, #3968]
  402e4c:	ldr	x0, [x0]
  402e50:	cmp	x0, x23
  402e54:	b.eq	402e60 <ferror@plt+0x19f0>  // b.none
  402e58:	mov	x0, x23
  402e5c:	bl	401200 <fclose@plt>
  402e60:	cmp	w22, #0x1
  402e64:	b.eq	402f44 <ferror@plt+0x1ad4>  // b.none
  402e68:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402e6c:	ldr	x0, [x0, #3976]
  402e70:	ldrb	w0, [x0]
  402e74:	cbnz	w0, 402ef0 <ferror@plt+0x1a80>
  402e78:	mov	w0, #0x1                   	// #1
  402e7c:	b	402de4 <ferror@plt+0x1974>
  402e80:	adrp	x2, 417000 <ferror@plt+0x15b90>
  402e84:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402e88:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402e8c:	adrp	x1, 406000 <ferror@plt+0x4b90>
  402e90:	ldr	x2, [x2, #4056]
  402e94:	add	x1, x1, #0xc00
  402e98:	ldr	x0, [x0, #3880]
  402e9c:	ldr	x3, [x3, #4008]
  402ea0:	ldr	x2, [x2]
  402ea4:	ldr	x0, [x0]
  402ea8:	bl	401460 <fprintf@plt>
  402eac:	b	402da4 <ferror@plt+0x1934>
  402eb0:	mov	x0, x23
  402eb4:	bl	401470 <ferror@plt>
  402eb8:	cbnz	w0, 402e28 <ferror@plt+0x19b8>
  402ebc:	mov	x0, x23
  402ec0:	bl	401200 <fclose@plt>
  402ec4:	cmn	w0, #0x1
  402ec8:	b.eq	402e28 <ferror@plt+0x19b8>  // b.none
  402ecc:	ldr	x24, [x24, #3856]
  402ed0:	ldr	w0, [x24]
  402ed4:	cmp	w0, #0x1
  402ed8:	b.le	402e78 <ferror@plt+0x1a08>
  402edc:	adrp	x0, 406000 <ferror@plt+0x4b90>
  402ee0:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402ee4:	add	x0, x0, #0xbf8
  402ee8:	mov	x2, #0x5                   	// #5
  402eec:	b	402f00 <ferror@plt+0x1a90>
  402ef0:	adrp	x0, 406000 <ferror@plt+0x4b90>
  402ef4:	add	x0, x0, #0xc80
  402ef8:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402efc:	mov	x2, #0x23                  	// #35
  402f00:	ldr	x3, [x3, #3880]
  402f04:	mov	x1, #0x1                   	// #1
  402f08:	ldr	x3, [x3]
  402f0c:	bl	401380 <fwrite@plt>
  402f10:	mov	w0, #0x1                   	// #1
  402f14:	b	402de4 <ferror@plt+0x1974>
  402f18:	mov	w3, w4
  402f1c:	sub	x2, x2, #0x1
  402f20:	add	x3, x3, #0x2
  402f24:	mov	x0, #0x1                   	// #1
  402f28:	add	x4, x21, x0
  402f2c:	ldrb	w5, [x2, x0]
  402f30:	add	x0, x0, #0x1
  402f34:	cmp	x0, x3
  402f38:	sturb	w5, [x4, #-1]
  402f3c:	b.ne	402f28 <ferror@plt+0x1ab8>  // b.any
  402f40:	b	402d50 <ferror@plt+0x18e0>
  402f44:	adrp	x0, 406000 <ferror@plt+0x4b90>
  402f48:	adrp	x3, 417000 <ferror@plt+0x15b90>
  402f4c:	add	x0, x0, #0xc50
  402f50:	mov	x2, #0x2d                  	// #45
  402f54:	b	402dd0 <ferror@plt+0x1960>
  402f58:	adrp	x0, 406000 <ferror@plt+0x4b90>
  402f5c:	add	x0, x0, #0xca8
  402f60:	bl	4025c8 <ferror@plt+0x1158>
  402f64:	adrp	x0, 406000 <ferror@plt+0x4b90>
  402f68:	add	x0, x0, #0xbe0
  402f6c:	bl	4025c8 <ferror@plt+0x1158>
  402f70:	mov	x12, #0x27a0                	// #10144
  402f74:	sub	sp, sp, x12
  402f78:	stp	x29, x30, [sp]
  402f7c:	mov	x29, sp
  402f80:	stp	x19, x20, [sp, #16]
  402f84:	mov	x20, x0
  402f88:	mov	x19, x1
  402f8c:	mov	x0, x1
  402f90:	stp	x21, x22, [sp, #32]
  402f94:	stp	x23, x24, [sp, #48]
  402f98:	stp	x25, x26, [sp, #64]
  402f9c:	stp	x27, x28, [sp, #80]
  402fa0:	str	wzr, [sp, #132]
  402fa4:	bl	401470 <ferror@plt>
  402fa8:	cbnz	w0, 403308 <ferror@plt+0x1e98>
  402fac:	mov	x0, x20
  402fb0:	bl	401470 <ferror@plt>
  402fb4:	mov	w25, w0
  402fb8:	cbnz	w0, 403308 <ferror@plt+0x1e98>
  402fbc:	adrp	x26, 417000 <ferror@plt+0x15b90>
  402fc0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  402fc4:	ldr	w5, [sp, #132]
  402fc8:	add	x24, sp, #0x90
  402fcc:	ldr	x26, [x26, #3896]
  402fd0:	add	x23, sp, #0x7c
  402fd4:	ldr	x27, [x0, #3856]
  402fd8:	add	x28, sp, #0x84
  402fdc:	mov	x0, #0x1418                	// #5144
  402fe0:	add	x21, sp, x0
  402fe4:	add	x0, sp, #0x88
  402fe8:	str	x0, [sp, #104]
  402fec:	ldrb	w3, [x26]
  402ff0:	mov	x4, x24
  402ff4:	ldr	w2, [x27]
  402ff8:	mov	x1, x20
  402ffc:	mov	x0, x23
  403000:	bl	401400 <BZ2_bzReadOpen@plt>
  403004:	mov	x22, x0
  403008:	cbz	x0, 40325c <ferror@plt+0x1dec>
  40300c:	ldr	w0, [sp, #124]
  403010:	cbnz	w0, 40325c <ferror@plt+0x1dec>
  403014:	add	w25, w25, #0x1
  403018:	b	403030 <ferror@plt+0x1bc0>
  40301c:	mov	x0, x19
  403020:	bl	401470 <ferror@plt>
  403024:	cbnz	w0, 403308 <ferror@plt+0x1e98>
  403028:	ldr	w0, [sp, #124]
  40302c:	cbnz	w0, 403074 <ferror@plt+0x1c04>
  403030:	mov	x1, x22
  403034:	mov	x2, x21
  403038:	mov	x0, x23
  40303c:	mov	w3, #0x1388                	// #5000
  403040:	bl	401440 <BZ2_bzRead@plt>
  403044:	ldr	w1, [sp, #124]
  403048:	cmn	w1, #0x5
  40304c:	b.eq	40324c <ferror@plt+0x1ddc>  // b.none
  403050:	tst	w1, #0xfffffffb
  403054:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403058:	b.le	40301c <ferror@plt+0x1bac>
  40305c:	sxtw	x2, w0
  403060:	mov	x3, x19
  403064:	mov	x0, x21
  403068:	mov	x1, #0x1                   	// #1
  40306c:	bl	401380 <fwrite@plt>
  403070:	b	40301c <ferror@plt+0x1bac>
  403074:	cmp	w0, #0x4
  403078:	b.ne	40325c <ferror@plt+0x1dec>  // b.any
  40307c:	ldr	x2, [sp, #104]
  403080:	mov	x0, x23
  403084:	mov	x3, x28
  403088:	mov	x1, x22
  40308c:	bl	401350 <BZ2_bzReadGetUnused@plt>
  403090:	ldr	w0, [sp, #124]
  403094:	cbnz	w0, 40359c <ferror@plt+0x212c>
  403098:	ldr	w2, [sp, #132]
  40309c:	ldr	x1, [sp, #136]
  4030a0:	cmp	w2, #0x0
  4030a4:	b.le	403210 <ferror@plt+0x1da0>
  4030a8:	add	x0, x24, #0xf
  4030ac:	sub	w3, w2, #0x1
  4030b0:	sub	x0, x0, x1
  4030b4:	cmp	x0, #0x1e
  4030b8:	ccmp	w3, #0xe, #0x0, hi  // hi = pmore
  4030bc:	b.ls	4034cc <ferror@plt+0x205c>  // b.plast
  4030c0:	lsr	w4, w2, #4
  4030c4:	mov	x0, x1
  4030c8:	mov	x3, x24
  4030cc:	add	x4, x1, w4, uxtw #4
  4030d0:	ldr	q0, [x0], #16
  4030d4:	str	q0, [x3], #16
  4030d8:	cmp	x0, x4
  4030dc:	b.ne	4030d0 <ferror@plt+0x1c60>  // b.any
  4030e0:	tst	x2, #0xf
  4030e4:	and	w0, w2, #0xfffffff0
  4030e8:	b.eq	403210 <ferror@plt+0x1da0>  // b.none
  4030ec:	ldrb	w4, [x1, w0, uxtw]
  4030f0:	add	w3, w0, #0x1
  4030f4:	strb	w4, [x24, w0, sxtw]
  4030f8:	cmp	w2, w3
  4030fc:	b.le	403210 <ferror@plt+0x1da0>
  403100:	ldrb	w5, [x1, w3, sxtw]
  403104:	add	w4, w0, #0x2
  403108:	strb	w5, [x24, w3, sxtw]
  40310c:	cmp	w2, w4
  403110:	b.le	403210 <ferror@plt+0x1da0>
  403114:	ldrb	w5, [x1, w4, sxtw]
  403118:	add	w3, w0, #0x3
  40311c:	strb	w5, [x24, w4, sxtw]
  403120:	cmp	w2, w3
  403124:	b.le	403210 <ferror@plt+0x1da0>
  403128:	ldrb	w5, [x1, w3, sxtw]
  40312c:	add	w4, w0, #0x4
  403130:	strb	w5, [x24, w3, sxtw]
  403134:	cmp	w2, w4
  403138:	b.le	403210 <ferror@plt+0x1da0>
  40313c:	ldrb	w5, [x1, w4, sxtw]
  403140:	add	w3, w0, #0x5
  403144:	strb	w5, [x24, w4, sxtw]
  403148:	cmp	w2, w3
  40314c:	b.le	403210 <ferror@plt+0x1da0>
  403150:	ldrb	w5, [x1, w3, sxtw]
  403154:	add	w4, w0, #0x6
  403158:	strb	w5, [x24, w3, sxtw]
  40315c:	cmp	w2, w4
  403160:	b.le	403210 <ferror@plt+0x1da0>
  403164:	ldrb	w5, [x1, w4, sxtw]
  403168:	add	w3, w0, #0x7
  40316c:	strb	w5, [x24, w4, sxtw]
  403170:	cmp	w2, w3
  403174:	b.le	403210 <ferror@plt+0x1da0>
  403178:	ldrb	w5, [x1, w3, sxtw]
  40317c:	add	w4, w0, #0x8
  403180:	strb	w5, [x24, w3, sxtw]
  403184:	cmp	w2, w4
  403188:	b.le	403210 <ferror@plt+0x1da0>
  40318c:	ldrb	w5, [x1, w4, sxtw]
  403190:	add	w3, w0, #0x9
  403194:	strb	w5, [x24, w4, sxtw]
  403198:	cmp	w2, w3
  40319c:	b.le	403210 <ferror@plt+0x1da0>
  4031a0:	ldrb	w5, [x1, w3, sxtw]
  4031a4:	add	w4, w0, #0xa
  4031a8:	strb	w5, [x24, w3, sxtw]
  4031ac:	cmp	w2, w4
  4031b0:	b.le	403210 <ferror@plt+0x1da0>
  4031b4:	ldrb	w5, [x1, w4, sxtw]
  4031b8:	add	w3, w0, #0xb
  4031bc:	strb	w5, [x24, w4, sxtw]
  4031c0:	cmp	w2, w3
  4031c4:	b.le	403210 <ferror@plt+0x1da0>
  4031c8:	ldrb	w5, [x1, w3, sxtw]
  4031cc:	add	w4, w0, #0xc
  4031d0:	strb	w5, [x24, w3, sxtw]
  4031d4:	cmp	w2, w4
  4031d8:	b.le	403210 <ferror@plt+0x1da0>
  4031dc:	ldrb	w5, [x1, w4, sxtw]
  4031e0:	add	w3, w0, #0xd
  4031e4:	strb	w5, [x24, w4, sxtw]
  4031e8:	cmp	w2, w3
  4031ec:	b.le	403210 <ferror@plt+0x1da0>
  4031f0:	ldrb	w4, [x1, w3, sxtw]
  4031f4:	add	w0, w0, #0xe
  4031f8:	strb	w4, [x24, w3, sxtw]
  4031fc:	cmp	w2, w0
  403200:	b.le	403210 <ferror@plt+0x1da0>
  403204:	ldrb	w1, [x1, w0, sxtw]
  403208:	strb	w1, [x24, w0, sxtw]
  40320c:	nop
  403210:	mov	x0, x23
  403214:	mov	x1, x22
  403218:	bl	401220 <BZ2_bzReadClose@plt>
  40321c:	ldr	w0, [sp, #124]
  403220:	cbnz	w0, 40359c <ferror@plt+0x212c>
  403224:	ldr	w5, [sp, #132]
  403228:	cbnz	w5, 402fec <ferror@plt+0x1b7c>
  40322c:	mov	x0, x20
  403230:	bl	401260 <fgetc@plt>
  403234:	cmn	w0, #0x1
  403238:	b.eq	403328 <ferror@plt+0x1eb8>  // b.none
  40323c:	mov	x1, x20
  403240:	bl	401360 <ungetc@plt>
  403244:	ldr	w5, [sp, #132]
  403248:	b	402fec <ferror@plt+0x1b7c>
  40324c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  403250:	ldr	x0, [x0, #4032]
  403254:	ldrb	w0, [x0]
  403258:	cbnz	w0, 403410 <ferror@plt+0x1fa0>
  40325c:	add	x0, sp, #0x80
  403260:	mov	x1, x22
  403264:	bl	401220 <BZ2_bzReadClose@plt>
  403268:	ldr	w0, [sp, #124]
  40326c:	cmn	w0, #0x5
  403270:	b.ne	4032f0 <ferror@plt+0x1e80>  // b.any
  403274:	adrp	x0, 417000 <ferror@plt+0x15b90>
  403278:	ldr	x0, [x0, #3968]
  40327c:	ldr	x0, [x0]
  403280:	cmp	x0, x20
  403284:	b.eq	403290 <ferror@plt+0x1e20>  // b.none
  403288:	mov	x0, x20
  40328c:	bl	401200 <fclose@plt>
  403290:	adrp	x0, 417000 <ferror@plt+0x15b90>
  403294:	ldr	x0, [x0, #3928]
  403298:	ldr	x0, [x0]
  40329c:	cmp	x0, x19
  4032a0:	b.eq	4032ac <ferror@plt+0x1e3c>  // b.none
  4032a4:	mov	x0, x19
  4032a8:	bl	401200 <fclose@plt>
  4032ac:	cmp	w25, #0x1
  4032b0:	mov	w0, #0x0                   	// #0
  4032b4:	b.eq	4032cc <ferror@plt+0x1e5c>  // b.none
  4032b8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4032bc:	ldr	x0, [x0, #3976]
  4032c0:	ldrb	w0, [x0]
  4032c4:	cbnz	w0, 403490 <ferror@plt+0x2020>
  4032c8:	mov	w0, #0x1                   	// #1
  4032cc:	mov	x12, #0x27a0                	// #10144
  4032d0:	ldp	x29, x30, [sp]
  4032d4:	ldp	x19, x20, [sp, #16]
  4032d8:	ldp	x21, x22, [sp, #32]
  4032dc:	ldp	x23, x24, [sp, #48]
  4032e0:	ldp	x25, x26, [sp, #64]
  4032e4:	ldp	x27, x28, [sp, #80]
  4032e8:	add	sp, sp, x12
  4032ec:	ret
  4032f0:	cmn	w0, #0x4
  4032f4:	b.ge	40330c <ferror@plt+0x1e9c>  // b.tcont
  4032f8:	cmn	w0, #0x7
  4032fc:	b.eq	403538 <ferror@plt+0x20c8>  // b.none
  403300:	cmn	w0, #0x6
  403304:	b.ne	40331c <ferror@plt+0x1eac>  // b.any
  403308:	bl	402618 <ferror@plt+0x11a8>
  40330c:	b.eq	4034fc <ferror@plt+0x208c>  // b.none
  403310:	cmn	w0, #0x3
  403314:	b.ne	403590 <ferror@plt+0x2120>  // b.any
  403318:	bl	402578 <ferror@plt+0x1108>
  40331c:	cmn	w0, #0x9
  403320:	b.ne	403590 <ferror@plt+0x2120>  // b.any
  403324:	bl	402260 <ferror@plt+0xdf0>
  403328:	mov	x0, x20
  40332c:	bl	401470 <ferror@plt>
  403330:	cbnz	w0, 403308 <ferror@plt+0x1e98>
  403334:	adrp	x21, 417000 <ferror@plt+0x15b90>
  403338:	ldr	x0, [x21, #3928]
  40333c:	ldr	x0, [x0]
  403340:	cmp	x0, x19
  403344:	b.eq	403378 <ferror@plt+0x1f08>  // b.none
  403348:	mov	x0, x19
  40334c:	bl	4011e0 <fileno@plt>
  403350:	mov	w23, w0
  403354:	tbnz	w0, #31, 403308 <ferror@plt+0x1e98>
  403358:	adrp	x22, 418000 <ferror@plt+0x16b90>
  40335c:	add	x22, x22, #0x1e8
  403360:	ldr	w1, [x22, #16]
  403364:	bl	401290 <fchmod@plt>
  403368:	cbnz	w0, 403308 <ferror@plt+0x1e98>
  40336c:	ldp	w1, w2, [x22, #24]
  403370:	mov	w0, w23
  403374:	bl	401450 <fchown@plt>
  403378:	mov	x0, x20
  40337c:	bl	401200 <fclose@plt>
  403380:	cmn	w0, #0x1
  403384:	b.eq	403308 <ferror@plt+0x1e98>  // b.none
  403388:	mov	x0, x19
  40338c:	bl	401470 <ferror@plt>
  403390:	cbnz	w0, 403308 <ferror@plt+0x1e98>
  403394:	mov	x0, x19
  403398:	bl	4013a0 <fflush@plt>
  40339c:	cbnz	w0, 403308 <ferror@plt+0x1e98>
  4033a0:	ldr	x21, [x21, #3928]
  4033a4:	ldr	x0, [x21]
  4033a8:	cmp	x0, x19
  4033ac:	b.eq	4034c4 <ferror@plt+0x2054>  // b.none
  4033b0:	mov	x0, x19
  4033b4:	bl	401200 <fclose@plt>
  4033b8:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4033bc:	cmn	w0, #0x1
  4033c0:	ldr	x0, [x1, #3904]
  4033c4:	str	xzr, [x0]
  4033c8:	b.eq	403308 <ferror@plt+0x1e98>  // b.none
  4033cc:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4033d0:	ldr	x1, [x1, #3904]
  4033d4:	ldr	x0, [x0, #3856]
  4033d8:	str	xzr, [x1]
  4033dc:	ldr	w0, [x0]
  4033e0:	cmp	w0, #0x1
  4033e4:	b.le	4032c8 <ferror@plt+0x1e58>
  4033e8:	adrp	x3, 417000 <ferror@plt+0x15b90>
  4033ec:	adrp	x0, 406000 <ferror@plt+0x4b90>
  4033f0:	mov	x2, #0x5                   	// #5
  4033f4:	add	x0, x0, #0xbf8
  4033f8:	ldr	x3, [x3, #3880]
  4033fc:	mov	x1, #0x1                   	// #1
  403400:	ldr	x3, [x3]
  403404:	bl	401380 <fwrite@plt>
  403408:	mov	w0, #0x1                   	// #1
  40340c:	b	4032cc <ferror@plt+0x1e5c>
  403410:	mov	x0, x20
  403414:	bl	4012a0 <rewind@plt>
  403418:	mov	x0, x20
  40341c:	bl	401260 <fgetc@plt>
  403420:	cmn	w0, #0x1
  403424:	b.eq	403328 <ferror@plt+0x1eb8>  // b.none
  403428:	mov	x1, x20
  40342c:	bl	401360 <ungetc@plt>
  403430:	mov	x3, x20
  403434:	mov	x2, #0x1388                	// #5000
  403438:	mov	x1, #0x1                   	// #1
  40343c:	mov	x0, x21
  403440:	bl	401320 <fread@plt>
  403444:	mov	x22, x0
  403448:	mov	x0, x20
  40344c:	bl	401470 <ferror@plt>
  403450:	cbnz	w0, 403308 <ferror@plt+0x1e98>
  403454:	cmp	w22, #0x0
  403458:	b.gt	40346c <ferror@plt+0x1ffc>
  40345c:	mov	x0, x19
  403460:	bl	401470 <ferror@plt>
  403464:	cbz	w0, 403418 <ferror@plt+0x1fa8>
  403468:	bl	402618 <ferror@plt+0x11a8>
  40346c:	sxtw	x2, w22
  403470:	mov	x3, x19
  403474:	mov	x1, #0x1                   	// #1
  403478:	mov	x0, x21
  40347c:	bl	401380 <fwrite@plt>
  403480:	mov	x0, x19
  403484:	bl	401470 <ferror@plt>
  403488:	cbz	w0, 403418 <ferror@plt+0x1fa8>
  40348c:	bl	402618 <ferror@plt+0x11a8>
  403490:	adrp	x2, 417000 <ferror@plt+0x15b90>
  403494:	adrp	x0, 417000 <ferror@plt+0x15b90>
  403498:	adrp	x3, 417000 <ferror@plt+0x15b90>
  40349c:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4034a0:	ldr	x2, [x2, #4056]
  4034a4:	add	x1, x1, #0xd70
  4034a8:	ldr	x0, [x0, #3880]
  4034ac:	ldr	x3, [x3, #4008]
  4034b0:	ldr	x0, [x0]
  4034b4:	ldr	x2, [x2]
  4034b8:	bl	401460 <fprintf@plt>
  4034bc:	mov	w0, #0x1                   	// #1
  4034c0:	b	4032cc <ferror@plt+0x1e5c>
  4034c4:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4034c8:	b	4033cc <ferror@plt+0x1f5c>
  4034cc:	mov	w2, w3
  4034d0:	sub	x1, x1, #0x1
  4034d4:	add	x2, x2, #0x2
  4034d8:	mov	x0, #0x1                   	// #1
  4034dc:	nop
  4034e0:	add	x3, x24, x0
  4034e4:	ldrb	w4, [x1, x0]
  4034e8:	add	x0, x0, #0x1
  4034ec:	cmp	x0, x2
  4034f0:	sturb	w4, [x3, #-1]
  4034f4:	b.ne	4034e0 <ferror@plt+0x2070>  // b.any
  4034f8:	b	403210 <ferror@plt+0x1da0>
  4034fc:	adrp	x2, 417000 <ferror@plt+0x15b90>
  403500:	adrp	x0, 417000 <ferror@plt+0x15b90>
  403504:	adrp	x19, 417000 <ferror@plt+0x15b90>
  403508:	adrp	x1, 406000 <ferror@plt+0x4b90>
  40350c:	ldr	x2, [x2, #4056]
  403510:	add	x1, x1, #0xce0
  403514:	ldr	x0, [x0, #3880]
  403518:	ldr	x2, [x2]
  40351c:	ldr	x0, [x0]
  403520:	bl	401460 <fprintf@plt>
  403524:	ldr	x19, [x19, #3976]
  403528:	ldrb	w0, [x19]
  40352c:	cbnz	w0, 40357c <ferror@plt+0x210c>
  403530:	mov	w0, #0x2                   	// #2
  403534:	bl	4022b0 <ferror@plt+0xe40>
  403538:	adrp	x19, 417000 <ferror@plt+0x15b90>
  40353c:	ldr	x19, [x19, #3976]
  403540:	ldrb	w0, [x19]
  403544:	cbz	w0, 403530 <ferror@plt+0x20c0>
  403548:	adrp	x20, 417000 <ferror@plt+0x15b90>
  40354c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  403550:	adrp	x1, 406000 <ferror@plt+0x4b90>
  403554:	add	x1, x1, #0xd10
  403558:	ldr	x20, [x20, #4056]
  40355c:	ldr	x0, [x0, #3880]
  403560:	ldr	x2, [x20]
  403564:	ldr	x0, [x0]
  403568:	bl	401460 <fprintf@plt>
  40356c:	ldr	x0, [x20]
  403570:	bl	401190 <perror@plt>
  403574:	ldrb	w0, [x19]
  403578:	cbz	w0, 403530 <ferror@plt+0x20c0>
  40357c:	bl	402550 <ferror@plt+0x10e0>
  403580:	ldrb	w0, [x19]
  403584:	cbz	w0, 403530 <ferror@plt+0x20c0>
  403588:	bl	402670 <ferror@plt+0x1200>
  40358c:	b	403530 <ferror@plt+0x20c0>
  403590:	adrp	x0, 406000 <ferror@plt+0x4b90>
  403594:	add	x0, x0, #0xda0
  403598:	bl	4025c8 <ferror@plt+0x1158>
  40359c:	adrp	x0, 406000 <ferror@plt+0x4b90>
  4035a0:	add	x0, x0, #0xcc0
  4035a4:	bl	4025c8 <ferror@plt+0x1158>
  4035a8:	mov	x12, #0x1470                	// #5232
  4035ac:	sub	sp, sp, x12
  4035b0:	stp	x29, x30, [sp]
  4035b4:	mov	x29, sp
  4035b8:	stp	x19, x20, [sp, #16]
  4035bc:	mov	x20, x0
  4035c0:	stp	x21, x22, [sp, #32]
  4035c4:	stp	x23, x24, [sp, #48]
  4035c8:	mov	x24, x1
  4035cc:	stp	x25, x26, [sp, #64]
  4035d0:	str	x27, [sp, #80]
  4035d4:	bl	401470 <ferror@plt>
  4035d8:	cbnz	w0, 403c64 <ferror@plt+0x27f4>
  4035dc:	mov	x0, x24
  4035e0:	bl	401470 <ferror@plt>
  4035e4:	cbnz	w0, 403c64 <ferror@plt+0x27f4>
  4035e8:	adrp	x3, 417000 <ferror@plt+0x15b90>
  4035ec:	adrp	x25, 417000 <ferror@plt+0x15b90>
  4035f0:	adrp	x2, 417000 <ferror@plt+0x15b90>
  4035f4:	add	x23, sp, #0x7c
  4035f8:	ldr	x3, [x3, #3872]
  4035fc:	mov	x1, x24
  403600:	ldr	x19, [x25, #3856]
  403604:	mov	x0, x23
  403608:	ldr	x2, [x2, #3952]
  40360c:	ldr	w4, [x3]
  403610:	ldr	w3, [x19]
  403614:	ldr	w2, [x2]
  403618:	bl	401280 <BZ2_bzWriteOpen@plt>
  40361c:	mov	x22, x0
  403620:	ldr	w1, [sp, #124]
  403624:	cbnz	w1, 403684 <ferror@plt+0x2214>
  403628:	ldr	w0, [x19]
  40362c:	cmp	w0, #0x1
  403630:	b.gt	403c4c <ferror@plt+0x27dc>
  403634:	add	x21, sp, #0xe8
  403638:	mov	x0, x20
  40363c:	bl	401260 <fgetc@plt>
  403640:	cmn	w0, #0x1
  403644:	b.eq	403708 <ferror@plt+0x2298>  // b.none
  403648:	mov	x1, x20
  40364c:	bl	401360 <ungetc@plt>
  403650:	mov	x3, x20
  403654:	mov	x2, #0x1388                	// #5000
  403658:	mov	x1, #0x1                   	// #1
  40365c:	mov	x0, x21
  403660:	bl	401320 <fread@plt>
  403664:	mov	x19, x0
  403668:	mov	x0, x20
  40366c:	bl	401470 <ferror@plt>
  403670:	cbnz	w0, 403c64 <ferror@plt+0x27f4>
  403674:	cmp	w19, #0x0
  403678:	b.gt	4036dc <ferror@plt+0x226c>
  40367c:	ldr	w0, [sp, #124]
  403680:	cbz	w0, 403638 <ferror@plt+0x21c8>
  403684:	add	x27, sp, #0x78
  403688:	add	x26, sp, #0x74
  40368c:	add	x21, sp, #0x70
  403690:	add	x19, sp, #0x6c
  403694:	add	x0, sp, #0xc8
  403698:	mov	x6, x27
  40369c:	mov	x5, x26
  4036a0:	mov	x4, x21
  4036a4:	mov	x3, x19
  4036a8:	mov	x1, x22
  4036ac:	mov	w2, #0x1                   	// #1
  4036b0:	bl	401370 <BZ2_bzWriteClose64@plt>
  4036b4:	ldr	w0, [sp, #124]
  4036b8:	cmn	w0, #0x6
  4036bc:	b.eq	403c64 <ferror@plt+0x27f4>  // b.none
  4036c0:	cmn	w0, #0x3
  4036c4:	b.eq	403c6c <ferror@plt+0x27fc>  // b.none
  4036c8:	cmn	w0, #0x9
  4036cc:	b.eq	403c68 <ferror@plt+0x27f8>  // b.none
  4036d0:	adrp	x0, 406000 <ferror@plt+0x4b90>
  4036d4:	add	x0, x0, #0xe18
  4036d8:	bl	4025c8 <ferror@plt+0x1158>
  4036dc:	mov	x0, x23
  4036e0:	mov	w3, w19
  4036e4:	mov	x2, x21
  4036e8:	mov	x1, x22
  4036ec:	bl	4012f0 <BZ2_bzWrite@plt>
  4036f0:	ldr	w0, [sp, #124]
  4036f4:	cbnz	w0, 403684 <ferror@plt+0x2214>
  4036f8:	mov	x0, x20
  4036fc:	bl	401260 <fgetc@plt>
  403700:	cmn	w0, #0x1
  403704:	b.ne	403648 <ferror@plt+0x21d8>  // b.any
  403708:	add	x27, sp, #0x78
  40370c:	add	x26, sp, #0x74
  403710:	add	x21, sp, #0x70
  403714:	add	x19, sp, #0x6c
  403718:	mov	x0, x23
  40371c:	mov	x6, x27
  403720:	mov	x5, x26
  403724:	mov	x4, x21
  403728:	mov	x3, x19
  40372c:	mov	x1, x22
  403730:	mov	w2, #0x0                   	// #0
  403734:	bl	401370 <BZ2_bzWriteClose64@plt>
  403738:	ldr	w0, [sp, #124]
  40373c:	cbnz	w0, 403694 <ferror@plt+0x2224>
  403740:	mov	x0, x24
  403744:	bl	401470 <ferror@plt>
  403748:	cbnz	w0, 403c64 <ferror@plt+0x27f4>
  40374c:	mov	x0, x24
  403750:	bl	4013a0 <fflush@plt>
  403754:	cmn	w0, #0x1
  403758:	b.eq	403c64 <ferror@plt+0x27f4>  // b.none
  40375c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  403760:	ldr	x0, [x0, #3928]
  403764:	ldr	x0, [x0]
  403768:	cmp	x0, x24
  40376c:	b.eq	403fd8 <ferror@plt+0x2b68>  // b.none
  403770:	mov	x0, x24
  403774:	bl	4011e0 <fileno@plt>
  403778:	mov	w21, w0
  40377c:	tbnz	w0, #31, 403c64 <ferror@plt+0x27f4>
  403780:	adrp	x19, 418000 <ferror@plt+0x16b90>
  403784:	add	x19, x19, #0x1e8
  403788:	ldr	w1, [x19, #16]
  40378c:	bl	401290 <fchmod@plt>
  403790:	cbnz	w0, 403c64 <ferror@plt+0x27f4>
  403794:	ldp	w1, w2, [x19, #24]
  403798:	mov	w0, w21
  40379c:	bl	401450 <fchown@plt>
  4037a0:	mov	x0, x24
  4037a4:	bl	401200 <fclose@plt>
  4037a8:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4037ac:	cmn	w0, #0x1
  4037b0:	ldr	x0, [x1, #3904]
  4037b4:	str	xzr, [x0]
  4037b8:	b.eq	403c64 <ferror@plt+0x27f4>  // b.none
  4037bc:	ldr	x1, [x1, #3904]
  4037c0:	mov	x0, x20
  4037c4:	str	xzr, [x1]
  4037c8:	bl	401470 <ferror@plt>
  4037cc:	mov	w19, w0
  4037d0:	cbnz	w0, 403c64 <ferror@plt+0x27f4>
  4037d4:	mov	x0, x20
  4037d8:	bl	401200 <fclose@plt>
  4037dc:	cmn	w0, #0x1
  4037e0:	b.eq	403c64 <ferror@plt+0x27f4>  // b.none
  4037e4:	ldr	x25, [x25, #3856]
  4037e8:	ldr	w0, [x25]
  4037ec:	cmp	w0, #0x0
  4037f0:	b.le	403c28 <ferror@plt+0x27b8>
  4037f4:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4037f8:	ldp	w3, w4, [sp, #108]
  4037fc:	ldr	x0, [x0, #3880]
  403800:	orr	w1, w3, w4
  403804:	ldr	x0, [x0]
  403808:	cbz	w1, 403fe0 <ferror@plt+0x2b70>
  40380c:	ldr	w6, [sp, #116]
  403810:	and	w2, w3, #0xff
  403814:	ubfx	x5, x3, #8, #8
  403818:	movi	d4, #0x0
  40381c:	and	w1, w6, #0xff
  403820:	ucvtf	d3, w2
  403824:	ubfx	x2, x6, #8, #8
  403828:	ucvtf	d1, w5
  40382c:	ucvtf	d2, w1
  403830:	ubfx	x5, x6, #16, #8
  403834:	ucvtf	d5, w2
  403838:	mov	x1, #0x4070000000000000    	// #4643211215818981376
  40383c:	ubfx	x2, x3, #16, #8
  403840:	fmov	d0, x1
  403844:	fadd	d3, d3, d4
  403848:	lsr	w7, w3, #24
  40384c:	fadd	d2, d2, d4
  403850:	fmadd	d3, d1, d0, d3
  403854:	fmadd	d2, d5, d0, d2
  403858:	ucvtf	d4, w5
  40385c:	ucvtf	d1, w2
  403860:	lsr	w8, w6, #24
  403864:	mov	x1, #0x40f0000000000000    	// #4679240012837945344
  403868:	fmov	d0, x1
  40386c:	ucvtf	d5, w7
  403870:	ldr	w1, [sp, #120]
  403874:	fmadd	d2, d4, d0, d2
  403878:	ucvtf	d4, w8
  40387c:	fmadd	d3, d1, d0, d3
  403880:	and	w5, w4, #0xff
  403884:	and	w7, w1, #0xff
  403888:	mov	x2, #0x4170000000000000    	// #4715268809856909312
  40388c:	fmov	d0, x2
  403890:	ucvtf	d1, w5
  403894:	mov	x2, #0x41f0000000000000    	// #4751297606875873280
  403898:	ubfx	x5, x1, #8, #8
  40389c:	fmadd	d2, d4, d0, d2
  4038a0:	fmadd	d3, d5, d0, d3
  4038a4:	ucvtf	d4, w7
  4038a8:	fmov	d0, x2
  4038ac:	ubfx	x7, x4, #8, #8
  4038b0:	ucvtf	d5, w5
  4038b4:	mov	x2, #0x4270000000000000    	// #4787326403894837248
  4038b8:	ubfx	x5, x1, #16, #8
  4038bc:	fmadd	d3, d1, d0, d3
  4038c0:	mov	x15, #0x0                   	// #0
  4038c4:	fmadd	d2, d4, d0, d2
  4038c8:	ucvtf	d4, w7
  4038cc:	fmov	d0, x2
  4038d0:	ubfx	x7, x4, #16, #8
  4038d4:	ucvtf	d1, w5
  4038d8:	mov	x2, #0x42f0000000000000    	// #4823355200913801216
  4038dc:	lsr	w5, w1, #24
  4038e0:	bfi	x15, x4, #32, #32
  4038e4:	fmadd	d2, d5, d0, d2
  4038e8:	fmadd	d3, d4, d0, d3
  4038ec:	ucvtf	d5, w7
  4038f0:	fmov	d0, x2
  4038f4:	lsr	w2, w4, #24
  4038f8:	ucvtf	d4, w5
  4038fc:	mov	x5, #0x0                   	// #0
  403900:	bfxil	x15, x3, #0, #32
  403904:	fmadd	d2, d1, d0, d2
  403908:	bfi	x5, x1, #32, #32
  40390c:	fmadd	d3, d5, d0, d3
  403910:	ucvtf	d1, w2
  403914:	mov	x2, #0x4370000000000000    	// #4859383997932765184
  403918:	fmov	d0, x2
  40391c:	add	x4, sp, #0xc8
  403920:	and	w13, w15, #0xff
  403924:	fmadd	d2, d4, d0, d2
  403928:	ubfx	w12, w15, #8, #8
  40392c:	fmadd	d3, d1, d0, d3
  403930:	ubfx	w11, w15, #16, #8
  403934:	lsr	w10, w15, #24
  403938:	ubfx	x9, x15, #32, #8
  40393c:	ubfx	x8, x15, #40, #8
  403940:	ubfx	x7, x15, #48, #8
  403944:	mov	w3, #0xcccd                	// #52429
  403948:	bfxil	x5, x6, #0, #32
  40394c:	lsr	x15, x15, #56
  403950:	mov	x16, x4
  403954:	mov	w14, #0x0                   	// #0
  403958:	movk	w3, #0xcccc, lsl #16
  40395c:	umull	x18, w15, w3
  403960:	mov	w17, w15
  403964:	add	w6, w14, #0x1
  403968:	lsr	x1, x18, #35
  40396c:	mov	x15, x1
  403970:	add	w2, w1, w1, lsl #2
  403974:	sub	w2, w17, w2, lsl #1
  403978:	add	w17, w7, w2, lsl #8
  40397c:	umull	x7, w17, w3
  403980:	lsr	x2, x7, #35
  403984:	ubfx	x7, x7, #35, #8
  403988:	orr	w18, w1, w2
  40398c:	add	w2, w2, w2, lsl #2
  403990:	sub	w2, w17, w2, lsl #1
  403994:	add	w2, w8, w2, lsl #8
  403998:	umull	x8, w2, w3
  40399c:	lsr	x1, x8, #35
  4039a0:	ubfx	x8, x8, #35, #8
  4039a4:	add	w17, w1, w1, lsl #2
  4039a8:	sub	w2, w2, w17, lsl #1
  4039ac:	add	w17, w9, w2, lsl #8
  4039b0:	umull	x9, w17, w3
  4039b4:	lsr	x2, x9, #35
  4039b8:	ubfx	x9, x9, #35, #8
  4039bc:	orr	w1, w1, w2
  4039c0:	add	w2, w2, w2, lsl #2
  4039c4:	orr	w1, w1, w18
  4039c8:	sub	w2, w17, w2, lsl #1
  4039cc:	add	w2, w10, w2, lsl #8
  4039d0:	umull	x10, w2, w3
  4039d4:	lsr	x18, x10, #35
  4039d8:	ubfx	x10, x10, #35, #8
  4039dc:	add	w17, w18, w18, lsl #2
  4039e0:	sub	w2, w2, w17, lsl #1
  4039e4:	add	w17, w11, w2, lsl #8
  4039e8:	umull	x11, w17, w3
  4039ec:	lsr	x2, x11, #35
  4039f0:	ubfx	x11, x11, #35, #8
  4039f4:	orr	w18, w18, w2
  4039f8:	add	w2, w2, w2, lsl #2
  4039fc:	orr	w1, w1, w18
  403a00:	sub	w2, w17, w2, lsl #1
  403a04:	add	w2, w12, w2, lsl #8
  403a08:	umull	x12, w2, w3
  403a0c:	lsr	x18, x12, #35
  403a10:	ubfx	x12, x12, #35, #8
  403a14:	add	w17, w18, w18, lsl #2
  403a18:	sub	w2, w2, w17, lsl #1
  403a1c:	add	w2, w13, w2, lsl #8
  403a20:	umull	x13, w2, w3
  403a24:	lsr	x17, x13, #35
  403a28:	ubfx	x13, x13, #35, #8
  403a2c:	orr	w18, w18, w17
  403a30:	add	w17, w17, w17, lsl #2
  403a34:	orr	w1, w1, w18
  403a38:	sub	w2, w2, w17, lsl #1
  403a3c:	add	w2, w2, #0x30
  403a40:	strb	w2, [x16], #1
  403a44:	cbnz	w1, 403fc8 <ferror@plt+0x2b58>
  403a48:	add	x2, sp, #0x80
  403a4c:	cmp	w14, #0xe
  403a50:	sxtw	x1, w6
  403a54:	strb	wzr, [x2, w6, sxtw]
  403a58:	b.le	403fd0 <ferror@plt+0x2b60>
  403a5c:	sub	x1, x1, #0x10
  403a60:	adrp	x7, 407000 <ferror@plt+0x5b90>
  403a64:	lsr	w3, w6, #4
  403a68:	ldr	q1, [x7, #944]
  403a6c:	cmp	w3, #0x2
  403a70:	ldr	q0, [x4, x1]
  403a74:	add	x7, x4, x1
  403a78:	tbl	v0.16b, {v0.16b}, v1.16b
  403a7c:	str	q0, [sp, #128]
  403a80:	b.ne	403e18 <ferror@plt+0x29a8>  // b.any
  403a84:	ldur	q0, [x7, #-16]
  403a88:	tbl	v1.16b, {v0.16b}, v1.16b
  403a8c:	str	q1, [sp, #144]
  403a90:	and	w14, w5, #0xff
  403a94:	ubfx	w13, w5, #8, #8
  403a98:	ubfx	w12, w5, #16, #8
  403a9c:	lsr	w11, w5, #24
  403aa0:	ubfx	x10, x5, #32, #8
  403aa4:	ubfx	x9, x5, #40, #8
  403aa8:	ubfx	x8, x5, #48, #8
  403aac:	mov	w6, #0xcccd                	// #52429
  403ab0:	lsr	x5, x5, #56
  403ab4:	mov	x16, x4
  403ab8:	mov	w15, #0x0                   	// #0
  403abc:	movk	w6, #0xcccc, lsl #16
  403ac0:	umull	x18, w5, w6
  403ac4:	mov	w3, w5
  403ac8:	add	w7, w15, #0x1
  403acc:	lsr	x17, x18, #35
  403ad0:	mov	x5, x17
  403ad4:	add	w1, w17, w17, lsl #2
  403ad8:	sub	w1, w3, w1, lsl #1
  403adc:	add	w3, w8, w1, lsl #8
  403ae0:	umull	x8, w3, w6
  403ae4:	lsr	x1, x8, #35
  403ae8:	ubfx	x8, x8, #35, #8
  403aec:	orr	w17, w17, w1
  403af0:	add	w1, w1, w1, lsl #2
  403af4:	sub	w1, w3, w1, lsl #1
  403af8:	add	w1, w9, w1, lsl #8
  403afc:	umull	x9, w1, w6
  403b00:	lsr	x18, x9, #35
  403b04:	ubfx	x9, x9, #35, #8
  403b08:	add	w3, w18, w18, lsl #2
  403b0c:	sub	w1, w1, w3, lsl #1
  403b10:	add	w3, w10, w1, lsl #8
  403b14:	umull	x10, w3, w6
  403b18:	lsr	x1, x10, #35
  403b1c:	ubfx	x10, x10, #35, #8
  403b20:	orr	w18, w18, w1
  403b24:	add	w1, w1, w1, lsl #2
  403b28:	orr	w17, w17, w18
  403b2c:	sub	w1, w3, w1, lsl #1
  403b30:	add	w1, w11, w1, lsl #8
  403b34:	umull	x11, w1, w6
  403b38:	lsr	x18, x11, #35
  403b3c:	ubfx	x11, x11, #35, #8
  403b40:	add	w3, w18, w18, lsl #2
  403b44:	sub	w1, w1, w3, lsl #1
  403b48:	add	w3, w12, w1, lsl #8
  403b4c:	umull	x12, w3, w6
  403b50:	lsr	x1, x12, #35
  403b54:	ubfx	x12, x12, #35, #8
  403b58:	orr	w18, w18, w1
  403b5c:	add	w1, w1, w1, lsl #2
  403b60:	orr	w17, w17, w18
  403b64:	sub	w1, w3, w1, lsl #1
  403b68:	add	w1, w13, w1, lsl #8
  403b6c:	umull	x13, w1, w6
  403b70:	lsr	x18, x13, #35
  403b74:	ubfx	x13, x13, #35, #8
  403b78:	add	w3, w18, w18, lsl #2
  403b7c:	sub	w1, w1, w3, lsl #1
  403b80:	add	w1, w14, w1, lsl #8
  403b84:	umull	x14, w1, w6
  403b88:	lsr	x3, x14, #35
  403b8c:	ubfx	x14, x14, #35, #8
  403b90:	orr	w18, w18, w3
  403b94:	add	w3, w3, w3, lsl #2
  403b98:	orr	w17, w17, w18
  403b9c:	sub	w1, w1, w3, lsl #1
  403ba0:	add	w1, w1, #0x30
  403ba4:	strb	w1, [x16], #1
  403ba8:	cbnz	w17, 403fc0 <ferror@plt+0x2b50>
  403bac:	add	x3, sp, #0xa0
  403bb0:	cmp	w15, #0xe
  403bb4:	sxtw	x1, w7
  403bb8:	strb	wzr, [x3, w7, sxtw]
  403bbc:	b.le	403c7c <ferror@plt+0x280c>
  403bc0:	sub	x1, x1, #0x10
  403bc4:	adrp	x6, 407000 <ferror@plt+0x5b90>
  403bc8:	lsr	w5, w7, #4
  403bcc:	ldr	q1, [x6, #944]
  403bd0:	cmp	w5, #0x2
  403bd4:	ldr	q0, [x4, x1]
  403bd8:	add	x6, x4, x1
  403bdc:	tbl	v0.16b, {v0.16b}, v1.16b
  403be0:	str	q0, [sp, #160]
  403be4:	b.ne	403c70 <ferror@plt+0x2800>  // b.any
  403be8:	ldur	q0, [x6, #-16]
  403bec:	tbl	v1.16b, {v0.16b}, v1.16b
  403bf0:	str	q1, [sp, #176]
  403bf4:	fmov	d1, #8.000000000000000000e+00
  403bf8:	fdiv	d5, d2, d3
  403bfc:	fmov	d4, #1.000000000000000000e+00
  403c00:	fmul	d1, d2, d1
  403c04:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  403c08:	fdiv	d0, d3, d2
  403c0c:	fmov	d2, x1
  403c10:	adrp	x1, 406000 <ferror@plt+0x4b90>
  403c14:	add	x1, x1, #0xdd8
  403c18:	fdiv	d1, d1, d3
  403c1c:	fsub	d4, d4, d5
  403c20:	fmul	d2, d4, d2
  403c24:	bl	401460 <fprintf@plt>
  403c28:	mov	x12, #0x1470                	// #5232
  403c2c:	ldp	x29, x30, [sp]
  403c30:	ldp	x19, x20, [sp, #16]
  403c34:	ldp	x21, x22, [sp, #32]
  403c38:	ldp	x23, x24, [sp, #48]
  403c3c:	ldp	x25, x26, [sp, #64]
  403c40:	ldr	x27, [sp, #80]
  403c44:	add	sp, sp, x12
  403c48:	ret
  403c4c:	adrp	x1, 417000 <ferror@plt+0x15b90>
  403c50:	mov	w0, #0xa                   	// #10
  403c54:	ldr	x1, [x1, #3880]
  403c58:	ldr	x1, [x1]
  403c5c:	bl	4011d0 <fputc@plt>
  403c60:	b	403634 <ferror@plt+0x21c4>
  403c64:	bl	402618 <ferror@plt+0x11a8>
  403c68:	bl	402260 <ferror@plt+0xdf0>
  403c6c:	bl	402578 <ferror@plt+0x1108>
  403c70:	cmp	w7, #0x10
  403c74:	b.eq	403bf4 <ferror@plt+0x2784>  // b.none
  403c78:	mov	w19, #0x10                  	// #16
  403c7c:	sub	w1, w7, w19
  403c80:	cmp	w15, w19
  403c84:	sub	w1, w1, #0x1
  403c88:	add	w5, w19, #0x1
  403c8c:	ldrb	w1, [x4, w1, sxtw]
  403c90:	strb	w1, [x3, w19, sxtw]
  403c94:	b.le	403bf4 <ferror@plt+0x2784>
  403c98:	sub	w1, w15, w19
  403c9c:	cmp	w15, w5
  403ca0:	sub	w1, w1, #0x1
  403ca4:	add	w6, w19, #0x2
  403ca8:	ldrb	w1, [x4, w1, sxtw]
  403cac:	strb	w1, [x3, w5, sxtw]
  403cb0:	b.le	403bf4 <ferror@plt+0x2784>
  403cb4:	sub	w1, w7, w6
  403cb8:	cmp	w15, w6
  403cbc:	sub	w1, w1, #0x1
  403cc0:	add	w5, w19, #0x3
  403cc4:	ldrb	w1, [x4, w1, sxtw]
  403cc8:	strb	w1, [x3, w6, sxtw]
  403ccc:	b.le	403bf4 <ferror@plt+0x2784>
  403cd0:	sub	w1, w7, w5
  403cd4:	cmp	w15, w5
  403cd8:	sub	w1, w1, #0x1
  403cdc:	add	w6, w19, #0x4
  403ce0:	ldrb	w1, [x4, w1, sxtw]
  403ce4:	strb	w1, [x3, w5, sxtw]
  403ce8:	b.le	403bf4 <ferror@plt+0x2784>
  403cec:	sub	w1, w7, w6
  403cf0:	cmp	w15, w6
  403cf4:	sub	w1, w1, #0x1
  403cf8:	add	w5, w19, #0x5
  403cfc:	ldrb	w1, [x4, w1, sxtw]
  403d00:	strb	w1, [x3, w6, sxtw]
  403d04:	b.le	403bf4 <ferror@plt+0x2784>
  403d08:	sub	w1, w7, w5
  403d0c:	cmp	w15, w5
  403d10:	sub	w1, w1, #0x1
  403d14:	add	w6, w19, #0x6
  403d18:	ldrb	w1, [x4, w1, sxtw]
  403d1c:	strb	w1, [x3, w5, sxtw]
  403d20:	b.le	403bf4 <ferror@plt+0x2784>
  403d24:	sub	w1, w7, w6
  403d28:	cmp	w15, w6
  403d2c:	sub	w1, w1, #0x1
  403d30:	add	w5, w19, #0x7
  403d34:	ldrb	w1, [x4, w1, sxtw]
  403d38:	strb	w1, [x3, w6, sxtw]
  403d3c:	b.le	403bf4 <ferror@plt+0x2784>
  403d40:	sub	w1, w7, w5
  403d44:	cmp	w15, w5
  403d48:	sub	w1, w1, #0x1
  403d4c:	add	w6, w19, #0x8
  403d50:	ldrb	w1, [x4, w1, sxtw]
  403d54:	strb	w1, [x3, w5, sxtw]
  403d58:	b.le	403bf4 <ferror@plt+0x2784>
  403d5c:	sub	w1, w7, w6
  403d60:	cmp	w15, w6
  403d64:	sub	w1, w1, #0x1
  403d68:	add	w5, w19, #0x9
  403d6c:	ldrb	w1, [x4, w1, sxtw]
  403d70:	strb	w1, [x3, w6, sxtw]
  403d74:	b.le	403bf4 <ferror@plt+0x2784>
  403d78:	sub	w1, w7, w5
  403d7c:	cmp	w15, w5
  403d80:	sub	w1, w1, #0x1
  403d84:	add	w6, w19, #0xa
  403d88:	ldrb	w1, [x4, w1, sxtw]
  403d8c:	strb	w1, [x3, w5, sxtw]
  403d90:	b.le	403bf4 <ferror@plt+0x2784>
  403d94:	sub	w5, w7, w6
  403d98:	cmp	w15, w6
  403d9c:	sub	w5, w5, #0x1
  403da0:	add	w1, w19, #0xb
  403da4:	ldrb	w5, [x4, w5, sxtw]
  403da8:	strb	w5, [x3, w6, sxtw]
  403dac:	b.le	403bf4 <ferror@plt+0x2784>
  403db0:	sub	w6, w7, w1
  403db4:	cmp	w15, w1
  403db8:	sub	w6, w6, #0x1
  403dbc:	add	w5, w19, #0xc
  403dc0:	ldrb	w6, [x4, w6, sxtw]
  403dc4:	strb	w6, [x3, w1, sxtw]
  403dc8:	b.le	403bf4 <ferror@plt+0x2784>
  403dcc:	sub	w6, w7, w5
  403dd0:	cmp	w15, w5
  403dd4:	sub	w6, w6, #0x1
  403dd8:	add	w1, w19, #0xd
  403ddc:	ldrb	w6, [x4, w6, sxtw]
  403de0:	strb	w6, [x3, w5, sxtw]
  403de4:	b.le	403bf4 <ferror@plt+0x2784>
  403de8:	sub	w5, w7, w1
  403dec:	add	w19, w19, #0xe
  403df0:	sub	w5, w5, #0x1
  403df4:	cmp	w15, w1
  403df8:	ldrb	w5, [x4, w5, sxtw]
  403dfc:	strb	w5, [x3, w1, sxtw]
  403e00:	b.le	403bf4 <ferror@plt+0x2784>
  403e04:	sub	w1, w7, w19
  403e08:	sub	w1, w1, #0x1
  403e0c:	ldrb	w1, [x4, w1, sxtw]
  403e10:	strb	w1, [x3, w19, sxtw]
  403e14:	b	403bf4 <ferror@plt+0x2784>
  403e18:	cmp	w6, #0x10
  403e1c:	b.eq	403a90 <ferror@plt+0x2620>  // b.none
  403e20:	mov	w1, #0x10                  	// #16
  403e24:	sub	w3, w6, w1
  403e28:	cmp	w14, w1
  403e2c:	sub	w3, w3, #0x1
  403e30:	add	w7, w1, #0x1
  403e34:	ldrb	w3, [x4, w3, sxtw]
  403e38:	strb	w3, [x2, w1, sxtw]
  403e3c:	b.le	403a90 <ferror@plt+0x2620>
  403e40:	sub	w3, w14, w1
  403e44:	cmp	w14, w7
  403e48:	sub	w3, w3, #0x1
  403e4c:	add	w8, w1, #0x2
  403e50:	ldrb	w3, [x4, w3, sxtw]
  403e54:	strb	w3, [x2, w7, sxtw]
  403e58:	b.le	403a90 <ferror@plt+0x2620>
  403e5c:	sub	w3, w6, w8
  403e60:	cmp	w14, w8
  403e64:	sub	w3, w3, #0x1
  403e68:	add	w7, w1, #0x3
  403e6c:	ldrb	w3, [x4, w3, sxtw]
  403e70:	strb	w3, [x2, w8, sxtw]
  403e74:	b.le	403a90 <ferror@plt+0x2620>
  403e78:	sub	w3, w6, w7
  403e7c:	cmp	w14, w7
  403e80:	sub	w3, w3, #0x1
  403e84:	add	w8, w1, #0x4
  403e88:	ldrb	w3, [x4, w3, sxtw]
  403e8c:	strb	w3, [x2, w7, sxtw]
  403e90:	b.le	403a90 <ferror@plt+0x2620>
  403e94:	sub	w3, w6, w8
  403e98:	cmp	w14, w8
  403e9c:	sub	w3, w3, #0x1
  403ea0:	add	w7, w1, #0x5
  403ea4:	ldrb	w3, [x4, w3, sxtw]
  403ea8:	strb	w3, [x2, w8, sxtw]
  403eac:	b.le	403a90 <ferror@plt+0x2620>
  403eb0:	sub	w3, w6, w7
  403eb4:	cmp	w14, w7
  403eb8:	sub	w3, w3, #0x1
  403ebc:	add	w8, w1, #0x6
  403ec0:	ldrb	w3, [x4, w3, sxtw]
  403ec4:	strb	w3, [x2, w7, sxtw]
  403ec8:	b.le	403a90 <ferror@plt+0x2620>
  403ecc:	sub	w3, w6, w8
  403ed0:	cmp	w14, w8
  403ed4:	sub	w3, w3, #0x1
  403ed8:	add	w7, w1, #0x7
  403edc:	ldrb	w3, [x4, w3, sxtw]
  403ee0:	strb	w3, [x2, w8, sxtw]
  403ee4:	b.le	403a90 <ferror@plt+0x2620>
  403ee8:	sub	w3, w6, w7
  403eec:	cmp	w14, w7
  403ef0:	sub	w3, w3, #0x1
  403ef4:	add	w8, w1, #0x8
  403ef8:	ldrb	w3, [x4, w3, sxtw]
  403efc:	strb	w3, [x2, w7, sxtw]
  403f00:	b.le	403a90 <ferror@plt+0x2620>
  403f04:	sub	w3, w6, w8
  403f08:	cmp	w14, w8
  403f0c:	sub	w3, w3, #0x1
  403f10:	add	w7, w1, #0x9
  403f14:	ldrb	w3, [x4, w3, sxtw]
  403f18:	strb	w3, [x2, w8, sxtw]
  403f1c:	b.le	403a90 <ferror@plt+0x2620>
  403f20:	sub	w8, w6, w7
  403f24:	cmp	w14, w7
  403f28:	sub	w8, w8, #0x1
  403f2c:	add	w3, w1, #0xa
  403f30:	ldrb	w8, [x4, w8, sxtw]
  403f34:	strb	w8, [x2, w7, sxtw]
  403f38:	b.le	403a90 <ferror@plt+0x2620>
  403f3c:	sub	w8, w6, w3
  403f40:	cmp	w14, w3
  403f44:	sub	w8, w8, #0x1
  403f48:	add	w7, w1, #0xb
  403f4c:	ldrb	w8, [x4, w8, sxtw]
  403f50:	strb	w8, [x2, w3, sxtw]
  403f54:	b.le	403a90 <ferror@plt+0x2620>
  403f58:	sub	w8, w6, w7
  403f5c:	cmp	w14, w7
  403f60:	sub	w8, w8, #0x1
  403f64:	add	w3, w1, #0xc
  403f68:	ldrb	w8, [x4, w8, sxtw]
  403f6c:	strb	w8, [x2, w7, sxtw]
  403f70:	b.le	403a90 <ferror@plt+0x2620>
  403f74:	sub	w8, w6, w3
  403f78:	cmp	w14, w3
  403f7c:	sub	w8, w8, #0x1
  403f80:	add	w7, w1, #0xd
  403f84:	ldrb	w8, [x4, w8, sxtw]
  403f88:	strb	w8, [x2, w3, sxtw]
  403f8c:	b.le	403a90 <ferror@plt+0x2620>
  403f90:	sub	w8, w6, w7
  403f94:	add	w3, w1, #0xe
  403f98:	sub	w1, w8, #0x1
  403f9c:	cmp	w14, w7
  403fa0:	ldrb	w1, [x4, w1, sxtw]
  403fa4:	strb	w1, [x2, w7, sxtw]
  403fa8:	b.le	403a90 <ferror@plt+0x2620>
  403fac:	sub	w1, w6, w3
  403fb0:	sub	w1, w1, #0x1
  403fb4:	ldrb	w1, [x4, w1, sxtw]
  403fb8:	strb	w1, [x2, w3, sxtw]
  403fbc:	b	403a90 <ferror@plt+0x2620>
  403fc0:	mov	w15, w7
  403fc4:	b	403ac0 <ferror@plt+0x2650>
  403fc8:	mov	w14, w6
  403fcc:	b	40395c <ferror@plt+0x24ec>
  403fd0:	mov	w1, #0x0                   	// #0
  403fd4:	b	403e24 <ferror@plt+0x29b4>
  403fd8:	adrp	x1, 417000 <ferror@plt+0x15b90>
  403fdc:	b	4037bc <ferror@plt+0x234c>
  403fe0:	mov	x3, x0
  403fe4:	mov	x2, #0x15                  	// #21
  403fe8:	adrp	x0, 406000 <ferror@plt+0x4b90>
  403fec:	mov	x1, #0x1                   	// #1
  403ff0:	add	x0, x0, #0xdc0
  403ff4:	bl	401380 <fwrite@plt>
  403ff8:	b	403c28 <ferror@plt+0x27b8>
  403ffc:	nop
  404000:	stp	x29, x30, [sp, #-208]!
  404004:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404008:	mov	x29, sp
  40400c:	ldr	x1, [x1, #4040]
  404010:	stp	x21, x22, [sp, #32]
  404014:	adrp	x21, 417000 <ferror@plt+0x15b90>
  404018:	stp	x19, x20, [sp, #16]
  40401c:	mov	x19, x0
  404020:	ldr	x0, [x21, #3936]
  404024:	strb	wzr, [x1]
  404028:	ldr	w20, [x0]
  40402c:	cbz	x19, 404164 <ferror@plt+0x2cf4>
  404030:	adrp	x3, 417000 <ferror@plt+0x15b90>
  404034:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404038:	mov	x2, #0x400                 	// #1024
  40403c:	add	x1, x1, #0xe50
  404040:	ldr	x3, [x3, #3992]
  404044:	mov	x0, x3
  404048:	bl	401410 <strncpy@plt>
  40404c:	strb	wzr, [x0, #1024]
  404050:	cmp	w20, #0x1
  404054:	b.eq	40418c <ferror@plt+0x2d1c>  // b.none
  404058:	sub	w20, w20, #0x2
  40405c:	cmp	w20, #0x1
  404060:	b.hi	4042ec <ferror@plt+0x2e7c>  // b.pmore
  404064:	mov	x0, x19
  404068:	bl	401170 <strlen@plt>
  40406c:	cmp	x0, #0x400
  404070:	b.hi	40443c <ferror@plt+0x2fcc>  // b.pmore
  404074:	adrp	x20, 417000 <ferror@plt+0x15b90>
  404078:	mov	x1, x19
  40407c:	mov	x2, #0x400                 	// #1024
  404080:	adrp	x19, 406000 <ferror@plt+0x4b90>
  404084:	ldr	x3, [x20, #4008]
  404088:	add	x19, x19, #0xe88
  40408c:	mov	x0, x3
  404090:	bl	401410 <strncpy@plt>
  404094:	strb	wzr, [x0, #1024]
  404098:	ldr	x22, [x20, #4008]
  40409c:	mov	x1, x19
  4040a0:	mov	x0, x22
  4040a4:	bl	4013c0 <fopen64@plt>
  4040a8:	cbz	x0, 40430c <ferror@plt+0x2e9c>
  4040ac:	bl	401200 <fclose@plt>
  4040b0:	ldr	x21, [x21, #3936]
  4040b4:	ldr	w0, [x21]
  4040b8:	cmp	w0, #0x1
  4040bc:	b.eq	4041ac <ferror@plt+0x2d3c>  // b.none
  4040c0:	add	x2, sp, #0x50
  4040c4:	mov	x1, x22
  4040c8:	mov	w0, #0x0                   	// #0
  4040cc:	bl	4011a0 <__xstat64@plt>
  4040d0:	ldr	w0, [sp, #96]
  4040d4:	and	w0, w0, #0xf000
  4040d8:	cmp	w0, #0x4, lsl #12
  4040dc:	b.eq	4043bc <ferror@plt+0x2f4c>  // b.none
  4040e0:	ldr	w0, [x21]
  4040e4:	cmp	w0, #0x1
  4040e8:	b.eq	4041ac <ferror@plt+0x2d3c>  // b.none
  4040ec:	sub	w0, w0, #0x2
  4040f0:	cmp	w0, #0x1
  4040f4:	b.hi	404428 <ferror@plt+0x2fb8>  // b.pmore
  4040f8:	mov	x1, x19
  4040fc:	mov	x0, x22
  404100:	bl	4013c0 <fopen64@plt>
  404104:	mov	x21, x0
  404108:	cbz	x0, 4043e8 <ferror@plt+0x2f78>
  40410c:	stp	x23, x24, [sp, #48]
  404110:	adrp	x23, 417000 <ferror@plt+0x15b90>
  404114:	ldr	x0, [x23, #3856]
  404118:	ldr	w0, [x0]
  40411c:	cmp	w0, #0x0
  404120:	b.gt	4041e0 <ferror@plt+0x2d70>
  404124:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404128:	mov	x0, x21
  40412c:	ldr	x1, [x1, #3904]
  404130:	str	xzr, [x1]
  404134:	bl	402af8 <ferror@plt+0x1688>
  404138:	tst	w0, #0xff
  40413c:	b.eq	404280 <ferror@plt+0x2e10>  // b.none
  404140:	ldr	x23, [x23, #3856]
  404144:	ldr	w0, [x23]
  404148:	cmp	w0, #0x0
  40414c:	b.gt	4042b8 <ferror@plt+0x2e48>
  404150:	ldp	x23, x24, [sp, #48]
  404154:	ldp	x19, x20, [sp, #16]
  404158:	ldp	x21, x22, [sp, #32]
  40415c:	ldp	x29, x30, [sp], #208
  404160:	ret
  404164:	cmp	w20, #0x1
  404168:	b.ne	40444c <ferror@plt+0x2fdc>  // b.any
  40416c:	adrp	x3, 417000 <ferror@plt+0x15b90>
  404170:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404174:	mov	x2, #0x400                 	// #1024
  404178:	add	x1, x1, #0xe50
  40417c:	ldr	x3, [x3, #3992]
  404180:	mov	x0, x3
  404184:	bl	401410 <strncpy@plt>
  404188:	strb	wzr, [x0, #1024]
  40418c:	adrp	x20, 417000 <ferror@plt+0x15b90>
  404190:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404194:	mov	x2, #0x400                 	// #1024
  404198:	add	x1, x1, #0xe58
  40419c:	ldr	x3, [x20, #4008]
  4041a0:	mov	x0, x3
  4041a4:	bl	401410 <strncpy@plt>
  4041a8:	strb	wzr, [x0, #1024]
  4041ac:	adrp	x19, 417000 <ferror@plt+0x15b90>
  4041b0:	ldr	x19, [x19, #3968]
  4041b4:	ldr	x0, [x19]
  4041b8:	bl	4011e0 <fileno@plt>
  4041bc:	bl	4013d0 <isatty@plt>
  4041c0:	cbnz	w0, 40437c <ferror@plt+0x2f0c>
  4041c4:	stp	x23, x24, [sp, #48]
  4041c8:	adrp	x23, 417000 <ferror@plt+0x15b90>
  4041cc:	ldr	x0, [x23, #3856]
  4041d0:	ldr	x21, [x19]
  4041d4:	ldr	w0, [x0]
  4041d8:	cmp	w0, #0x0
  4041dc:	b.le	404124 <ferror@plt+0x2cb4>
  4041e0:	str	x25, [sp, #64]
  4041e4:	adrp	x25, 417000 <ferror@plt+0x15b90>
  4041e8:	ldr	x20, [x20, #4008]
  4041ec:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4041f0:	ldr	x25, [x25, #3880]
  4041f4:	add	x1, x1, #0xf30
  4041f8:	mov	x2, x20
  4041fc:	adrp	x22, 417000 <ferror@plt+0x15b90>
  404200:	ldr	x0, [x25]
  404204:	bl	401460 <fprintf@plt>
  404208:	mov	x0, x20
  40420c:	bl	401170 <strlen@plt>
  404210:	ldr	x22, [x22, #3920]
  404214:	ldr	w1, [x22]
  404218:	cmp	w1, w0
  40421c:	b.le	4042a4 <ferror@plt+0x2e34>
  404220:	ldr	x1, [x25]
  404224:	mov	x24, x25
  404228:	mov	w19, #0x1                   	// #1
  40422c:	nop
  404230:	mov	w0, #0x20                  	// #32
  404234:	bl	4011d0 <fputc@plt>
  404238:	mov	x0, x20
  40423c:	bl	401170 <strlen@plt>
  404240:	ldr	w3, [x22]
  404244:	add	w19, w19, #0x1
  404248:	ldr	x1, [x24]
  40424c:	sub	w3, w3, w0
  404250:	cmp	w19, w3
  404254:	b.le	404230 <ferror@plt+0x2dc0>
  404258:	mov	x0, x1
  40425c:	bl	4013a0 <fflush@plt>
  404260:	ldr	x25, [sp, #64]
  404264:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404268:	mov	x0, x21
  40426c:	ldr	x1, [x1, #3904]
  404270:	str	xzr, [x1]
  404274:	bl	402af8 <ferror@plt+0x1688>
  404278:	tst	w0, #0xff
  40427c:	b.ne	404140 <ferror@plt+0x2cd0>  // b.any
  404280:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404284:	mov	w1, #0x1                   	// #1
  404288:	ldr	x0, [x0, #4000]
  40428c:	strb	w1, [x0]
  404290:	ldp	x19, x20, [sp, #16]
  404294:	ldp	x21, x22, [sp, #32]
  404298:	ldp	x23, x24, [sp, #48]
  40429c:	ldp	x29, x30, [sp], #208
  4042a0:	ret
  4042a4:	ldr	x1, [x25]
  4042a8:	mov	x0, x1
  4042ac:	bl	4013a0 <fflush@plt>
  4042b0:	ldr	x25, [sp, #64]
  4042b4:	b	404264 <ferror@plt+0x2df4>
  4042b8:	adrp	x3, 417000 <ferror@plt+0x15b90>
  4042bc:	mov	x2, #0x3                   	// #3
  4042c0:	mov	x1, #0x1                   	// #1
  4042c4:	adrp	x0, 406000 <ferror@plt+0x4b90>
  4042c8:	ldr	x3, [x3, #3880]
  4042cc:	add	x0, x0, #0xf38
  4042d0:	ldr	x3, [x3]
  4042d4:	bl	401380 <fwrite@plt>
  4042d8:	ldp	x19, x20, [sp, #16]
  4042dc:	ldp	x21, x22, [sp, #32]
  4042e0:	ldp	x23, x24, [sp, #48]
  4042e4:	ldp	x29, x30, [sp], #208
  4042e8:	ret
  4042ec:	adrp	x20, 417000 <ferror@plt+0x15b90>
  4042f0:	adrp	x19, 406000 <ferror@plt+0x4b90>
  4042f4:	add	x19, x19, #0xe88
  4042f8:	ldr	x22, [x20, #4008]
  4042fc:	mov	x1, x19
  404300:	mov	x0, x22
  404304:	bl	4013c0 <fopen64@plt>
  404308:	cbnz	x0, 4040ac <ferror@plt+0x2c3c>
  40430c:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404310:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404314:	ldr	x1, [x1, #3880]
  404318:	ldr	x0, [x0, #4056]
  40431c:	ldr	x19, [x1]
  404320:	ldr	x20, [x0]
  404324:	bl	401420 <__errno_location@plt>
  404328:	ldr	w0, [x0]
  40432c:	bl	4012b0 <strerror@plt>
  404330:	mov	x4, x0
  404334:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404338:	mov	x2, x20
  40433c:	mov	x0, x19
  404340:	mov	x3, x22
  404344:	add	x1, x1, #0xf40
  404348:	bl	401460 <fprintf@plt>
  40434c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404350:	ldr	x1, [x0, #3960]
  404354:	ldr	w1, [x1]
  404358:	cmp	w1, #0x0
  40435c:	b.gt	404154 <ferror@plt+0x2ce4>
  404360:	ldr	x0, [x0, #3960]
  404364:	mov	w1, #0x1                   	// #1
  404368:	ldp	x19, x20, [sp, #16]
  40436c:	str	w1, [x0]
  404370:	ldp	x21, x22, [sp, #32]
  404374:	ldp	x29, x30, [sp], #208
  404378:	ret
  40437c:	adrp	x19, 417000 <ferror@plt+0x15b90>
  404380:	adrp	x20, 417000 <ferror@plt+0x15b90>
  404384:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404388:	add	x1, x1, #0xe90
  40438c:	ldr	x19, [x19, #4056]
  404390:	ldr	x20, [x20, #3880]
  404394:	ldr	x2, [x19]
  404398:	ldr	x0, [x20]
  40439c:	bl	401460 <fprintf@plt>
  4043a0:	ldr	x3, [x19]
  4043a4:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4043a8:	ldr	x0, [x20]
  4043ac:	add	x1, x1, #0xec8
  4043b0:	mov	x2, x3
  4043b4:	bl	401460 <fprintf@plt>
  4043b8:	b	40434c <ferror@plt+0x2edc>
  4043bc:	adrp	x2, 417000 <ferror@plt+0x15b90>
  4043c0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4043c4:	mov	x3, x22
  4043c8:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4043cc:	ldr	x2, [x2, #4056]
  4043d0:	add	x1, x1, #0xe60
  4043d4:	ldr	x0, [x0, #3880]
  4043d8:	ldr	x2, [x2]
  4043dc:	ldr	x0, [x0]
  4043e0:	bl	401460 <fprintf@plt>
  4043e4:	b	40434c <ferror@plt+0x2edc>
  4043e8:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4043ec:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4043f0:	ldr	x1, [x1, #3880]
  4043f4:	ldr	x0, [x0, #4056]
  4043f8:	ldr	x19, [x1]
  4043fc:	ldr	x20, [x0]
  404400:	bl	401420 <__errno_location@plt>
  404404:	ldr	w0, [x0]
  404408:	bl	4012b0 <strerror@plt>
  40440c:	mov	x4, x0
  404410:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404414:	mov	x2, x20
  404418:	mov	x0, x19
  40441c:	mov	x3, x22
  404420:	add	x1, x1, #0xef0
  404424:	b	404348 <ferror@plt+0x2ed8>
  404428:	adrp	x0, 406000 <ferror@plt+0x4b90>
  40442c:	add	x0, x0, #0xf18
  404430:	stp	x23, x24, [sp, #48]
  404434:	str	x25, [sp, #64]
  404438:	bl	4025c8 <ferror@plt+0x1158>
  40443c:	mov	x0, x19
  404440:	stp	x23, x24, [sp, #48]
  404444:	str	x25, [sp, #64]
  404448:	bl	402738 <ferror@plt+0x12c8>
  40444c:	adrp	x0, 406000 <ferror@plt+0x4b90>
  404450:	add	x0, x0, #0xe38
  404454:	stp	x23, x24, [sp, #48]
  404458:	str	x25, [sp, #64]
  40445c:	bl	4025c8 <ferror@plt+0x1158>
  404460:	stp	x29, x30, [sp, #-352]!
  404464:	mov	x29, sp
  404468:	stp	x21, x22, [sp, #32]
  40446c:	adrp	x22, 417000 <ferror@plt+0x15b90>
  404470:	adrp	x21, 417000 <ferror@plt+0x15b90>
  404474:	ldr	x2, [x22, #4040]
  404478:	stp	x19, x20, [sp, #16]
  40447c:	ldr	x1, [x21, #3936]
  404480:	stp	x23, x24, [sp, #48]
  404484:	strb	wzr, [x2]
  404488:	ldr	w1, [x1]
  40448c:	cbz	x0, 4048d0 <ferror@plt+0x3460>
  404490:	mov	x19, x0
  404494:	cmp	w1, #0x3
  404498:	b.eq	404694 <ferror@plt+0x3224>  // b.none
  40449c:	b.gt	404620 <ferror@plt+0x31b0>
  4044a0:	cmp	w1, #0x1
  4044a4:	b.eq	4048d8 <ferror@plt+0x3468>  // b.none
  4044a8:	cmp	w1, #0x2
  4044ac:	b.ne	404620 <ferror@plt+0x31b0>  // b.any
  4044b0:	bl	401170 <strlen@plt>
  4044b4:	cmp	x0, #0x400
  4044b8:	b.hi	404d40 <ferror@plt+0x38d0>  // b.pmore
  4044bc:	adrp	x23, 417000 <ferror@plt+0x15b90>
  4044c0:	mov	x1, x19
  4044c4:	mov	x2, #0x400                 	// #1024
  4044c8:	ldr	x4, [x23, #4008]
  4044cc:	mov	x0, x4
  4044d0:	bl	401410 <strncpy@plt>
  4044d4:	strb	wzr, [x0, #1024]
  4044d8:	adrp	x3, 417000 <ferror@plt+0x15b90>
  4044dc:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4044e0:	mov	x2, #0x400                 	// #1024
  4044e4:	add	x1, x1, #0xf80
  4044e8:	ldr	x3, [x3, #3992]
  4044ec:	mov	x0, x3
  4044f0:	bl	401410 <strncpy@plt>
  4044f4:	strb	wzr, [x0, #1024]
  4044f8:	ldr	x20, [x23, #4008]
  4044fc:	adrp	x19, 406000 <ferror@plt+0x4b90>
  404500:	add	x1, x19, #0xe88
  404504:	mov	x0, x20
  404508:	bl	4013c0 <fopen64@plt>
  40450c:	cbz	x0, 40463c <ferror@plt+0x31cc>
  404510:	stp	x25, x26, [sp, #64]
  404514:	bl	401200 <fclose@plt>
  404518:	adrp	x24, 417000 <ferror@plt+0x15b90>
  40451c:	ldr	x25, [x23, #4008]
  404520:	mov	x0, x25
  404524:	bl	401170 <strlen@plt>
  404528:	ldr	x1, [x24, #4016]
  40452c:	mov	x19, x0
  404530:	ldr	x20, [x1]
  404534:	mov	x0, x20
  404538:	bl	401170 <strlen@plt>
  40453c:	cmp	w19, w0
  404540:	b.lt	404558 <ferror@plt+0x30e8>  // b.tstop
  404544:	sub	x0, x19, w0, sxtw
  404548:	mov	x1, x20
  40454c:	add	x0, x25, x0
  404550:	bl	401300 <strcmp@plt>
  404554:	cbz	w0, 404714 <ferror@plt+0x32a4>
  404558:	ldr	x0, [x24, #4016]
  40455c:	ldr	x20, [x0, #8]
  404560:	mov	x0, x20
  404564:	bl	401170 <strlen@plt>
  404568:	cmp	w0, w19
  40456c:	b.gt	404588 <ferror@plt+0x3118>
  404570:	ldr	x2, [x23, #4008]
  404574:	sub	x0, x19, w0, sxtw
  404578:	mov	x1, x20
  40457c:	add	x0, x2, x0
  404580:	bl	401300 <strcmp@plt>
  404584:	cbz	w0, 404714 <ferror@plt+0x32a4>
  404588:	ldr	x0, [x24, #4016]
  40458c:	ldr	x20, [x0, #16]
  404590:	mov	x0, x20
  404594:	bl	401170 <strlen@plt>
  404598:	cmp	w0, w19
  40459c:	b.gt	4045b8 <ferror@plt+0x3148>
  4045a0:	ldr	x2, [x23, #4008]
  4045a4:	sub	x0, x19, w0, sxtw
  4045a8:	mov	x1, x20
  4045ac:	add	x0, x2, x0
  4045b0:	bl	401300 <strcmp@plt>
  4045b4:	cbz	w0, 404714 <ferror@plt+0x32a4>
  4045b8:	ldr	x24, [x24, #4016]
  4045bc:	ldr	x20, [x24, #24]
  4045c0:	mov	x0, x20
  4045c4:	bl	401170 <strlen@plt>
  4045c8:	cmp	w19, w0
  4045cc:	b.lt	4045e8 <ferror@plt+0x3178>  // b.tstop
  4045d0:	ldr	x2, [x23, #4008]
  4045d4:	sub	x19, x19, w0, sxtw
  4045d8:	mov	x1, x20
  4045dc:	add	x0, x2, x19
  4045e0:	bl	401300 <strcmp@plt>
  4045e4:	cbz	w0, 404714 <ferror@plt+0x32a4>
  4045e8:	ldr	x19, [x21, #3936]
  4045ec:	ldr	w0, [x19]
  4045f0:	sub	w1, w0, #0x2
  4045f4:	cmp	w1, #0x1
  4045f8:	b.ls	40475c <ferror@plt+0x32ec>  // b.plast
  4045fc:	cmp	w0, #0x2
  404600:	adrp	x19, 406000 <ferror@plt+0x4b90>
  404604:	b.eq	4049b8 <ferror@plt+0x3548>  // b.none
  404608:	cmp	w0, #0x1
  40460c:	b.eq	404920 <ferror@plt+0x34b0>  // b.none
  404610:	adrp	x0, 407000 <ferror@plt+0x5b90>
  404614:	add	x0, x0, #0xd8
  404618:	stp	x27, x28, [sp, #80]
  40461c:	bl	4025c8 <ferror@plt+0x1158>
  404620:	adrp	x23, 417000 <ferror@plt+0x15b90>
  404624:	adrp	x19, 406000 <ferror@plt+0x4b90>
  404628:	add	x1, x19, #0xe88
  40462c:	ldr	x20, [x23, #4008]
  404630:	mov	x0, x20
  404634:	bl	4013c0 <fopen64@plt>
  404638:	cbnz	x0, 404510 <ferror@plt+0x30a0>
  40463c:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404640:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404644:	ldr	x1, [x1, #3880]
  404648:	ldr	x0, [x0, #4056]
  40464c:	ldr	x19, [x1]
  404650:	ldr	x21, [x0]
  404654:	bl	401420 <__errno_location@plt>
  404658:	ldr	w0, [x0]
  40465c:	bl	4012b0 <strerror@plt>
  404660:	mov	x4, x0
  404664:	mov	x2, x21
  404668:	mov	x0, x19
  40466c:	mov	x3, x20
  404670:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404674:	add	x1, x1, #0x80
  404678:	bl	401460 <fprintf@plt>
  40467c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404680:	ldr	x1, [x0, #3960]
  404684:	ldr	w1, [x1]
  404688:	cmp	w1, #0x0
  40468c:	b.le	40473c <ferror@plt+0x32cc>
  404690:	b	4048bc <ferror@plt+0x344c>
  404694:	bl	401170 <strlen@plt>
  404698:	cmp	x0, #0x400
  40469c:	b.hi	404d40 <ferror@plt+0x38d0>  // b.pmore
  4046a0:	adrp	x23, 417000 <ferror@plt+0x15b90>
  4046a4:	mov	x1, x19
  4046a8:	mov	x2, #0x400                 	// #1024
  4046ac:	ldr	x3, [x23, #4008]
  4046b0:	mov	x0, x3
  4046b4:	bl	401410 <strncpy@plt>
  4046b8:	mov	x3, x0
  4046bc:	mov	x0, x19
  4046c0:	strb	wzr, [x3, #1024]
  4046c4:	bl	401170 <strlen@plt>
  4046c8:	cmp	x0, #0x400
  4046cc:	b.hi	404d40 <ferror@plt+0x38d0>  // b.pmore
  4046d0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4046d4:	mov	x1, x19
  4046d8:	mov	x2, #0x400                 	// #1024
  4046dc:	ldr	x19, [x0, #3992]
  4046e0:	mov	x0, x19
  4046e4:	bl	401410 <strncpy@plt>
  4046e8:	strb	wzr, [x19, #1024]
  4046ec:	mov	x0, x19
  4046f0:	bl	401170 <strlen@plt>
  4046f4:	add	x2, x0, x19
  4046f8:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4046fc:	add	x1, x1, #0xf90
  404700:	ldr	w3, [x1]
  404704:	str	w3, [x0, x19]
  404708:	ldrb	w0, [x1, #4]
  40470c:	strb	w0, [x2, #4]
  404710:	b	4044f8 <ferror@plt+0x3088>
  404714:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404718:	ldr	x0, [x0, #3976]
  40471c:	ldrb	w0, [x0]
  404720:	cbnz	w0, 404b7c <ferror@plt+0x370c>
  404724:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404728:	ldr	x1, [x0, #3960]
  40472c:	ldr	w1, [x1]
  404730:	cmp	w1, #0x0
  404734:	b.gt	4048b8 <ferror@plt+0x3448>
  404738:	ldp	x25, x26, [sp, #64]
  40473c:	mov	w1, #0x1                   	// #1
  404740:	ldr	x0, [x0, #3960]
  404744:	ldp	x19, x20, [sp, #16]
  404748:	str	w1, [x0]
  40474c:	ldp	x21, x22, [sp, #32]
  404750:	ldp	x23, x24, [sp, #48]
  404754:	ldp	x29, x30, [sp], #352
  404758:	ret
  40475c:	ldr	x24, [x23, #4008]
  404760:	add	x2, sp, #0x60
  404764:	mov	w0, #0x0                   	// #0
  404768:	mov	x1, x24
  40476c:	bl	4011a0 <__xstat64@plt>
  404770:	ldr	w0, [sp, #112]
  404774:	and	w0, w0, #0xf000
  404778:	cmp	w0, #0x4, lsl #12
  40477c:	b.eq	404d14 <ferror@plt+0x38a4>  // b.none
  404780:	ldr	w0, [x19]
  404784:	cmp	w0, #0x3
  404788:	b.ne	4045fc <ferror@plt+0x318c>  // b.any
  40478c:	adrp	x20, 417000 <ferror@plt+0x15b90>
  404790:	ldr	x0, [x20, #4032]
  404794:	ldrb	w0, [x0]
  404798:	cbz	w0, 404b10 <ferror@plt+0x36a0>
  40479c:	adrp	x25, 417000 <ferror@plt+0x15b90>
  4047a0:	adrp	x19, 406000 <ferror@plt+0x4b90>
  4047a4:	add	x1, x19, #0xe88
  4047a8:	ldr	x24, [x25, #3992]
  4047ac:	mov	x0, x24
  4047b0:	bl	4013c0 <fopen64@plt>
  4047b4:	cbz	x0, 4047d0 <ferror@plt+0x3360>
  4047b8:	bl	401200 <fclose@plt>
  4047bc:	ldr	x0, [x20, #4032]
  4047c0:	ldrb	w0, [x0]
  4047c4:	cbz	w0, 404c4c <ferror@plt+0x37dc>
  4047c8:	mov	x0, x24
  4047cc:	bl	4011b0 <remove@plt>
  4047d0:	ldr	x0, [x21, #3936]
  4047d4:	ldr	w0, [x0]
  4047d8:	cmp	w0, #0x3
  4047dc:	b.ne	4045fc <ferror@plt+0x318c>  // b.any
  4047e0:	ldr	x20, [x20, #4032]
  4047e4:	ldrb	w0, [x20]
  4047e8:	cbz	w0, 404988 <ferror@plt+0x3518>
  4047ec:	ldr	x26, [x23, #4008]
  4047f0:	adrp	x2, 418000 <ferror@plt+0x16b90>
  4047f4:	mov	w0, #0x0                   	// #0
  4047f8:	add	x2, x2, #0x1e8
  4047fc:	mov	x1, x26
  404800:	bl	4011a0 <__xstat64@plt>
  404804:	cbnz	w0, 404b08 <ferror@plt+0x3698>
  404808:	ldr	x0, [x21, #3936]
  40480c:	ldr	w0, [x0]
  404810:	cmp	w0, #0x2
  404814:	b.eq	4049b8 <ferror@plt+0x3548>  // b.none
  404818:	cmp	w0, #0x3
  40481c:	b.ne	404608 <ferror@plt+0x3198>  // b.any
  404820:	add	x1, x19, #0xe88
  404824:	mov	x0, x26
  404828:	bl	4013c0 <fopen64@plt>
  40482c:	mov	x24, x0
  404830:	ldr	x0, [x25, #3992]
  404834:	mov	w2, #0x180                 	// #384
  404838:	mov	w1, #0xc1                  	// #193
  40483c:	bl	4013e0 <open64@plt>
  404840:	mov	w19, w0
  404844:	cmn	w0, #0x1
  404848:	b.eq	404ccc <ferror@plt+0x385c>  // b.none
  40484c:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404850:	add	x1, x1, #0xa8
  404854:	bl	401270 <fdopen@plt>
  404858:	mov	x20, x0
  40485c:	cbz	x0, 404cc4 <ferror@plt+0x3854>
  404860:	cbz	x24, 404c78 <ferror@plt+0x3808>
  404864:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404868:	ldr	x0, [x0, #3856]
  40486c:	ldr	w0, [x0]
  404870:	cmp	w0, #0x0
  404874:	b.gt	404a30 <ferror@plt+0x35c0>
  404878:	adrp	x19, 417000 <ferror@plt+0x15b90>
  40487c:	mov	x0, x24
  404880:	ldr	x24, [x22, #4040]
  404884:	mov	w2, #0x1                   	// #1
  404888:	ldr	x19, [x19, #3904]
  40488c:	mov	x1, x20
  404890:	strb	w2, [x24]
  404894:	str	x20, [x19]
  404898:	bl	4035a8 <ferror@plt+0x2138>
  40489c:	ldr	x21, [x21, #3936]
  4048a0:	str	xzr, [x19]
  4048a4:	ldr	w0, [x21]
  4048a8:	cmp	w0, #0x3
  4048ac:	b.eq	404ac0 <ferror@plt+0x3650>  // b.none
  4048b0:	ldr	x22, [x22, #4040]
  4048b4:	strb	wzr, [x22]
  4048b8:	ldp	x25, x26, [sp, #64]
  4048bc:	ldp	x19, x20, [sp, #16]
  4048c0:	ldp	x21, x22, [sp, #32]
  4048c4:	ldp	x23, x24, [sp, #48]
  4048c8:	ldp	x29, x30, [sp], #352
  4048cc:	ret
  4048d0:	cmp	w1, #0x1
  4048d4:	b.ne	404d50 <ferror@plt+0x38e0>  // b.any
  4048d8:	adrp	x23, 417000 <ferror@plt+0x15b90>
  4048dc:	mov	x2, #0x400                 	// #1024
  4048e0:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4048e4:	add	x1, x1, #0xe58
  4048e8:	ldr	x4, [x23, #4008]
  4048ec:	stp	x25, x26, [sp, #64]
  4048f0:	mov	x0, x4
  4048f4:	bl	401410 <strncpy@plt>
  4048f8:	strb	wzr, [x0, #1024]
  4048fc:	adrp	x3, 417000 <ferror@plt+0x15b90>
  404900:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404904:	mov	x2, #0x400                 	// #1024
  404908:	add	x1, x1, #0xf80
  40490c:	ldr	x3, [x3, #3992]
  404910:	mov	x0, x3
  404914:	bl	401410 <strncpy@plt>
  404918:	strb	wzr, [x0, #1024]
  40491c:	b	404518 <ferror@plt+0x30a8>
  404920:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404924:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404928:	ldr	x1, [x1, #3928]
  40492c:	ldr	x0, [x0, #3968]
  404930:	ldr	x20, [x1]
  404934:	ldr	x24, [x0]
  404938:	mov	x0, x20
  40493c:	bl	4011e0 <fileno@plt>
  404940:	bl	4013d0 <isatty@plt>
  404944:	cbz	w0, 404864 <ferror@plt+0x33f4>
  404948:	adrp	x19, 417000 <ferror@plt+0x15b90>
  40494c:	adrp	x20, 417000 <ferror@plt+0x15b90>
  404950:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404954:	add	x1, x1, #0x48
  404958:	ldr	x19, [x19, #4056]
  40495c:	ldr	x20, [x20, #3880]
  404960:	ldr	x2, [x19]
  404964:	ldr	x0, [x20]
  404968:	bl	401460 <fprintf@plt>
  40496c:	ldr	x3, [x19]
  404970:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404974:	ldr	x0, [x20]
  404978:	add	x1, x1, #0xec8
  40497c:	mov	x2, x3
  404980:	bl	401460 <fprintf@plt>
  404984:	b	404724 <ferror@plt+0x32b4>
  404988:	ldr	x20, [x23, #4008]
  40498c:	add	x2, sp, #0xe0
  404990:	mov	w0, #0x0                   	// #0
  404994:	mov	x1, x20
  404998:	bl	401330 <__lxstat64@plt>
  40499c:	cbz	w0, 404bac <ferror@plt+0x373c>
  4049a0:	ldr	x0, [x21, #3936]
  4049a4:	ldr	w0, [x0]
  4049a8:	cmp	w0, #0x3
  4049ac:	b.eq	4047ec <ferror@plt+0x337c>  // b.none
  4049b0:	cmp	w0, #0x2
  4049b4:	b.ne	404608 <ferror@plt+0x3198>  // b.any
  4049b8:	ldr	x25, [x23, #4008]
  4049bc:	add	x1, x19, #0xe88
  4049c0:	mov	x0, x25
  4049c4:	bl	4013c0 <fopen64@plt>
  4049c8:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4049cc:	mov	x24, x0
  4049d0:	ldr	x1, [x1, #3928]
  4049d4:	ldr	x20, [x1]
  4049d8:	mov	x0, x20
  4049dc:	bl	4011e0 <fileno@plt>
  4049e0:	bl	4013d0 <isatty@plt>
  4049e4:	cbnz	w0, 404c00 <ferror@plt+0x3790>
  4049e8:	cbnz	x24, 404864 <ferror@plt+0x33f4>
  4049ec:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4049f0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4049f4:	ldr	x1, [x1, #3880]
  4049f8:	ldr	x0, [x0, #4056]
  4049fc:	ldr	x19, [x1]
  404a00:	ldr	x20, [x0]
  404a04:	bl	401420 <__errno_location@plt>
  404a08:	ldr	w0, [x0]
  404a0c:	bl	4012b0 <strerror@plt>
  404a10:	mov	x4, x0
  404a14:	mov	x2, x20
  404a18:	mov	x0, x19
  404a1c:	mov	x3, x25
  404a20:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404a24:	add	x1, x1, #0x80
  404a28:	bl	401460 <fprintf@plt>
  404a2c:	b	404724 <ferror@plt+0x32b4>
  404a30:	stp	x27, x28, [sp, #80]
  404a34:	adrp	x28, 417000 <ferror@plt+0x15b90>
  404a38:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404a3c:	ldr	x28, [x28, #3880]
  404a40:	add	x1, x1, #0xf30
  404a44:	ldr	x25, [x23, #4008]
  404a48:	adrp	x27, 417000 <ferror@plt+0x15b90>
  404a4c:	ldr	x0, [x28]
  404a50:	mov	x2, x25
  404a54:	bl	401460 <fprintf@plt>
  404a58:	mov	x0, x25
  404a5c:	bl	401170 <strlen@plt>
  404a60:	ldr	x27, [x27, #3920]
  404a64:	ldr	w1, [x27]
  404a68:	cmp	w1, w0
  404a6c:	b.le	404ab8 <ferror@plt+0x3648>
  404a70:	ldr	x1, [x28]
  404a74:	mov	x26, x28
  404a78:	mov	w19, #0x1                   	// #1
  404a7c:	nop
  404a80:	mov	w0, #0x20                  	// #32
  404a84:	bl	4011d0 <fputc@plt>
  404a88:	mov	x0, x25
  404a8c:	bl	401170 <strlen@plt>
  404a90:	ldr	w3, [x27]
  404a94:	add	w19, w19, #0x1
  404a98:	ldr	x1, [x26]
  404a9c:	sub	w3, w3, w0
  404aa0:	cmp	w19, w3
  404aa4:	b.le	404a80 <ferror@plt+0x3610>
  404aa8:	mov	x0, x1
  404aac:	bl	4013a0 <fflush@plt>
  404ab0:	ldp	x27, x28, [sp, #80]
  404ab4:	b	404878 <ferror@plt+0x3408>
  404ab8:	ldr	x1, [x28]
  404abc:	b	404aa8 <ferror@plt+0x3638>
  404ac0:	adrp	x2, 418000 <ferror@plt+0x16b90>
  404ac4:	add	x2, x2, #0x1e8
  404ac8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404acc:	add	x1, sp, #0xe0
  404ad0:	ldr	x0, [x0, #3992]
  404ad4:	ldr	x3, [x2, #72]
  404ad8:	ldr	x2, [x2, #88]
  404adc:	stp	x3, x2, [sp, #224]
  404ae0:	bl	401390 <utime@plt>
  404ae4:	cbnz	w0, 404b08 <ferror@plt+0x3698>
  404ae8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404aec:	strb	wzr, [x24]
  404af0:	ldr	x0, [x0, #3944]
  404af4:	ldrb	w0, [x0]
  404af8:	cbnz	w0, 4048b0 <ferror@plt+0x3440>
  404afc:	ldr	x0, [x23, #4008]
  404b00:	bl	4011b0 <remove@plt>
  404b04:	cbz	w0, 4048b0 <ferror@plt+0x3440>
  404b08:	stp	x27, x28, [sp, #80]
  404b0c:	bl	402618 <ferror@plt+0x11a8>
  404b10:	mov	x1, x24
  404b14:	add	x2, sp, #0xe0
  404b18:	bl	401330 <__lxstat64@plt>
  404b1c:	cbnz	w0, 404b30 <ferror@plt+0x36c0>
  404b20:	ldr	w0, [sp, #240]
  404b24:	and	w0, w0, #0xf000
  404b28:	cmp	w0, #0x8, lsl #12
  404b2c:	b.eq	404b6c <ferror@plt+0x36fc>  // b.none
  404b30:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404b34:	ldr	x0, [x0, #3976]
  404b38:	ldrb	w0, [x0]
  404b3c:	cbz	w0, 404724 <ferror@plt+0x32b4>
  404b40:	adrp	x2, 417000 <ferror@plt+0x15b90>
  404b44:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404b48:	ldr	x3, [x23, #4008]
  404b4c:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404b50:	ldr	x2, [x2, #4056]
  404b54:	add	x1, x1, #0xfc8
  404b58:	ldr	x0, [x0, #3880]
  404b5c:	ldr	x2, [x2]
  404b60:	ldr	x0, [x0]
  404b64:	bl	401460 <fprintf@plt>
  404b68:	b	404724 <ferror@plt+0x32b4>
  404b6c:	ldr	w0, [x19]
  404b70:	cmp	w0, #0x3
  404b74:	b.ne	4045fc <ferror@plt+0x318c>  // b.any
  404b78:	b	40479c <ferror@plt+0x332c>
  404b7c:	adrp	x2, 417000 <ferror@plt+0x15b90>
  404b80:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404b84:	ldr	x3, [x23, #4008]
  404b88:	mov	x4, x20
  404b8c:	ldr	x2, [x2, #4056]
  404b90:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404b94:	ldr	x0, [x0, #3880]
  404b98:	add	x1, x1, #0xf98
  404b9c:	ldr	x2, [x2]
  404ba0:	ldr	x0, [x0]
  404ba4:	bl	401460 <fprintf@plt>
  404ba8:	b	404724 <ferror@plt+0x32b4>
  404bac:	ldr	w4, [sp, #244]
  404bb0:	sub	w4, w4, #0x1
  404bb4:	cmp	w4, #0x0
  404bb8:	b.le	4049a0 <ferror@plt+0x3530>
  404bbc:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404bc0:	adrp	x2, 417000 <ferror@plt+0x15b90>
  404bc4:	cmp	w4, #0x1
  404bc8:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404bcc:	ldr	x0, [x0, #3880]
  404bd0:	add	x1, x1, #0x408
  404bd4:	ldr	x2, [x2, #4056]
  404bd8:	adrp	x5, 406000 <ferror@plt+0x4b90>
  404bdc:	ldr	x0, [x0]
  404be0:	add	x5, x5, #0xf60
  404be4:	ldr	x2, [x2]
  404be8:	csel	x5, x5, x1, ne  // ne = any
  404bec:	mov	x3, x20
  404bf0:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404bf4:	add	x1, x1, #0x20
  404bf8:	bl	401460 <fprintf@plt>
  404bfc:	b	404724 <ferror@plt+0x32b4>
  404c00:	adrp	x19, 417000 <ferror@plt+0x15b90>
  404c04:	adrp	x20, 417000 <ferror@plt+0x15b90>
  404c08:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404c0c:	add	x1, x1, #0x48
  404c10:	ldr	x19, [x19, #4056]
  404c14:	ldr	x20, [x20, #3880]
  404c18:	ldr	x2, [x19]
  404c1c:	ldr	x0, [x20]
  404c20:	bl	401460 <fprintf@plt>
  404c24:	ldr	x3, [x19]
  404c28:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404c2c:	ldr	x0, [x20]
  404c30:	add	x1, x1, #0xec8
  404c34:	mov	x2, x3
  404c38:	bl	401460 <fprintf@plt>
  404c3c:	cbz	x24, 404724 <ferror@plt+0x32b4>
  404c40:	mov	x0, x24
  404c44:	bl	401200 <fclose@plt>
  404c48:	b	404724 <ferror@plt+0x32b4>
  404c4c:	adrp	x2, 417000 <ferror@plt+0x15b90>
  404c50:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404c54:	mov	x3, x24
  404c58:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404c5c:	ldr	x2, [x2, #4056]
  404c60:	add	x1, x1, #0xff8
  404c64:	ldr	x0, [x0, #3880]
  404c68:	ldr	x2, [x2]
  404c6c:	ldr	x0, [x0]
  404c70:	bl	401460 <fprintf@plt>
  404c74:	b	404724 <ferror@plt+0x32b4>
  404c78:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404c7c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404c80:	ldr	x1, [x1, #3880]
  404c84:	ldr	x0, [x0, #4056]
  404c88:	ldr	x19, [x1]
  404c8c:	ldr	x21, [x0]
  404c90:	bl	401420 <__errno_location@plt>
  404c94:	ldr	w0, [x0]
  404c98:	bl	4012b0 <strerror@plt>
  404c9c:	mov	x4, x0
  404ca0:	mov	x2, x21
  404ca4:	mov	x3, x26
  404ca8:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404cac:	add	x1, x1, #0x80
  404cb0:	mov	x0, x19
  404cb4:	bl	401460 <fprintf@plt>
  404cb8:	mov	x0, x20
  404cbc:	bl	401200 <fclose@plt>
  404cc0:	b	404724 <ferror@plt+0x32b4>
  404cc4:	mov	w0, w19
  404cc8:	bl	4012c0 <close@plt>
  404ccc:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404cd0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404cd4:	ldr	x1, [x1, #3880]
  404cd8:	ldr	x0, [x0, #4056]
  404cdc:	ldr	x19, [x1]
  404ce0:	ldr	x20, [x0]
  404ce4:	bl	401420 <__errno_location@plt>
  404ce8:	ldr	w0, [x0]
  404cec:	bl	4012b0 <strerror@plt>
  404cf0:	mov	x4, x0
  404cf4:	ldr	x3, [x25, #3992]
  404cf8:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404cfc:	mov	x2, x20
  404d00:	mov	x0, x19
  404d04:	add	x1, x1, #0xb0
  404d08:	bl	401460 <fprintf@plt>
  404d0c:	cbnz	x24, 404c40 <ferror@plt+0x37d0>
  404d10:	b	404724 <ferror@plt+0x32b4>
  404d14:	adrp	x2, 417000 <ferror@plt+0x15b90>
  404d18:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404d1c:	mov	x3, x24
  404d20:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404d24:	ldr	x2, [x2, #4056]
  404d28:	add	x1, x1, #0xe60
  404d2c:	ldr	x0, [x0, #3880]
  404d30:	ldr	x2, [x2]
  404d34:	ldr	x0, [x0]
  404d38:	bl	401460 <fprintf@plt>
  404d3c:	b	404724 <ferror@plt+0x32b4>
  404d40:	mov	x0, x19
  404d44:	stp	x25, x26, [sp, #64]
  404d48:	stp	x27, x28, [sp, #80]
  404d4c:	bl	402738 <ferror@plt+0x12c8>
  404d50:	adrp	x0, 406000 <ferror@plt+0x4b90>
  404d54:	add	x0, x0, #0xf68
  404d58:	stp	x25, x26, [sp, #64]
  404d5c:	stp	x27, x28, [sp, #80]
  404d60:	bl	4025c8 <ferror@plt+0x1158>
  404d64:	nop
  404d68:	stp	x29, x30, [sp, #-368]!
  404d6c:	mov	x29, sp
  404d70:	stp	x21, x22, [sp, #32]
  404d74:	adrp	x21, 417000 <ferror@plt+0x15b90>
  404d78:	ldr	x2, [x21, #4040]
  404d7c:	stp	x19, x20, [sp, #16]
  404d80:	adrp	x19, 417000 <ferror@plt+0x15b90>
  404d84:	stp	x23, x24, [sp, #48]
  404d88:	ldr	x1, [x19, #3936]
  404d8c:	stp	x25, x26, [sp, #64]
  404d90:	strb	wzr, [x2]
  404d94:	str	x0, [sp, #104]
  404d98:	ldr	w1, [x1]
  404d9c:	cbz	x0, 4051e8 <ferror@plt+0x3d78>
  404da0:	mov	x20, x0
  404da4:	cmp	w1, #0x3
  404da8:	b.eq	404eec <ferror@plt+0x3a7c>  // b.none
  404dac:	b.gt	404e88 <ferror@plt+0x3a18>
  404db0:	cmp	w1, #0x1
  404db4:	b.eq	4051f0 <ferror@plt+0x3d80>  // b.none
  404db8:	cmp	w1, #0x2
  404dbc:	b.ne	404e88 <ferror@plt+0x3a18>  // b.any
  404dc0:	bl	401170 <strlen@plt>
  404dc4:	cmp	x0, #0x400
  404dc8:	b.hi	405780 <ferror@plt+0x4310>  // b.pmore
  404dcc:	adrp	x22, 417000 <ferror@plt+0x15b90>
  404dd0:	mov	x1, x20
  404dd4:	mov	x2, #0x400                 	// #1024
  404dd8:	mov	w25, #0x0                   	// #0
  404ddc:	ldr	x4, [x22, #4008]
  404de0:	mov	x0, x4
  404de4:	bl	401410 <strncpy@plt>
  404de8:	strb	wzr, [x0, #1024]
  404dec:	adrp	x3, 417000 <ferror@plt+0x15b90>
  404df0:	adrp	x1, 406000 <ferror@plt+0x4b90>
  404df4:	mov	x2, #0x400                 	// #1024
  404df8:	add	x1, x1, #0xf80
  404dfc:	ldr	x3, [x3, #3992]
  404e00:	mov	x0, x3
  404e04:	bl	401410 <strncpy@plt>
  404e08:	strb	wzr, [x0, #1024]
  404e0c:	ldr	x24, [x22, #4008]
  404e10:	adrp	x20, 406000 <ferror@plt+0x4b90>
  404e14:	add	x1, x20, #0xe88
  404e18:	mov	x0, x24
  404e1c:	bl	4013c0 <fopen64@plt>
  404e20:	cbz	x0, 404ea8 <ferror@plt+0x3a38>
  404e24:	nop
  404e28:	bl	401200 <fclose@plt>
  404e2c:	ldr	x23, [x19, #3936]
  404e30:	ldr	w0, [x23]
  404e34:	sub	w0, w0, #0x2
  404e38:	cmp	w0, #0x1
  404e3c:	b.ls	404fb4 <ferror@plt+0x3b44>  // b.plast
  404e40:	cbz	w25, 404e54 <ferror@plt+0x39e4>
  404e44:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404e48:	ldr	x0, [x0, #3976]
  404e4c:	ldrb	w0, [x0]
  404e50:	cbnz	w0, 405580 <ferror@plt+0x4110>
  404e54:	ldr	x0, [x19, #3936]
  404e58:	ldr	w1, [x0]
  404e5c:	cmp	w1, #0x3
  404e60:	b.eq	4055b4 <ferror@plt+0x4144>  // b.none
  404e64:	cmp	w1, #0x2
  404e68:	adrp	x20, 406000 <ferror@plt+0x4b90>
  404e6c:	b.eq	405438 <ferror@plt+0x3fc8>  // b.none
  404e70:	cmp	w1, #0x1
  404e74:	b.eq	405234 <ferror@plt+0x3dc4>  // b.none
  404e78:	adrp	x0, 407000 <ferror@plt+0x5b90>
  404e7c:	add	x0, x0, #0x148
  404e80:	stp	x27, x28, [sp, #80]
  404e84:	bl	4025c8 <ferror@plt+0x1158>
  404e88:	adrp	x22, 417000 <ferror@plt+0x15b90>
  404e8c:	adrp	x20, 406000 <ferror@plt+0x4b90>
  404e90:	mov	w25, #0x0                   	// #0
  404e94:	add	x1, x20, #0xe88
  404e98:	ldr	x24, [x22, #4008]
  404e9c:	mov	x0, x24
  404ea0:	bl	4013c0 <fopen64@plt>
  404ea4:	cbnz	x0, 404e28 <ferror@plt+0x39b8>
  404ea8:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404eac:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404eb0:	ldr	x1, [x1, #3880]
  404eb4:	ldr	x0, [x0, #4056]
  404eb8:	ldr	x19, [x1]
  404ebc:	ldr	x20, [x0]
  404ec0:	bl	401420 <__errno_location@plt>
  404ec4:	ldr	w0, [x0]
  404ec8:	bl	4012b0 <strerror@plt>
  404ecc:	mov	x4, x0
  404ed0:	mov	x2, x20
  404ed4:	mov	x0, x19
  404ed8:	mov	x3, x24
  404edc:	adrp	x1, 407000 <ferror@plt+0x5b90>
  404ee0:	add	x1, x1, #0x80
  404ee4:	bl	401460 <fprintf@plt>
  404ee8:	b	405548 <ferror@plt+0x40d8>
  404eec:	stp	x27, x28, [sp, #80]
  404ef0:	bl	401170 <strlen@plt>
  404ef4:	cmp	x0, #0x400
  404ef8:	b.hi	405784 <ferror@plt+0x4314>  // b.pmore
  404efc:	adrp	x22, 417000 <ferror@plt+0x15b90>
  404f00:	mov	x1, x20
  404f04:	mov	x2, #0x400                 	// #1024
  404f08:	ldr	x3, [x22, #4008]
  404f0c:	mov	x0, x3
  404f10:	bl	401410 <strncpy@plt>
  404f14:	mov	x3, x0
  404f18:	mov	x0, x20
  404f1c:	strb	wzr, [x3, #1024]
  404f20:	bl	401170 <strlen@plt>
  404f24:	cmp	x0, #0x400
  404f28:	b.hi	405784 <ferror@plt+0x4314>  // b.pmore
  404f2c:	adrp	x24, 417000 <ferror@plt+0x15b90>
  404f30:	mov	x1, x20
  404f34:	mov	x2, #0x400                 	// #1024
  404f38:	adrp	x25, 417000 <ferror@plt+0x15b90>
  404f3c:	ldr	x26, [x24, #3992]
  404f40:	mov	x0, x26
  404f44:	bl	401410 <strncpy@plt>
  404f48:	strb	wzr, [x26, #1024]
  404f4c:	mov	x0, x26
  404f50:	bl	401170 <strlen@plt>
  404f54:	mov	x23, x0
  404f58:	ldr	x1, [x25, #4016]
  404f5c:	ldr	x27, [x1]
  404f60:	mov	x0, x27
  404f64:	bl	401170 <strlen@plt>
  404f68:	mov	x20, x0
  404f6c:	cmp	w23, w0
  404f70:	b.lt	40510c <ferror@plt+0x3c9c>  // b.tstop
  404f74:	sub	x0, x23, w0, sxtw
  404f78:	mov	x1, x27
  404f7c:	add	x0, x26, x0
  404f80:	bl	401300 <strcmp@plt>
  404f84:	mov	w2, w0
  404f88:	cbnz	w0, 40510c <ferror@plt+0x3c9c>
  404f8c:	adrp	x1, 417000 <ferror@plt+0x15b90>
  404f90:	sub	x20, x23, x20
  404f94:	ldr	x0, [x24, #3992]
  404f98:	mov	w25, #0x0                   	// #0
  404f9c:	ldr	x1, [x1, #4064]
  404fa0:	strb	wzr, [x20, x0]
  404fa4:	ldr	x1, [x1, w2, sxtw #3]
  404fa8:	bl	401250 <strcat@plt>
  404fac:	ldp	x27, x28, [sp, #80]
  404fb0:	b	404e0c <ferror@plt+0x399c>
  404fb4:	add	x2, sp, #0x70
  404fb8:	mov	x1, x24
  404fbc:	mov	w0, #0x0                   	// #0
  404fc0:	bl	4011a0 <__xstat64@plt>
  404fc4:	ldr	w0, [sp, #128]
  404fc8:	and	w0, w0, #0xf000
  404fcc:	cmp	w0, #0x4, lsl #12
  404fd0:	b.eq	405728 <ferror@plt+0x42b8>  // b.none
  404fd4:	ldr	w0, [x23]
  404fd8:	cmp	w0, #0x3
  404fdc:	b.ne	404e40 <ferror@plt+0x39d0>  // b.any
  404fe0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  404fe4:	ldr	x0, [x0, #4032]
  404fe8:	ldrb	w0, [x0]
  404fec:	cbz	w0, 405518 <ferror@plt+0x40a8>
  404ff0:	cbnz	w25, 404e44 <ferror@plt+0x39d4>
  404ff4:	adrp	x24, 417000 <ferror@plt+0x15b90>
  404ff8:	add	x1, x20, #0xe88
  404ffc:	ldr	x23, [x24, #3992]
  405000:	mov	x0, x23
  405004:	bl	4013c0 <fopen64@plt>
  405008:	cbz	x0, 405028 <ferror@plt+0x3bb8>
  40500c:	bl	401200 <fclose@plt>
  405010:	adrp	x0, 417000 <ferror@plt+0x15b90>
  405014:	ldr	x0, [x0, #4032]
  405018:	ldrb	w0, [x0]
  40501c:	cbz	w0, 4056fc <ferror@plt+0x428c>
  405020:	mov	x0, x23
  405024:	bl	4011b0 <remove@plt>
  405028:	ldr	x0, [x19, #3936]
  40502c:	ldr	w1, [x0]
  405030:	cmp	w1, #0x3
  405034:	b.ne	404e64 <ferror@plt+0x39f4>  // b.any
  405038:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40503c:	ldr	x0, [x0, #4032]
  405040:	ldrb	w0, [x0]
  405044:	cbz	w0, 4053f8 <ferror@plt+0x3f88>
  405048:	ldr	x26, [x22, #4008]
  40504c:	adrp	x2, 418000 <ferror@plt+0x16b90>
  405050:	mov	w0, #0x0                   	// #0
  405054:	add	x2, x2, #0x1e8
  405058:	mov	x1, x26
  40505c:	bl	4011a0 <__xstat64@plt>
  405060:	cbnz	w0, 405618 <ferror@plt+0x41a8>
  405064:	ldr	x0, [x19, #3936]
  405068:	ldr	w1, [x0]
  40506c:	cmp	w1, #0x2
  405070:	b.eq	405438 <ferror@plt+0x3fc8>  // b.none
  405074:	cmp	w1, #0x3
  405078:	b.ne	404e70 <ferror@plt+0x3a00>  // b.any
  40507c:	add	x1, x20, #0xe88
  405080:	mov	x0, x26
  405084:	bl	4013c0 <fopen64@plt>
  405088:	mov	x23, x0
  40508c:	ldr	x0, [x24, #3992]
  405090:	mov	w2, #0x180                 	// #384
  405094:	mov	w1, #0xc1                  	// #193
  405098:	bl	4013e0 <open64@plt>
  40509c:	mov	w20, w0
  4050a0:	cmn	w0, #0x1
  4050a4:	b.eq	4056ac <ferror@plt+0x423c>  // b.none
  4050a8:	adrp	x1, 407000 <ferror@plt+0x5b90>
  4050ac:	add	x1, x1, #0xa8
  4050b0:	bl	401270 <fdopen@plt>
  4050b4:	mov	x25, x0
  4050b8:	cbz	x0, 4056a4 <ferror@plt+0x4234>
  4050bc:	cbnz	x23, 40525c <ferror@plt+0x3dec>
  4050c0:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4050c4:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4050c8:	ldr	x1, [x1, #3880]
  4050cc:	ldr	x0, [x0, #4056]
  4050d0:	ldr	x19, [x1]
  4050d4:	ldr	x20, [x0]
  4050d8:	bl	401420 <__errno_location@plt>
  4050dc:	ldr	w0, [x0]
  4050e0:	bl	4012b0 <strerror@plt>
  4050e4:	mov	x4, x0
  4050e8:	mov	x2, x20
  4050ec:	mov	x3, x26
  4050f0:	adrp	x1, 407000 <ferror@plt+0x5b90>
  4050f4:	add	x1, x1, #0x80
  4050f8:	mov	x0, x19
  4050fc:	bl	401460 <fprintf@plt>
  405100:	mov	x0, x25
  405104:	bl	401200 <fclose@plt>
  405108:	b	405548 <ferror@plt+0x40d8>
  40510c:	ldr	x0, [x25, #4016]
  405110:	ldr	x26, [x0, #8]
  405114:	mov	x0, x26
  405118:	bl	401170 <strlen@plt>
  40511c:	mov	x20, x0
  405120:	cmp	w0, w23
  405124:	b.gt	405148 <ferror@plt+0x3cd8>
  405128:	ldr	x2, [x24, #3992]
  40512c:	sub	x0, x23, w0, sxtw
  405130:	mov	x1, x26
  405134:	add	x0, x2, x0
  405138:	bl	401300 <strcmp@plt>
  40513c:	cbnz	w0, 405148 <ferror@plt+0x3cd8>
  405140:	mov	w2, #0x1                   	// #1
  405144:	b	404f8c <ferror@plt+0x3b1c>
  405148:	ldr	x0, [x25, #4016]
  40514c:	ldr	x26, [x0, #16]
  405150:	mov	x0, x26
  405154:	bl	401170 <strlen@plt>
  405158:	mov	x20, x0
  40515c:	cmp	w23, w0
  405160:	b.lt	405184 <ferror@plt+0x3d14>  // b.tstop
  405164:	ldr	x2, [x24, #3992]
  405168:	sub	x0, x23, w0, sxtw
  40516c:	mov	x1, x26
  405170:	add	x0, x2, x0
  405174:	bl	401300 <strcmp@plt>
  405178:	cbnz	w0, 405184 <ferror@plt+0x3d14>
  40517c:	mov	w2, #0x2                   	// #2
  405180:	b	404f8c <ferror@plt+0x3b1c>
  405184:	ldr	x25, [x25, #4016]
  405188:	ldr	x25, [x25, #24]
  40518c:	mov	x0, x25
  405190:	bl	401170 <strlen@plt>
  405194:	mov	x20, x0
  405198:	cmp	w23, w0
  40519c:	b.lt	4051bc <ferror@plt+0x3d4c>  // b.tstop
  4051a0:	ldr	x2, [x24, #3992]
  4051a4:	sub	x0, x23, w0, sxtw
  4051a8:	mov	x1, x25
  4051ac:	add	x0, x2, x0
  4051b0:	bl	401300 <strcmp@plt>
  4051b4:	mov	w2, #0x3                   	// #3
  4051b8:	cbz	w0, 404f8c <ferror@plt+0x3b1c>
  4051bc:	ldr	x24, [x24, #3992]
  4051c0:	adrp	x1, 407000 <ferror@plt+0x5b90>
  4051c4:	add	x1, x1, #0x108
  4051c8:	mov	w25, #0x1                   	// #1
  4051cc:	add	x0, x23, x24
  4051d0:	ldr	w2, [x1]
  4051d4:	ldrb	w1, [x1, #4]
  4051d8:	str	w2, [x23, x24]
  4051dc:	strb	w1, [x0, #4]
  4051e0:	ldp	x27, x28, [sp, #80]
  4051e4:	b	404e0c <ferror@plt+0x399c>
  4051e8:	cmp	w1, #0x1
  4051ec:	b.ne	40578c <ferror@plt+0x431c>  // b.any
  4051f0:	adrp	x22, 417000 <ferror@plt+0x15b90>
  4051f4:	mov	x2, #0x400                 	// #1024
  4051f8:	adrp	x1, 406000 <ferror@plt+0x4b90>
  4051fc:	add	x1, x1, #0xe58
  405200:	ldr	x4, [x22, #4008]
  405204:	mov	x0, x4
  405208:	bl	401410 <strncpy@plt>
  40520c:	strb	wzr, [x0, #1024]
  405210:	adrp	x3, 417000 <ferror@plt+0x15b90>
  405214:	adrp	x1, 406000 <ferror@plt+0x4b90>
  405218:	mov	x2, #0x400                 	// #1024
  40521c:	add	x1, x1, #0xf80
  405220:	ldr	x3, [x3, #3992]
  405224:	mov	x0, x3
  405228:	bl	401410 <strncpy@plt>
  40522c:	strb	wzr, [x0, #1024]
  405230:	b	404e54 <ferror@plt+0x39e4>
  405234:	adrp	x1, 417000 <ferror@plt+0x15b90>
  405238:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40523c:	ldr	x1, [x1, #3968]
  405240:	ldr	x0, [x0, #3928]
  405244:	ldr	x23, [x1]
  405248:	ldr	x25, [x0]
  40524c:	mov	x0, x23
  405250:	bl	4011e0 <fileno@plt>
  405254:	bl	4013d0 <isatty@plt>
  405258:	cbnz	w0, 405620 <ferror@plt+0x41b0>
  40525c:	adrp	x20, 417000 <ferror@plt+0x15b90>
  405260:	ldr	x0, [x20, #3856]
  405264:	ldr	w0, [x0]
  405268:	cmp	w0, #0x0
  40526c:	b.gt	40536c <ferror@plt+0x3efc>
  405270:	adrp	x2, 417000 <ferror@plt+0x15b90>
  405274:	mov	x0, x23
  405278:	ldr	x24, [x21, #4040]
  40527c:	mov	x1, x25
  405280:	ldr	x23, [x2, #3904]
  405284:	mov	w26, #0x1                   	// #1
  405288:	strb	w26, [x24]
  40528c:	str	x25, [x23]
  405290:	bl	402f70 <ferror@plt+0x1b00>
  405294:	str	xzr, [x23]
  405298:	tst	w0, #0xff
  40529c:	b.eq	4052e0 <ferror@plt+0x3e70>  // b.none
  4052a0:	ldr	x19, [x19, #3936]
  4052a4:	ldr	w0, [x19]
  4052a8:	cmp	w0, #0x3
  4052ac:	b.eq	4055d0 <ferror@plt+0x4160>  // b.none
  4052b0:	ldr	x20, [x20, #3856]
  4052b4:	ldr	x21, [x21, #4040]
  4052b8:	ldr	w0, [x20]
  4052bc:	strb	wzr, [x21]
  4052c0:	cmp	w0, #0x0
  4052c4:	b.gt	4054a0 <ferror@plt+0x4030>
  4052c8:	ldp	x19, x20, [sp, #16]
  4052cc:	ldp	x21, x22, [sp, #32]
  4052d0:	ldp	x23, x24, [sp, #48]
  4052d4:	ldp	x25, x26, [sp, #64]
  4052d8:	ldp	x29, x30, [sp], #368
  4052dc:	ret
  4052e0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4052e4:	strb	wzr, [x24]
  4052e8:	ldr	x19, [x19, #3936]
  4052ec:	ldr	x0, [x0, #4024]
  4052f0:	ldr	w1, [x19]
  4052f4:	strb	w26, [x0]
  4052f8:	cmp	w1, #0x3
  4052fc:	b.eq	4055bc <ferror@plt+0x414c>  // b.none
  405300:	adrp	x0, 417000 <ferror@plt+0x15b90>
  405304:	ldr	x21, [x21, #4040]
  405308:	ldr	x0, [x0, #3960]
  40530c:	strb	wzr, [x21]
  405310:	ldr	w1, [x0]
  405314:	cmp	w1, #0x1
  405318:	b.gt	405324 <ferror@plt+0x3eb4>
  40531c:	mov	w1, #0x2                   	// #2
  405320:	str	w1, [x0]
  405324:	ldr	x20, [x20, #3856]
  405328:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40532c:	ldr	x0, [x0, #3880]
  405330:	ldr	w1, [x20]
  405334:	cmp	w1, #0x0
  405338:	ldr	x3, [x0]
  40533c:	b.le	4054d8 <ferror@plt+0x4068>
  405340:	mov	x2, #0x12                  	// #18
  405344:	mov	x1, #0x1                   	// #1
  405348:	adrp	x0, 407000 <ferror@plt+0x5b90>
  40534c:	add	x0, x0, #0x168
  405350:	bl	401380 <fwrite@plt>
  405354:	ldp	x19, x20, [sp, #16]
  405358:	ldp	x21, x22, [sp, #32]
  40535c:	ldp	x23, x24, [sp, #48]
  405360:	ldp	x25, x26, [sp, #64]
  405364:	ldp	x29, x30, [sp], #368
  405368:	ret
  40536c:	adrp	x3, 417000 <ferror@plt+0x15b90>
  405370:	adrp	x1, 406000 <ferror@plt+0x4b90>
  405374:	ldr	x26, [x22, #4008]
  405378:	add	x1, x1, #0xf30
  40537c:	ldr	x3, [x3, #3880]
  405380:	mov	x2, x26
  405384:	stp	x27, x28, [sp, #80]
  405388:	adrp	x28, 417000 <ferror@plt+0x15b90>
  40538c:	ldr	x0, [x3]
  405390:	str	x3, [sp, #104]
  405394:	bl	401460 <fprintf@plt>
  405398:	mov	x0, x26
  40539c:	bl	401170 <strlen@plt>
  4053a0:	ldr	x28, [x28, #3920]
  4053a4:	ldr	x3, [sp, #104]
  4053a8:	ldr	w1, [x28]
  4053ac:	cmp	w1, w0
  4053b0:	b.le	405510 <ferror@plt+0x40a0>
  4053b4:	ldr	x1, [x3]
  4053b8:	mov	x27, x3
  4053bc:	mov	w24, #0x1                   	// #1
  4053c0:	mov	w0, #0x20                  	// #32
  4053c4:	bl	4011d0 <fputc@plt>
  4053c8:	mov	x0, x26
  4053cc:	bl	401170 <strlen@plt>
  4053d0:	ldr	w3, [x28]
  4053d4:	add	w24, w24, #0x1
  4053d8:	ldr	x1, [x27]
  4053dc:	sub	w3, w3, w0
  4053e0:	cmp	w24, w3
  4053e4:	b.le	4053c0 <ferror@plt+0x3f50>
  4053e8:	mov	x0, x1
  4053ec:	bl	4013a0 <fflush@plt>
  4053f0:	ldp	x27, x28, [sp, #80]
  4053f4:	b	405270 <ferror@plt+0x3e00>
  4053f8:	ldr	x23, [x22, #4008]
  4053fc:	add	x2, sp, #0xf0
  405400:	mov	w0, #0x0                   	// #0
  405404:	mov	x1, x23
  405408:	bl	401330 <__lxstat64@plt>
  40540c:	cbnz	w0, 405420 <ferror@plt+0x3fb0>
  405410:	ldr	w4, [sp, #260]
  405414:	sub	w4, w4, #0x1
  405418:	cmp	w4, #0x0
  40541c:	b.gt	405660 <ferror@plt+0x41f0>
  405420:	ldr	x0, [x19, #3936]
  405424:	ldr	w1, [x0]
  405428:	cmp	w1, #0x3
  40542c:	b.eq	405048 <ferror@plt+0x3bd8>  // b.none
  405430:	cmp	w1, #0x2
  405434:	b.ne	404e70 <ferror@plt+0x3a00>  // b.any
  405438:	ldr	x24, [x22, #4008]
  40543c:	add	x1, x20, #0xe88
  405440:	mov	x0, x24
  405444:	bl	4013c0 <fopen64@plt>
  405448:	adrp	x1, 417000 <ferror@plt+0x15b90>
  40544c:	mov	x23, x0
  405450:	ldr	x1, [x1, #3928]
  405454:	ldr	x25, [x1]
  405458:	cbnz	x0, 40525c <ferror@plt+0x3dec>
  40545c:	adrp	x1, 417000 <ferror@plt+0x15b90>
  405460:	adrp	x0, 417000 <ferror@plt+0x15b90>
  405464:	ldr	x1, [x1, #3880]
  405468:	ldr	x0, [x0, #4056]
  40546c:	ldr	x19, [x1]
  405470:	ldr	x20, [x0]
  405474:	bl	401420 <__errno_location@plt>
  405478:	ldr	w0, [x0]
  40547c:	bl	4012b0 <strerror@plt>
  405480:	mov	x4, x0
  405484:	mov	x2, x20
  405488:	mov	x0, x19
  40548c:	mov	x3, x24
  405490:	adrp	x1, 406000 <ferror@plt+0x4b90>
  405494:	add	x1, x1, #0xef0
  405498:	bl	401460 <fprintf@plt>
  40549c:	b	405548 <ferror@plt+0x40d8>
  4054a0:	adrp	x3, 417000 <ferror@plt+0x15b90>
  4054a4:	mov	x2, #0x5                   	// #5
  4054a8:	mov	x1, #0x1                   	// #1
  4054ac:	adrp	x0, 407000 <ferror@plt+0x5b90>
  4054b0:	ldr	x3, [x3, #3880]
  4054b4:	add	x0, x0, #0x160
  4054b8:	ldr	x3, [x3]
  4054bc:	bl	401380 <fwrite@plt>
  4054c0:	ldp	x19, x20, [sp, #16]
  4054c4:	ldp	x21, x22, [sp, #32]
  4054c8:	ldp	x23, x24, [sp, #48]
  4054cc:	ldp	x25, x26, [sp, #64]
  4054d0:	ldp	x29, x30, [sp], #368
  4054d4:	ret
  4054d8:	adrp	x2, 417000 <ferror@plt+0x15b90>
  4054dc:	mov	x0, x3
  4054e0:	ldr	x3, [x22, #4008]
  4054e4:	adrp	x1, 407000 <ferror@plt+0x5b90>
  4054e8:	ldr	x2, [x2, #4056]
  4054ec:	add	x1, x1, #0x180
  4054f0:	ldr	x2, [x2]
  4054f4:	bl	401460 <fprintf@plt>
  4054f8:	ldp	x19, x20, [sp, #16]
  4054fc:	ldp	x21, x22, [sp, #32]
  405500:	ldp	x23, x24, [sp, #48]
  405504:	ldp	x25, x26, [sp, #64]
  405508:	ldp	x29, x30, [sp], #368
  40550c:	ret
  405510:	ldr	x1, [x3]
  405514:	b	4053e8 <ferror@plt+0x3f78>
  405518:	mov	x1, x24
  40551c:	add	x2, sp, #0xf0
  405520:	bl	401330 <__lxstat64@plt>
  405524:	cbnz	w0, 405538 <ferror@plt+0x40c8>
  405528:	ldr	w0, [sp, #256]
  40552c:	and	w0, w0, #0xf000
  405530:	cmp	w0, #0x8, lsl #12
  405534:	b.eq	404e40 <ferror@plt+0x39d0>  // b.none
  405538:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40553c:	ldr	x0, [x0, #3976]
  405540:	ldrb	w0, [x0]
  405544:	cbnz	w0, 405754 <ferror@plt+0x42e4>
  405548:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40554c:	ldr	x1, [x0, #3960]
  405550:	ldr	w1, [x1]
  405554:	cmp	w1, #0x0
  405558:	b.gt	4052c8 <ferror@plt+0x3e58>
  40555c:	ldr	x0, [x0, #3960]
  405560:	mov	w1, #0x1                   	// #1
  405564:	ldp	x19, x20, [sp, #16]
  405568:	str	w1, [x0]
  40556c:	ldp	x21, x22, [sp, #32]
  405570:	ldp	x23, x24, [sp, #48]
  405574:	ldp	x25, x26, [sp, #64]
  405578:	ldp	x29, x30, [sp], #368
  40557c:	ret
  405580:	adrp	x2, 417000 <ferror@plt+0x15b90>
  405584:	adrp	x0, 417000 <ferror@plt+0x15b90>
  405588:	adrp	x4, 417000 <ferror@plt+0x15b90>
  40558c:	adrp	x1, 407000 <ferror@plt+0x5b90>
  405590:	ldr	x2, [x2, #4056]
  405594:	add	x1, x1, #0x110
  405598:	ldr	x0, [x0, #3880]
  40559c:	ldr	x4, [x4, #3992]
  4055a0:	ldr	x3, [x22, #4008]
  4055a4:	ldr	x2, [x2]
  4055a8:	ldr	x0, [x0]
  4055ac:	bl	401460 <fprintf@plt>
  4055b0:	b	404e54 <ferror@plt+0x39e4>
  4055b4:	adrp	x20, 406000 <ferror@plt+0x4b90>
  4055b8:	b	404ff4 <ferror@plt+0x3b84>
  4055bc:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4055c0:	ldr	x0, [x0, #3992]
  4055c4:	bl	4011b0 <remove@plt>
  4055c8:	cbz	w0, 405300 <ferror@plt+0x3e90>
  4055cc:	b	405618 <ferror@plt+0x41a8>
  4055d0:	adrp	x2, 418000 <ferror@plt+0x16b90>
  4055d4:	add	x2, x2, #0x1e8
  4055d8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4055dc:	add	x1, sp, #0xf0
  4055e0:	ldr	x0, [x0, #3992]
  4055e4:	ldr	x3, [x2, #72]
  4055e8:	ldr	x2, [x2, #88]
  4055ec:	stp	x3, x2, [sp, #240]
  4055f0:	bl	401390 <utime@plt>
  4055f4:	cbnz	w0, 405618 <ferror@plt+0x41a8>
  4055f8:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4055fc:	strb	wzr, [x24]
  405600:	ldr	x0, [x0, #3944]
  405604:	ldrb	w0, [x0]
  405608:	cbnz	w0, 4052b0 <ferror@plt+0x3e40>
  40560c:	ldr	x0, [x22, #4008]
  405610:	bl	4011b0 <remove@plt>
  405614:	cbz	w0, 4052b0 <ferror@plt+0x3e40>
  405618:	stp	x27, x28, [sp, #80]
  40561c:	bl	402618 <ferror@plt+0x11a8>
  405620:	adrp	x19, 417000 <ferror@plt+0x15b90>
  405624:	adrp	x20, 417000 <ferror@plt+0x15b90>
  405628:	adrp	x1, 406000 <ferror@plt+0x4b90>
  40562c:	add	x1, x1, #0xe90
  405630:	ldr	x19, [x19, #4056]
  405634:	ldr	x20, [x20, #3880]
  405638:	ldr	x2, [x19]
  40563c:	ldr	x0, [x20]
  405640:	bl	401460 <fprintf@plt>
  405644:	ldr	x3, [x19]
  405648:	adrp	x1, 406000 <ferror@plt+0x4b90>
  40564c:	ldr	x0, [x20]
  405650:	add	x1, x1, #0xec8
  405654:	mov	x2, x3
  405658:	bl	401460 <fprintf@plt>
  40565c:	b	405548 <ferror@plt+0x40d8>
  405660:	adrp	x0, 417000 <ferror@plt+0x15b90>
  405664:	adrp	x2, 417000 <ferror@plt+0x15b90>
  405668:	cmp	w4, #0x1
  40566c:	adrp	x1, 406000 <ferror@plt+0x4b90>
  405670:	ldr	x0, [x0, #3880]
  405674:	add	x1, x1, #0x408
  405678:	ldr	x2, [x2, #4056]
  40567c:	adrp	x5, 406000 <ferror@plt+0x4b90>
  405680:	ldr	x0, [x0]
  405684:	add	x5, x5, #0xf60
  405688:	ldr	x2, [x2]
  40568c:	csel	x5, x5, x1, ne  // ne = any
  405690:	mov	x3, x23
  405694:	adrp	x1, 407000 <ferror@plt+0x5b90>
  405698:	add	x1, x1, #0x20
  40569c:	bl	401460 <fprintf@plt>
  4056a0:	b	405548 <ferror@plt+0x40d8>
  4056a4:	mov	w0, w20
  4056a8:	bl	4012c0 <close@plt>
  4056ac:	adrp	x1, 417000 <ferror@plt+0x15b90>
  4056b0:	adrp	x0, 417000 <ferror@plt+0x15b90>
  4056b4:	ldr	x1, [x1, #3880]
  4056b8:	ldr	x0, [x0, #4056]
  4056bc:	ldr	x19, [x1]
  4056c0:	ldr	x20, [x0]
  4056c4:	bl	401420 <__errno_location@plt>
  4056c8:	ldr	w0, [x0]
  4056cc:	bl	4012b0 <strerror@plt>
  4056d0:	mov	x4, x0
  4056d4:	ldr	x3, [x24, #3992]
  4056d8:	adrp	x1, 407000 <ferror@plt+0x5b90>
  4056dc:	mov	x2, x20
  4056e0:	mov	x0, x19
  4056e4:	add	x1, x1, #0xb0
  4056e8:	bl	401460 <fprintf@plt>
  4056ec:	cbz	x23, 405548 <ferror@plt+0x40d8>
  4056f0:	mov	x0, x23
  4056f4:	bl	401200 <fclose@plt>
  4056f8:	b	405548 <ferror@plt+0x40d8>
  4056fc:	adrp	x2, 417000 <ferror@plt+0x15b90>
  405700:	adrp	x0, 417000 <ferror@plt+0x15b90>
  405704:	mov	x3, x23
  405708:	adrp	x1, 406000 <ferror@plt+0x4b90>
  40570c:	ldr	x2, [x2, #4056]
  405710:	add	x1, x1, #0xff8
  405714:	ldr	x0, [x0, #3880]
  405718:	ldr	x2, [x2]
  40571c:	ldr	x0, [x0]
  405720:	bl	401460 <fprintf@plt>
  405724:	b	405548 <ferror@plt+0x40d8>
  405728:	adrp	x2, 417000 <ferror@plt+0x15b90>
  40572c:	adrp	x0, 417000 <ferror@plt+0x15b90>
  405730:	mov	x3, x24
  405734:	adrp	x1, 406000 <ferror@plt+0x4b90>
  405738:	ldr	x2, [x2, #4056]
  40573c:	add	x1, x1, #0xe60
  405740:	ldr	x0, [x0, #3880]
  405744:	ldr	x2, [x2]
  405748:	ldr	x0, [x0]
  40574c:	bl	401460 <fprintf@plt>
  405750:	b	405548 <ferror@plt+0x40d8>
  405754:	adrp	x2, 417000 <ferror@plt+0x15b90>
  405758:	adrp	x0, 417000 <ferror@plt+0x15b90>
  40575c:	ldr	x3, [x22, #4008]
  405760:	adrp	x1, 406000 <ferror@plt+0x4b90>
  405764:	ldr	x2, [x2, #4056]
  405768:	add	x1, x1, #0xfc8
  40576c:	ldr	x0, [x0, #3880]
  405770:	ldr	x2, [x2]
  405774:	ldr	x0, [x0]
  405778:	bl	401460 <fprintf@plt>
  40577c:	b	405548 <ferror@plt+0x40d8>
  405780:	stp	x27, x28, [sp, #80]
  405784:	mov	x0, x20
  405788:	bl	402738 <ferror@plt+0x12c8>
  40578c:	adrp	x0, 407000 <ferror@plt+0x5b90>
  405790:	add	x0, x0, #0xf0
  405794:	stp	x27, x28, [sp, #80]
  405798:	bl	4025c8 <ferror@plt+0x1158>
  40579c:	nop
  4057a0:	stp	x29, x30, [sp, #-64]!
  4057a4:	mov	x29, sp
  4057a8:	stp	x19, x20, [sp, #16]
  4057ac:	adrp	x20, 417000 <ferror@plt+0x15b90>
  4057b0:	add	x20, x20, #0xd08
  4057b4:	stp	x21, x22, [sp, #32]
  4057b8:	adrp	x21, 417000 <ferror@plt+0x15b90>
  4057bc:	add	x21, x21, #0xd00
  4057c0:	sub	x20, x20, x21
  4057c4:	mov	w22, w0
  4057c8:	stp	x23, x24, [sp, #48]
  4057cc:	mov	x23, x1
  4057d0:	mov	x24, x2
  4057d4:	bl	401128 <memcpy@plt-0x38>
  4057d8:	cmp	xzr, x20, asr #3
  4057dc:	b.eq	405808 <ferror@plt+0x4398>  // b.none
  4057e0:	asr	x20, x20, #3
  4057e4:	mov	x19, #0x0                   	// #0
  4057e8:	ldr	x3, [x21, x19, lsl #3]
  4057ec:	mov	x2, x24
  4057f0:	add	x19, x19, #0x1
  4057f4:	mov	x1, x23
  4057f8:	mov	w0, w22
  4057fc:	blr	x3
  405800:	cmp	x20, x19
  405804:	b.ne	4057e8 <ferror@plt+0x4378>  // b.any
  405808:	ldp	x19, x20, [sp, #16]
  40580c:	ldp	x21, x22, [sp, #32]
  405810:	ldp	x23, x24, [sp, #48]
  405814:	ldp	x29, x30, [sp], #64
  405818:	ret
  40581c:	nop
  405820:	ret

Disassembly of section .fini:

0000000000405824 <.fini>:
  405824:	stp	x29, x30, [sp, #-16]!
  405828:	mov	x29, sp
  40582c:	ldp	x29, x30, [sp], #16
  405830:	ret
