|main
CLOCK_50 => clk.IN23
KEY[0] => resetn.IN22
KEY[1] => spacePressed.IN2
KEY[2] => dPressed.IN2
KEY[3] => aPressed.IN2
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_R[8] << vga_adapter:VGA.VGA_R
VGA_R[9] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_G[8] << vga_adapter:VGA.VGA_G
VGA_G[9] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
VGA_B[8] << vga_adapter:VGA.VGA_B
VGA_B[9] << vga_adapter:VGA.VGA_B
PS2_CLK <> keyboard_tracker:tester.PS2_CLK
PS2_DAT <> keyboard_tracker:tester.PS2_DAT
HEX0[0] << scoreUpdate:updateS.port3
HEX0[1] << scoreUpdate:updateS.port3
HEX0[2] << scoreUpdate:updateS.port3
HEX0[3] << scoreUpdate:updateS.port3
HEX0[4] << scoreUpdate:updateS.port3
HEX0[5] << scoreUpdate:updateS.port3
HEX0[6] << scoreUpdate:updateS.port3
HEX1[0] << scoreUpdate:updateS.port4
HEX1[1] << scoreUpdate:updateS.port4
HEX1[2] << scoreUpdate:updateS.port4
HEX1[3] << scoreUpdate:updateS.port4
HEX1[4] << scoreUpdate:updateS.port4
HEX1[5] << scoreUpdate:updateS.port4
HEX1[6] << scoreUpdate:updateS.port4
HEX2[0] << healthUpdate:updateH.port3
HEX2[1] << healthUpdate:updateH.port3
HEX2[2] << healthUpdate:updateH.port3
HEX2[3] << healthUpdate:updateH.port3
HEX2[4] << healthUpdate:updateH.port3
HEX2[5] << healthUpdate:updateH.port3
HEX2[6] << healthUpdate:updateH.port3


|main|playerMovementFSM:playerMover
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
inInputState <= inInputState.DB_MAX_OUTPUT_PORT_TYPE
inUpdatePositionState <= inUpdatePositionState.DB_MAX_OUTPUT_PORT_TYPE
inSetAState <= inSetAState.DB_MAX_OUTPUT_PORT_TYPE
inSetDState <= inSetDState.DB_MAX_OUTPUT_PORT_TYPE
aPressed => Decoder1.IN0
dPressed => Decoder0.IN0


|main|playData:playerData
clock => buttonPressed.CLK
clock => dPressed.CLK
clock => aPressed.CLK
clock => xout~2.DATAIN
reset => xout.OUTPUTSELECT
reset => xout.OUTPUTSELECT
reset => xout.OUTPUTSELECT
reset => xout.OUTPUTSELECT
reset => aPressed.OUTPUTSELECT
reset => dPressed.OUTPUTSELECT
reset => buttonPressed.OUTPUTSELECT
inInputState => xout.OUTPUTSELECT
inInputState => xout.OUTPUTSELECT
inInputState => xout.OUTPUTSELECT
inInputState => xout.OUTPUTSELECT
inInputState => aPressed.OUTPUTSELECT
inInputState => buttonPressed.OUTPUTSELECT
inInputState => dPressed.OUTPUTSELECT
inUpdatePositionState => xout.OUTPUTSELECT
inUpdatePositionState => xout.OUTPUTSELECT
inUpdatePositionState => xout.OUTPUTSELECT
inUpdatePositionState => xout.OUTPUTSELECT
inUpdatePositionState => aPressed.OUTPUTSELECT
inUpdatePositionState => buttonPressed.OUTPUTSELECT
inUpdatePositionState => dPressed.OUTPUTSELECT
inSetAState => aPressed.OUTPUTSELECT
inSetAState => dPressed.OUTPUTSELECT
inSetAState => xout.OUTPUTSELECT
inSetAState => xout.OUTPUTSELECT
inSetAState => xout.OUTPUTSELECT
inSetAState => xout.OUTPUTSELECT
inSetAState => buttonPressed.OUTPUTSELECT
inSetDState => aPressed.OUTPUTSELECT
inSetDState => dPressed.OUTPUTSELECT
inSetDState => xout.OUTPUTSELECT
inSetDState => xout.OUTPUTSELECT
inSetDState => xout.OUTPUTSELECT
inSetDState => xout.OUTPUTSELECT
inSetDState => buttonPressed.OUTPUTSELECT
x_out[0] <= <GND>
x_out[1] <= <VCC>
x_out[2] <= <VCC>
x_out[3] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5].DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6].DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7].DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= <VCC>
y_out[1] <= <VCC>
y_out[2] <= <GND>
y_out[3] <= <GND>
y_out[4] <= <GND>
y_out[5] <= <VCC>
y_out[6] <= <VCC>
keyboardAPressed => always0.IN0
keyboardDPressed => always0.IN1


|main|enemyControl:enemyController1
clk => clk.IN1
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
enable => ~NO_FANOUT~
updatePosition => always2.IN0
updatePosition => Selector1.IN3
updatePosition => Selector2.IN2
bottomReached => next_state.IN0
inResetState <= inResetState.DB_MAX_OUTPUT_PORT_TYPE
inUpdatePositionStateE <= inUpdatePositionStateE.DB_MAX_OUTPUT_PORT_TYPE
collidedWithBullet => always2.IN1
collidedWithPlayer => next_state.IN1
maxHealth[0] <= maxHealth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealth[1] <= maxHealth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealth[2] <= maxHealth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[0] <= currHealth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[1] <= currHealth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[2] <= currHealth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] => LessThan0.IN16
score[0] => LessThan1.IN16
score[1] => LessThan0.IN15
score[1] => LessThan1.IN15
score[2] => LessThan0.IN14
score[2] => LessThan1.IN14
score[3] => LessThan0.IN13
score[3] => LessThan1.IN13
score[4] => LessThan0.IN12
score[4] => LessThan1.IN12
score[5] => LessThan0.IN11
score[5] => LessThan1.IN11
score[6] => LessThan0.IN10
score[6] => LessThan1.IN10
score[7] => LessThan0.IN9
score[7] => LessThan1.IN9


|main|enemyControl:enemyController1|LFSR:randomNumGenerator
i_Clk => r_LFSR[1].CLK
i_Clk => r_LFSR[2].CLK
i_Clk => r_LFSR[3].CLK
i_Clk => r_LFSR[4].CLK
i_Clk => r_LFSR[5].CLK
i_Clk => r_LFSR[6].CLK
i_Clk => r_LFSR[7].CLK
i_Clk => r_LFSR[8].CLK
i_Clk => r_LFSR[9].CLK
i_Clk => r_LFSR[10].CLK
i_Clk => r_LFSR[11].CLK
i_Clk => r_LFSR[12].CLK
i_Clk => r_LFSR[13].CLK
i_Clk => r_LFSR[14].CLK
i_Clk => r_LFSR[15].CLK
i_Clk => r_LFSR[16].CLK
i_Clk => r_LFSR[17].CLK
i_Clk => r_LFSR[18].CLK
i_Clk => r_LFSR[19].CLK
i_Clk => r_LFSR[20].CLK
i_Clk => r_LFSR[21].CLK
i_Clk => r_LFSR[22].CLK
i_Clk => r_LFSR[23].CLK
i_Clk => r_LFSR[24].CLK
i_Enable => r_LFSR[7].ENA
i_Enable => r_LFSR[6].ENA
i_Enable => r_LFSR[5].ENA
i_Enable => r_LFSR[4].ENA
i_Enable => r_LFSR[3].ENA
i_Enable => r_LFSR[2].ENA
i_Enable => r_LFSR[1].ENA
i_Enable => r_LFSR[8].ENA
i_Enable => r_LFSR[9].ENA
i_Enable => r_LFSR[10].ENA
i_Enable => r_LFSR[11].ENA
i_Enable => r_LFSR[12].ENA
i_Enable => r_LFSR[13].ENA
i_Enable => r_LFSR[14].ENA
i_Enable => r_LFSR[15].ENA
i_Enable => r_LFSR[16].ENA
i_Enable => r_LFSR[17].ENA
i_Enable => r_LFSR[18].ENA
i_Enable => r_LFSR[19].ENA
i_Enable => r_LFSR[20].ENA
i_Enable => r_LFSR[21].ENA
i_Enable => r_LFSR[22].ENA
i_Enable => r_LFSR[23].ENA
i_Enable => r_LFSR[24].ENA
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_Data[0] => r_LFSR.DATAB
i_Seed_Data[0] => Equal0.IN23
i_Seed_Data[1] => r_LFSR.DATAB
i_Seed_Data[1] => Equal0.IN22
i_Seed_Data[2] => r_LFSR.DATAB
i_Seed_Data[2] => Equal0.IN21
i_Seed_Data[3] => r_LFSR.DATAB
i_Seed_Data[3] => Equal0.IN20
i_Seed_Data[4] => r_LFSR.DATAB
i_Seed_Data[4] => Equal0.IN19
i_Seed_Data[5] => r_LFSR.DATAB
i_Seed_Data[5] => Equal0.IN18
i_Seed_Data[6] => r_LFSR.DATAB
i_Seed_Data[6] => Equal0.IN17
i_Seed_Data[7] => r_LFSR.DATAB
i_Seed_Data[7] => Equal0.IN16
i_Seed_Data[8] => r_LFSR.DATAB
i_Seed_Data[8] => Equal0.IN15
i_Seed_Data[9] => r_LFSR.DATAB
i_Seed_Data[9] => Equal0.IN14
i_Seed_Data[10] => r_LFSR.DATAB
i_Seed_Data[10] => Equal0.IN13
i_Seed_Data[11] => r_LFSR.DATAB
i_Seed_Data[11] => Equal0.IN12
i_Seed_Data[12] => r_LFSR.DATAB
i_Seed_Data[12] => Equal0.IN11
i_Seed_Data[13] => r_LFSR.DATAB
i_Seed_Data[13] => Equal0.IN10
i_Seed_Data[14] => r_LFSR.DATAB
i_Seed_Data[14] => Equal0.IN9
i_Seed_Data[15] => r_LFSR.DATAB
i_Seed_Data[15] => Equal0.IN8
i_Seed_Data[16] => r_LFSR.DATAB
i_Seed_Data[16] => Equal0.IN7
i_Seed_Data[17] => r_LFSR.DATAB
i_Seed_Data[17] => Equal0.IN6
i_Seed_Data[18] => r_LFSR.DATAB
i_Seed_Data[18] => Equal0.IN5
i_Seed_Data[19] => r_LFSR.DATAB
i_Seed_Data[19] => Equal0.IN4
i_Seed_Data[20] => r_LFSR.DATAB
i_Seed_Data[20] => Equal0.IN3
i_Seed_Data[21] => r_LFSR.DATAB
i_Seed_Data[21] => Equal0.IN2
i_Seed_Data[22] => r_LFSR.DATAB
i_Seed_Data[22] => Equal0.IN1
i_Seed_Data[23] => r_LFSR.DATAB
i_Seed_Data[23] => Equal0.IN0
o_LFSR_Data[0] <= r_LFSR[1].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[1] <= r_LFSR[2].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[2] <= r_LFSR[3].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[3] <= r_LFSR[4].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[4] <= r_LFSR[5].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[5] <= r_LFSR[6].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[6] <= r_LFSR[7].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[7] <= r_LFSR[8].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[8] <= r_LFSR[9].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[9] <= r_LFSR[10].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[10] <= r_LFSR[11].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[11] <= r_LFSR[12].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[12] <= r_LFSR[13].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[13] <= r_LFSR[14].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[14] <= r_LFSR[15].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[15] <= r_LFSR[16].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[16] <= r_LFSR[17].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[17] <= r_LFSR[18].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[18] <= r_LFSR[19].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[19] <= r_LFSR[20].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[20] <= r_LFSR[21].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[21] <= r_LFSR[22].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[22] <= r_LFSR[23].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[23] <= r_LFSR[24].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|main|enemyDatapath:enemyData1
clk => currHealthColour[0]~reg0.CLK
clk => currHealthColour[1]~reg0.CLK
clk => currHealthColour[2]~reg0.CLK
clk => maxHealthColour[0]~reg0.CLK
clk => maxHealthColour[1]~reg0.CLK
clk => maxHealthColour[2]~reg0.CLK
clk => colourOut[0]~reg0.CLK
clk => colourOut[1]~reg0.CLK
clk => colourOut[2]~reg0.CLK
clk => yOut[0].CLK
clk => yOut[1].CLK
clk => yOut[2].CLK
clk => yOut[3].CLK
clk => yOut[4].CLK
clk => yOut[5].CLK
clk => yOut[6].CLK
clk => bottomReached~reg0.CLK
clk => xOut[0].CLK
clk => xOut[1].CLK
clk => xOut[2].CLK
clk => xOut[3].CLK
clk => xOut[4].CLK
clk => xOut[5].CLK
clk => xOut[6].CLK
clk => xOut[7].CLK
inResetState => bottomReached.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => maxHealthColour[2]~reg0.DATAIN
inResetState => currHealthColour[1]~reg0.DATAIN
inResetState => xOut[0].ENA
inResetState => xOut[1].ENA
inResetState => xOut[2].ENA
inResetState => xOut[3].ENA
inResetState => xOut[4].ENA
inResetState => xOut[5].ENA
inResetState => xOut[6].ENA
inResetState => xOut[7].ENA
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => bottomReached.OUTPUTSELECT
enemyXIn[0] => xOut[0].DATAIN
enemyXIn[1] => xOut[1].DATAIN
enemyXIn[2] => xOut[2].DATAIN
enemyXIn[3] => xOut[3].DATAIN
enemyXIn[4] => xOut[4].DATAIN
enemyXIn[5] => xOut[5].DATAIN
enemyXIn[6] => xOut[6].DATAIN
enemyXIn[7] => xOut[7].DATAIN
enemyX[0] <= xOut[0].DB_MAX_OUTPUT_PORT_TYPE
enemyX[1] <= xOut[1].DB_MAX_OUTPUT_PORT_TYPE
enemyX[2] <= xOut[2].DB_MAX_OUTPUT_PORT_TYPE
enemyX[3] <= xOut[3].DB_MAX_OUTPUT_PORT_TYPE
enemyX[4] <= xOut[4].DB_MAX_OUTPUT_PORT_TYPE
enemyX[5] <= xOut[5].DB_MAX_OUTPUT_PORT_TYPE
enemyX[6] <= xOut[6].DB_MAX_OUTPUT_PORT_TYPE
enemyX[7] <= xOut[7].DB_MAX_OUTPUT_PORT_TYPE
enemyY[0] <= yOut[0].DB_MAX_OUTPUT_PORT_TYPE
enemyY[1] <= yOut[1].DB_MAX_OUTPUT_PORT_TYPE
enemyY[2] <= yOut[2].DB_MAX_OUTPUT_PORT_TYPE
enemyY[3] <= yOut[3].DB_MAX_OUTPUT_PORT_TYPE
enemyY[4] <= yOut[4].DB_MAX_OUTPUT_PORT_TYPE
enemyY[5] <= yOut[5].DB_MAX_OUTPUT_PORT_TYPE
enemyY[6] <= yOut[6].DB_MAX_OUTPUT_PORT_TYPE
bottomReached <= bottomReached~reg0.DB_MAX_OUTPUT_PORT_TYPE
speedIn[0] => LessThan0.IN8
speedIn[0] => Add1.IN8
speedIn[0] => speed.DATAB
speedIn[0] => speed.DATAB
speedIn[0] => LessThan1.IN8
speedIn[0] => Add3.IN8
speedIn[0] => speed.DATAA
speedIn[0] => speed.DATAB
speedIn[0] => speed.DATAB
speedIn[1] => LessThan0.IN7
speedIn[1] => Add1.IN7
speedIn[1] => speed.DATAB
speedIn[1] => LessThan1.IN7
speedIn[1] => Add2.IN6
speedIn[1] => Add3.IN7
speedIn[1] => speed.DATAA
speedIn[2] => LessThan0.IN6
speedIn[2] => Add0.IN4
speedIn[2] => Add1.IN6
speedIn[2] => LessThan1.IN6
speedIn[2] => Add2.IN5
speedIn[2] => Add3.IN6
speedIn[2] => speed.DATAA
speedIn[3] => LessThan0.IN5
speedIn[3] => Add0.IN3
speedIn[3] => Add1.IN5
speedIn[3] => LessThan1.IN5
speedIn[3] => Add2.IN4
speedIn[3] => Add3.IN5
speedIn[3] => speed.DATAA
speed[0] <= speed[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[2] <= speed[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[3] <= speed[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resetn => ~NO_FANOUT~
colourIn[0] => colourOut.DATAA
colourIn[1] => colourOut.DATAA
colourIn[2] => colourOut.DATAA
colourOut[0] <= colourOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colourOut[1] <= colourOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colourOut[2] <= colourOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] => LessThan2.IN16
score[0] => LessThan3.IN16
score[0] => LessThan4.IN16
score[0] => LessThan5.IN16
score[1] => LessThan2.IN15
score[1] => LessThan3.IN15
score[1] => LessThan4.IN15
score[1] => LessThan5.IN15
score[2] => LessThan2.IN14
score[2] => LessThan3.IN14
score[2] => LessThan4.IN14
score[2] => LessThan5.IN14
score[3] => LessThan2.IN13
score[3] => LessThan3.IN13
score[3] => LessThan4.IN13
score[3] => LessThan5.IN13
score[4] => LessThan2.IN12
score[4] => LessThan3.IN12
score[4] => LessThan4.IN12
score[4] => LessThan5.IN12
score[5] => LessThan2.IN11
score[5] => LessThan3.IN11
score[5] => LessThan4.IN11
score[5] => LessThan5.IN11
score[6] => LessThan2.IN10
score[6] => LessThan3.IN10
score[6] => LessThan4.IN10
score[6] => LessThan5.IN10
score[7] => LessThan2.IN9
score[7] => LessThan3.IN9
score[7] => LessThan4.IN9
score[7] => LessThan5.IN9
maxHealthColour[0] <= maxHealthColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealthColour[1] <= maxHealthColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealthColour[2] <= maxHealthColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[0] <= currHealthColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[1] <= currHealthColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[2] <= currHealthColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|enemyControl:enemyControl2
clk => clk.IN1
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
enable => ~NO_FANOUT~
updatePosition => always2.IN0
updatePosition => Selector1.IN3
updatePosition => Selector2.IN2
bottomReached => next_state.IN0
inResetState <= inResetState.DB_MAX_OUTPUT_PORT_TYPE
inUpdatePositionStateE <= inUpdatePositionStateE.DB_MAX_OUTPUT_PORT_TYPE
collidedWithBullet => always2.IN1
collidedWithPlayer => next_state.IN1
maxHealth[0] <= maxHealth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealth[1] <= maxHealth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealth[2] <= maxHealth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[0] <= currHealth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[1] <= currHealth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[2] <= currHealth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] => LessThan0.IN16
score[0] => LessThan1.IN16
score[1] => LessThan0.IN15
score[1] => LessThan1.IN15
score[2] => LessThan0.IN14
score[2] => LessThan1.IN14
score[3] => LessThan0.IN13
score[3] => LessThan1.IN13
score[4] => LessThan0.IN12
score[4] => LessThan1.IN12
score[5] => LessThan0.IN11
score[5] => LessThan1.IN11
score[6] => LessThan0.IN10
score[6] => LessThan1.IN10
score[7] => LessThan0.IN9
score[7] => LessThan1.IN9


|main|enemyControl:enemyControl2|LFSR:randomNumGenerator
i_Clk => r_LFSR[1].CLK
i_Clk => r_LFSR[2].CLK
i_Clk => r_LFSR[3].CLK
i_Clk => r_LFSR[4].CLK
i_Clk => r_LFSR[5].CLK
i_Clk => r_LFSR[6].CLK
i_Clk => r_LFSR[7].CLK
i_Clk => r_LFSR[8].CLK
i_Clk => r_LFSR[9].CLK
i_Clk => r_LFSR[10].CLK
i_Clk => r_LFSR[11].CLK
i_Clk => r_LFSR[12].CLK
i_Clk => r_LFSR[13].CLK
i_Clk => r_LFSR[14].CLK
i_Clk => r_LFSR[15].CLK
i_Clk => r_LFSR[16].CLK
i_Clk => r_LFSR[17].CLK
i_Clk => r_LFSR[18].CLK
i_Clk => r_LFSR[19].CLK
i_Clk => r_LFSR[20].CLK
i_Clk => r_LFSR[21].CLK
i_Clk => r_LFSR[22].CLK
i_Clk => r_LFSR[23].CLK
i_Clk => r_LFSR[24].CLK
i_Enable => r_LFSR[7].ENA
i_Enable => r_LFSR[6].ENA
i_Enable => r_LFSR[5].ENA
i_Enable => r_LFSR[4].ENA
i_Enable => r_LFSR[3].ENA
i_Enable => r_LFSR[2].ENA
i_Enable => r_LFSR[1].ENA
i_Enable => r_LFSR[8].ENA
i_Enable => r_LFSR[9].ENA
i_Enable => r_LFSR[10].ENA
i_Enable => r_LFSR[11].ENA
i_Enable => r_LFSR[12].ENA
i_Enable => r_LFSR[13].ENA
i_Enable => r_LFSR[14].ENA
i_Enable => r_LFSR[15].ENA
i_Enable => r_LFSR[16].ENA
i_Enable => r_LFSR[17].ENA
i_Enable => r_LFSR[18].ENA
i_Enable => r_LFSR[19].ENA
i_Enable => r_LFSR[20].ENA
i_Enable => r_LFSR[21].ENA
i_Enable => r_LFSR[22].ENA
i_Enable => r_LFSR[23].ENA
i_Enable => r_LFSR[24].ENA
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_Data[0] => r_LFSR.DATAB
i_Seed_Data[0] => Equal0.IN23
i_Seed_Data[1] => r_LFSR.DATAB
i_Seed_Data[1] => Equal0.IN22
i_Seed_Data[2] => r_LFSR.DATAB
i_Seed_Data[2] => Equal0.IN21
i_Seed_Data[3] => r_LFSR.DATAB
i_Seed_Data[3] => Equal0.IN20
i_Seed_Data[4] => r_LFSR.DATAB
i_Seed_Data[4] => Equal0.IN19
i_Seed_Data[5] => r_LFSR.DATAB
i_Seed_Data[5] => Equal0.IN18
i_Seed_Data[6] => r_LFSR.DATAB
i_Seed_Data[6] => Equal0.IN17
i_Seed_Data[7] => r_LFSR.DATAB
i_Seed_Data[7] => Equal0.IN16
i_Seed_Data[8] => r_LFSR.DATAB
i_Seed_Data[8] => Equal0.IN15
i_Seed_Data[9] => r_LFSR.DATAB
i_Seed_Data[9] => Equal0.IN14
i_Seed_Data[10] => r_LFSR.DATAB
i_Seed_Data[10] => Equal0.IN13
i_Seed_Data[11] => r_LFSR.DATAB
i_Seed_Data[11] => Equal0.IN12
i_Seed_Data[12] => r_LFSR.DATAB
i_Seed_Data[12] => Equal0.IN11
i_Seed_Data[13] => r_LFSR.DATAB
i_Seed_Data[13] => Equal0.IN10
i_Seed_Data[14] => r_LFSR.DATAB
i_Seed_Data[14] => Equal0.IN9
i_Seed_Data[15] => r_LFSR.DATAB
i_Seed_Data[15] => Equal0.IN8
i_Seed_Data[16] => r_LFSR.DATAB
i_Seed_Data[16] => Equal0.IN7
i_Seed_Data[17] => r_LFSR.DATAB
i_Seed_Data[17] => Equal0.IN6
i_Seed_Data[18] => r_LFSR.DATAB
i_Seed_Data[18] => Equal0.IN5
i_Seed_Data[19] => r_LFSR.DATAB
i_Seed_Data[19] => Equal0.IN4
i_Seed_Data[20] => r_LFSR.DATAB
i_Seed_Data[20] => Equal0.IN3
i_Seed_Data[21] => r_LFSR.DATAB
i_Seed_Data[21] => Equal0.IN2
i_Seed_Data[22] => r_LFSR.DATAB
i_Seed_Data[22] => Equal0.IN1
i_Seed_Data[23] => r_LFSR.DATAB
i_Seed_Data[23] => Equal0.IN0
o_LFSR_Data[0] <= r_LFSR[1].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[1] <= r_LFSR[2].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[2] <= r_LFSR[3].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[3] <= r_LFSR[4].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[4] <= r_LFSR[5].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[5] <= r_LFSR[6].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[6] <= r_LFSR[7].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[7] <= r_LFSR[8].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[8] <= r_LFSR[9].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[9] <= r_LFSR[10].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[10] <= r_LFSR[11].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[11] <= r_LFSR[12].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[12] <= r_LFSR[13].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[13] <= r_LFSR[14].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[14] <= r_LFSR[15].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[15] <= r_LFSR[16].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[16] <= r_LFSR[17].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[17] <= r_LFSR[18].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[18] <= r_LFSR[19].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[19] <= r_LFSR[20].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[20] <= r_LFSR[21].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[21] <= r_LFSR[22].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[22] <= r_LFSR[23].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[23] <= r_LFSR[24].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|main|enemyDatapath:enemyData2
clk => currHealthColour[0]~reg0.CLK
clk => currHealthColour[1]~reg0.CLK
clk => currHealthColour[2]~reg0.CLK
clk => maxHealthColour[0]~reg0.CLK
clk => maxHealthColour[1]~reg0.CLK
clk => maxHealthColour[2]~reg0.CLK
clk => colourOut[0]~reg0.CLK
clk => colourOut[1]~reg0.CLK
clk => colourOut[2]~reg0.CLK
clk => yOut[0].CLK
clk => yOut[1].CLK
clk => yOut[2].CLK
clk => yOut[3].CLK
clk => yOut[4].CLK
clk => yOut[5].CLK
clk => yOut[6].CLK
clk => bottomReached~reg0.CLK
clk => xOut[0].CLK
clk => xOut[1].CLK
clk => xOut[2].CLK
clk => xOut[3].CLK
clk => xOut[4].CLK
clk => xOut[5].CLK
clk => xOut[6].CLK
clk => xOut[7].CLK
inResetState => bottomReached.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => maxHealthColour[2]~reg0.DATAIN
inResetState => currHealthColour[1]~reg0.DATAIN
inResetState => xOut[0].ENA
inResetState => xOut[1].ENA
inResetState => xOut[2].ENA
inResetState => xOut[3].ENA
inResetState => xOut[4].ENA
inResetState => xOut[5].ENA
inResetState => xOut[6].ENA
inResetState => xOut[7].ENA
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => bottomReached.OUTPUTSELECT
enemyXIn[0] => xOut[0].DATAIN
enemyXIn[1] => xOut[1].DATAIN
enemyXIn[2] => xOut[2].DATAIN
enemyXIn[3] => xOut[3].DATAIN
enemyXIn[4] => xOut[4].DATAIN
enemyXIn[5] => xOut[5].DATAIN
enemyXIn[6] => xOut[6].DATAIN
enemyXIn[7] => xOut[7].DATAIN
enemyX[0] <= xOut[0].DB_MAX_OUTPUT_PORT_TYPE
enemyX[1] <= xOut[1].DB_MAX_OUTPUT_PORT_TYPE
enemyX[2] <= xOut[2].DB_MAX_OUTPUT_PORT_TYPE
enemyX[3] <= xOut[3].DB_MAX_OUTPUT_PORT_TYPE
enemyX[4] <= xOut[4].DB_MAX_OUTPUT_PORT_TYPE
enemyX[5] <= xOut[5].DB_MAX_OUTPUT_PORT_TYPE
enemyX[6] <= xOut[6].DB_MAX_OUTPUT_PORT_TYPE
enemyX[7] <= xOut[7].DB_MAX_OUTPUT_PORT_TYPE
enemyY[0] <= yOut[0].DB_MAX_OUTPUT_PORT_TYPE
enemyY[1] <= yOut[1].DB_MAX_OUTPUT_PORT_TYPE
enemyY[2] <= yOut[2].DB_MAX_OUTPUT_PORT_TYPE
enemyY[3] <= yOut[3].DB_MAX_OUTPUT_PORT_TYPE
enemyY[4] <= yOut[4].DB_MAX_OUTPUT_PORT_TYPE
enemyY[5] <= yOut[5].DB_MAX_OUTPUT_PORT_TYPE
enemyY[6] <= yOut[6].DB_MAX_OUTPUT_PORT_TYPE
bottomReached <= bottomReached~reg0.DB_MAX_OUTPUT_PORT_TYPE
speedIn[0] => LessThan0.IN8
speedIn[0] => Add1.IN8
speedIn[0] => speed.DATAB
speedIn[0] => speed.DATAB
speedIn[0] => LessThan1.IN8
speedIn[0] => Add3.IN8
speedIn[0] => speed.DATAA
speedIn[0] => speed.DATAB
speedIn[0] => speed.DATAB
speedIn[1] => LessThan0.IN7
speedIn[1] => Add1.IN7
speedIn[1] => speed.DATAB
speedIn[1] => LessThan1.IN7
speedIn[1] => Add2.IN6
speedIn[1] => Add3.IN7
speedIn[1] => speed.DATAA
speedIn[2] => LessThan0.IN6
speedIn[2] => Add0.IN4
speedIn[2] => Add1.IN6
speedIn[2] => LessThan1.IN6
speedIn[2] => Add2.IN5
speedIn[2] => Add3.IN6
speedIn[2] => speed.DATAA
speedIn[3] => LessThan0.IN5
speedIn[3] => Add0.IN3
speedIn[3] => Add1.IN5
speedIn[3] => LessThan1.IN5
speedIn[3] => Add2.IN4
speedIn[3] => Add3.IN5
speedIn[3] => speed.DATAA
speed[0] <= speed[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[2] <= speed[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[3] <= speed[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resetn => ~NO_FANOUT~
colourIn[0] => colourOut.DATAA
colourIn[1] => colourOut.DATAA
colourIn[2] => colourOut.DATAA
colourOut[0] <= colourOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colourOut[1] <= colourOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colourOut[2] <= colourOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] => LessThan2.IN16
score[0] => LessThan3.IN16
score[0] => LessThan4.IN16
score[0] => LessThan5.IN16
score[1] => LessThan2.IN15
score[1] => LessThan3.IN15
score[1] => LessThan4.IN15
score[1] => LessThan5.IN15
score[2] => LessThan2.IN14
score[2] => LessThan3.IN14
score[2] => LessThan4.IN14
score[2] => LessThan5.IN14
score[3] => LessThan2.IN13
score[3] => LessThan3.IN13
score[3] => LessThan4.IN13
score[3] => LessThan5.IN13
score[4] => LessThan2.IN12
score[4] => LessThan3.IN12
score[4] => LessThan4.IN12
score[4] => LessThan5.IN12
score[5] => LessThan2.IN11
score[5] => LessThan3.IN11
score[5] => LessThan4.IN11
score[5] => LessThan5.IN11
score[6] => LessThan2.IN10
score[6] => LessThan3.IN10
score[6] => LessThan4.IN10
score[6] => LessThan5.IN10
score[7] => LessThan2.IN9
score[7] => LessThan3.IN9
score[7] => LessThan4.IN9
score[7] => LessThan5.IN9
maxHealthColour[0] <= maxHealthColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealthColour[1] <= maxHealthColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealthColour[2] <= maxHealthColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[0] <= currHealthColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[1] <= currHealthColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[2] <= currHealthColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|enemyControl:enemyControl3
clk => clk.IN1
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
enable => ~NO_FANOUT~
updatePosition => always2.IN0
updatePosition => Selector1.IN3
updatePosition => Selector2.IN2
bottomReached => next_state.IN0
inResetState <= inResetState.DB_MAX_OUTPUT_PORT_TYPE
inUpdatePositionStateE <= inUpdatePositionStateE.DB_MAX_OUTPUT_PORT_TYPE
collidedWithBullet => always2.IN1
collidedWithPlayer => next_state.IN1
maxHealth[0] <= maxHealth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealth[1] <= maxHealth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealth[2] <= maxHealth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[0] <= currHealth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[1] <= currHealth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[2] <= currHealth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] => LessThan0.IN16
score[0] => LessThan1.IN16
score[1] => LessThan0.IN15
score[1] => LessThan1.IN15
score[2] => LessThan0.IN14
score[2] => LessThan1.IN14
score[3] => LessThan0.IN13
score[3] => LessThan1.IN13
score[4] => LessThan0.IN12
score[4] => LessThan1.IN12
score[5] => LessThan0.IN11
score[5] => LessThan1.IN11
score[6] => LessThan0.IN10
score[6] => LessThan1.IN10
score[7] => LessThan0.IN9
score[7] => LessThan1.IN9


|main|enemyControl:enemyControl3|LFSR:randomNumGenerator
i_Clk => r_LFSR[1].CLK
i_Clk => r_LFSR[2].CLK
i_Clk => r_LFSR[3].CLK
i_Clk => r_LFSR[4].CLK
i_Clk => r_LFSR[5].CLK
i_Clk => r_LFSR[6].CLK
i_Clk => r_LFSR[7].CLK
i_Clk => r_LFSR[8].CLK
i_Clk => r_LFSR[9].CLK
i_Clk => r_LFSR[10].CLK
i_Clk => r_LFSR[11].CLK
i_Clk => r_LFSR[12].CLK
i_Clk => r_LFSR[13].CLK
i_Clk => r_LFSR[14].CLK
i_Clk => r_LFSR[15].CLK
i_Clk => r_LFSR[16].CLK
i_Clk => r_LFSR[17].CLK
i_Clk => r_LFSR[18].CLK
i_Clk => r_LFSR[19].CLK
i_Clk => r_LFSR[20].CLK
i_Clk => r_LFSR[21].CLK
i_Clk => r_LFSR[22].CLK
i_Clk => r_LFSR[23].CLK
i_Clk => r_LFSR[24].CLK
i_Enable => r_LFSR[7].ENA
i_Enable => r_LFSR[6].ENA
i_Enable => r_LFSR[5].ENA
i_Enable => r_LFSR[4].ENA
i_Enable => r_LFSR[3].ENA
i_Enable => r_LFSR[2].ENA
i_Enable => r_LFSR[1].ENA
i_Enable => r_LFSR[8].ENA
i_Enable => r_LFSR[9].ENA
i_Enable => r_LFSR[10].ENA
i_Enable => r_LFSR[11].ENA
i_Enable => r_LFSR[12].ENA
i_Enable => r_LFSR[13].ENA
i_Enable => r_LFSR[14].ENA
i_Enable => r_LFSR[15].ENA
i_Enable => r_LFSR[16].ENA
i_Enable => r_LFSR[17].ENA
i_Enable => r_LFSR[18].ENA
i_Enable => r_LFSR[19].ENA
i_Enable => r_LFSR[20].ENA
i_Enable => r_LFSR[21].ENA
i_Enable => r_LFSR[22].ENA
i_Enable => r_LFSR[23].ENA
i_Enable => r_LFSR[24].ENA
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_Data[0] => r_LFSR.DATAB
i_Seed_Data[0] => Equal0.IN23
i_Seed_Data[1] => r_LFSR.DATAB
i_Seed_Data[1] => Equal0.IN22
i_Seed_Data[2] => r_LFSR.DATAB
i_Seed_Data[2] => Equal0.IN21
i_Seed_Data[3] => r_LFSR.DATAB
i_Seed_Data[3] => Equal0.IN20
i_Seed_Data[4] => r_LFSR.DATAB
i_Seed_Data[4] => Equal0.IN19
i_Seed_Data[5] => r_LFSR.DATAB
i_Seed_Data[5] => Equal0.IN18
i_Seed_Data[6] => r_LFSR.DATAB
i_Seed_Data[6] => Equal0.IN17
i_Seed_Data[7] => r_LFSR.DATAB
i_Seed_Data[7] => Equal0.IN16
i_Seed_Data[8] => r_LFSR.DATAB
i_Seed_Data[8] => Equal0.IN15
i_Seed_Data[9] => r_LFSR.DATAB
i_Seed_Data[9] => Equal0.IN14
i_Seed_Data[10] => r_LFSR.DATAB
i_Seed_Data[10] => Equal0.IN13
i_Seed_Data[11] => r_LFSR.DATAB
i_Seed_Data[11] => Equal0.IN12
i_Seed_Data[12] => r_LFSR.DATAB
i_Seed_Data[12] => Equal0.IN11
i_Seed_Data[13] => r_LFSR.DATAB
i_Seed_Data[13] => Equal0.IN10
i_Seed_Data[14] => r_LFSR.DATAB
i_Seed_Data[14] => Equal0.IN9
i_Seed_Data[15] => r_LFSR.DATAB
i_Seed_Data[15] => Equal0.IN8
i_Seed_Data[16] => r_LFSR.DATAB
i_Seed_Data[16] => Equal0.IN7
i_Seed_Data[17] => r_LFSR.DATAB
i_Seed_Data[17] => Equal0.IN6
i_Seed_Data[18] => r_LFSR.DATAB
i_Seed_Data[18] => Equal0.IN5
i_Seed_Data[19] => r_LFSR.DATAB
i_Seed_Data[19] => Equal0.IN4
i_Seed_Data[20] => r_LFSR.DATAB
i_Seed_Data[20] => Equal0.IN3
i_Seed_Data[21] => r_LFSR.DATAB
i_Seed_Data[21] => Equal0.IN2
i_Seed_Data[22] => r_LFSR.DATAB
i_Seed_Data[22] => Equal0.IN1
i_Seed_Data[23] => r_LFSR.DATAB
i_Seed_Data[23] => Equal0.IN0
o_LFSR_Data[0] <= r_LFSR[1].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[1] <= r_LFSR[2].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[2] <= r_LFSR[3].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[3] <= r_LFSR[4].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[4] <= r_LFSR[5].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[5] <= r_LFSR[6].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[6] <= r_LFSR[7].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[7] <= r_LFSR[8].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[8] <= r_LFSR[9].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[9] <= r_LFSR[10].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[10] <= r_LFSR[11].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[11] <= r_LFSR[12].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[12] <= r_LFSR[13].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[13] <= r_LFSR[14].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[14] <= r_LFSR[15].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[15] <= r_LFSR[16].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[16] <= r_LFSR[17].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[17] <= r_LFSR[18].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[18] <= r_LFSR[19].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[19] <= r_LFSR[20].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[20] <= r_LFSR[21].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[21] <= r_LFSR[22].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[22] <= r_LFSR[23].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[23] <= r_LFSR[24].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|main|enemyDatapath:enemyData3
clk => currHealthColour[0]~reg0.CLK
clk => currHealthColour[1]~reg0.CLK
clk => currHealthColour[2]~reg0.CLK
clk => maxHealthColour[0]~reg0.CLK
clk => maxHealthColour[1]~reg0.CLK
clk => maxHealthColour[2]~reg0.CLK
clk => colourOut[0]~reg0.CLK
clk => colourOut[1]~reg0.CLK
clk => colourOut[2]~reg0.CLK
clk => yOut[0].CLK
clk => yOut[1].CLK
clk => yOut[2].CLK
clk => yOut[3].CLK
clk => yOut[4].CLK
clk => yOut[5].CLK
clk => yOut[6].CLK
clk => bottomReached~reg0.CLK
clk => xOut[0].CLK
clk => xOut[1].CLK
clk => xOut[2].CLK
clk => xOut[3].CLK
clk => xOut[4].CLK
clk => xOut[5].CLK
clk => xOut[6].CLK
clk => xOut[7].CLK
inResetState => bottomReached.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => maxHealthColour[2]~reg0.DATAIN
inResetState => currHealthColour[1]~reg0.DATAIN
inResetState => xOut[0].ENA
inResetState => xOut[1].ENA
inResetState => xOut[2].ENA
inResetState => xOut[3].ENA
inResetState => xOut[4].ENA
inResetState => xOut[5].ENA
inResetState => xOut[6].ENA
inResetState => xOut[7].ENA
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => bottomReached.OUTPUTSELECT
enemyXIn[0] => xOut[0].DATAIN
enemyXIn[1] => xOut[1].DATAIN
enemyXIn[2] => xOut[2].DATAIN
enemyXIn[3] => xOut[3].DATAIN
enemyXIn[4] => xOut[4].DATAIN
enemyXIn[5] => xOut[5].DATAIN
enemyXIn[6] => xOut[6].DATAIN
enemyXIn[7] => xOut[7].DATAIN
enemyX[0] <= xOut[0].DB_MAX_OUTPUT_PORT_TYPE
enemyX[1] <= xOut[1].DB_MAX_OUTPUT_PORT_TYPE
enemyX[2] <= xOut[2].DB_MAX_OUTPUT_PORT_TYPE
enemyX[3] <= xOut[3].DB_MAX_OUTPUT_PORT_TYPE
enemyX[4] <= xOut[4].DB_MAX_OUTPUT_PORT_TYPE
enemyX[5] <= xOut[5].DB_MAX_OUTPUT_PORT_TYPE
enemyX[6] <= xOut[6].DB_MAX_OUTPUT_PORT_TYPE
enemyX[7] <= xOut[7].DB_MAX_OUTPUT_PORT_TYPE
enemyY[0] <= yOut[0].DB_MAX_OUTPUT_PORT_TYPE
enemyY[1] <= yOut[1].DB_MAX_OUTPUT_PORT_TYPE
enemyY[2] <= yOut[2].DB_MAX_OUTPUT_PORT_TYPE
enemyY[3] <= yOut[3].DB_MAX_OUTPUT_PORT_TYPE
enemyY[4] <= yOut[4].DB_MAX_OUTPUT_PORT_TYPE
enemyY[5] <= yOut[5].DB_MAX_OUTPUT_PORT_TYPE
enemyY[6] <= yOut[6].DB_MAX_OUTPUT_PORT_TYPE
bottomReached <= bottomReached~reg0.DB_MAX_OUTPUT_PORT_TYPE
speedIn[0] => LessThan0.IN8
speedIn[0] => Add1.IN8
speedIn[0] => speed.DATAB
speedIn[0] => speed.DATAB
speedIn[0] => LessThan1.IN8
speedIn[0] => Add3.IN8
speedIn[0] => speed.DATAA
speedIn[0] => speed.DATAB
speedIn[0] => speed.DATAB
speedIn[1] => LessThan0.IN7
speedIn[1] => Add1.IN7
speedIn[1] => speed.DATAB
speedIn[1] => LessThan1.IN7
speedIn[1] => Add2.IN6
speedIn[1] => Add3.IN7
speedIn[1] => speed.DATAA
speedIn[2] => LessThan0.IN6
speedIn[2] => Add0.IN4
speedIn[2] => Add1.IN6
speedIn[2] => LessThan1.IN6
speedIn[2] => Add2.IN5
speedIn[2] => Add3.IN6
speedIn[2] => speed.DATAA
speedIn[3] => LessThan0.IN5
speedIn[3] => Add0.IN3
speedIn[3] => Add1.IN5
speedIn[3] => LessThan1.IN5
speedIn[3] => Add2.IN4
speedIn[3] => Add3.IN5
speedIn[3] => speed.DATAA
speed[0] <= speed[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[2] <= speed[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[3] <= speed[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resetn => ~NO_FANOUT~
colourIn[0] => colourOut.DATAA
colourIn[1] => colourOut.DATAA
colourIn[2] => colourOut.DATAA
colourOut[0] <= colourOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colourOut[1] <= colourOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colourOut[2] <= colourOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] => LessThan2.IN16
score[0] => LessThan3.IN16
score[0] => LessThan4.IN16
score[0] => LessThan5.IN16
score[1] => LessThan2.IN15
score[1] => LessThan3.IN15
score[1] => LessThan4.IN15
score[1] => LessThan5.IN15
score[2] => LessThan2.IN14
score[2] => LessThan3.IN14
score[2] => LessThan4.IN14
score[2] => LessThan5.IN14
score[3] => LessThan2.IN13
score[3] => LessThan3.IN13
score[3] => LessThan4.IN13
score[3] => LessThan5.IN13
score[4] => LessThan2.IN12
score[4] => LessThan3.IN12
score[4] => LessThan4.IN12
score[4] => LessThan5.IN12
score[5] => LessThan2.IN11
score[5] => LessThan3.IN11
score[5] => LessThan4.IN11
score[5] => LessThan5.IN11
score[6] => LessThan2.IN10
score[6] => LessThan3.IN10
score[6] => LessThan4.IN10
score[6] => LessThan5.IN10
score[7] => LessThan2.IN9
score[7] => LessThan3.IN9
score[7] => LessThan4.IN9
score[7] => LessThan5.IN9
maxHealthColour[0] <= maxHealthColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealthColour[1] <= maxHealthColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealthColour[2] <= maxHealthColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[0] <= currHealthColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[1] <= currHealthColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[2] <= currHealthColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|enemyControl:enemyControl4
clk => clk.IN1
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delayCounter.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => delay.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => maxHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
resetn => currHealth.OUTPUTSELECT
enable => ~NO_FANOUT~
updatePosition => always2.IN0
updatePosition => Selector1.IN3
updatePosition => Selector2.IN2
bottomReached => next_state.IN0
inResetState <= inResetState.DB_MAX_OUTPUT_PORT_TYPE
inUpdatePositionStateE <= inUpdatePositionStateE.DB_MAX_OUTPUT_PORT_TYPE
collidedWithBullet => always2.IN1
collidedWithPlayer => next_state.IN1
maxHealth[0] <= maxHealth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealth[1] <= maxHealth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealth[2] <= maxHealth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[0] <= currHealth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[1] <= currHealth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealth[2] <= currHealth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] => LessThan0.IN16
score[0] => LessThan1.IN16
score[1] => LessThan0.IN15
score[1] => LessThan1.IN15
score[2] => LessThan0.IN14
score[2] => LessThan1.IN14
score[3] => LessThan0.IN13
score[3] => LessThan1.IN13
score[4] => LessThan0.IN12
score[4] => LessThan1.IN12
score[5] => LessThan0.IN11
score[5] => LessThan1.IN11
score[6] => LessThan0.IN10
score[6] => LessThan1.IN10
score[7] => LessThan0.IN9
score[7] => LessThan1.IN9


|main|enemyControl:enemyControl4|LFSR:randomNumGenerator
i_Clk => r_LFSR[1].CLK
i_Clk => r_LFSR[2].CLK
i_Clk => r_LFSR[3].CLK
i_Clk => r_LFSR[4].CLK
i_Clk => r_LFSR[5].CLK
i_Clk => r_LFSR[6].CLK
i_Clk => r_LFSR[7].CLK
i_Clk => r_LFSR[8].CLK
i_Clk => r_LFSR[9].CLK
i_Clk => r_LFSR[10].CLK
i_Clk => r_LFSR[11].CLK
i_Clk => r_LFSR[12].CLK
i_Clk => r_LFSR[13].CLK
i_Clk => r_LFSR[14].CLK
i_Clk => r_LFSR[15].CLK
i_Clk => r_LFSR[16].CLK
i_Clk => r_LFSR[17].CLK
i_Clk => r_LFSR[18].CLK
i_Clk => r_LFSR[19].CLK
i_Clk => r_LFSR[20].CLK
i_Clk => r_LFSR[21].CLK
i_Clk => r_LFSR[22].CLK
i_Clk => r_LFSR[23].CLK
i_Clk => r_LFSR[24].CLK
i_Enable => r_LFSR[7].ENA
i_Enable => r_LFSR[6].ENA
i_Enable => r_LFSR[5].ENA
i_Enable => r_LFSR[4].ENA
i_Enable => r_LFSR[3].ENA
i_Enable => r_LFSR[2].ENA
i_Enable => r_LFSR[1].ENA
i_Enable => r_LFSR[8].ENA
i_Enable => r_LFSR[9].ENA
i_Enable => r_LFSR[10].ENA
i_Enable => r_LFSR[11].ENA
i_Enable => r_LFSR[12].ENA
i_Enable => r_LFSR[13].ENA
i_Enable => r_LFSR[14].ENA
i_Enable => r_LFSR[15].ENA
i_Enable => r_LFSR[16].ENA
i_Enable => r_LFSR[17].ENA
i_Enable => r_LFSR[18].ENA
i_Enable => r_LFSR[19].ENA
i_Enable => r_LFSR[20].ENA
i_Enable => r_LFSR[21].ENA
i_Enable => r_LFSR[22].ENA
i_Enable => r_LFSR[23].ENA
i_Enable => r_LFSR[24].ENA
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_DV => r_LFSR.OUTPUTSELECT
i_Seed_Data[0] => r_LFSR.DATAB
i_Seed_Data[0] => Equal0.IN23
i_Seed_Data[1] => r_LFSR.DATAB
i_Seed_Data[1] => Equal0.IN22
i_Seed_Data[2] => r_LFSR.DATAB
i_Seed_Data[2] => Equal0.IN21
i_Seed_Data[3] => r_LFSR.DATAB
i_Seed_Data[3] => Equal0.IN20
i_Seed_Data[4] => r_LFSR.DATAB
i_Seed_Data[4] => Equal0.IN19
i_Seed_Data[5] => r_LFSR.DATAB
i_Seed_Data[5] => Equal0.IN18
i_Seed_Data[6] => r_LFSR.DATAB
i_Seed_Data[6] => Equal0.IN17
i_Seed_Data[7] => r_LFSR.DATAB
i_Seed_Data[7] => Equal0.IN16
i_Seed_Data[8] => r_LFSR.DATAB
i_Seed_Data[8] => Equal0.IN15
i_Seed_Data[9] => r_LFSR.DATAB
i_Seed_Data[9] => Equal0.IN14
i_Seed_Data[10] => r_LFSR.DATAB
i_Seed_Data[10] => Equal0.IN13
i_Seed_Data[11] => r_LFSR.DATAB
i_Seed_Data[11] => Equal0.IN12
i_Seed_Data[12] => r_LFSR.DATAB
i_Seed_Data[12] => Equal0.IN11
i_Seed_Data[13] => r_LFSR.DATAB
i_Seed_Data[13] => Equal0.IN10
i_Seed_Data[14] => r_LFSR.DATAB
i_Seed_Data[14] => Equal0.IN9
i_Seed_Data[15] => r_LFSR.DATAB
i_Seed_Data[15] => Equal0.IN8
i_Seed_Data[16] => r_LFSR.DATAB
i_Seed_Data[16] => Equal0.IN7
i_Seed_Data[17] => r_LFSR.DATAB
i_Seed_Data[17] => Equal0.IN6
i_Seed_Data[18] => r_LFSR.DATAB
i_Seed_Data[18] => Equal0.IN5
i_Seed_Data[19] => r_LFSR.DATAB
i_Seed_Data[19] => Equal0.IN4
i_Seed_Data[20] => r_LFSR.DATAB
i_Seed_Data[20] => Equal0.IN3
i_Seed_Data[21] => r_LFSR.DATAB
i_Seed_Data[21] => Equal0.IN2
i_Seed_Data[22] => r_LFSR.DATAB
i_Seed_Data[22] => Equal0.IN1
i_Seed_Data[23] => r_LFSR.DATAB
i_Seed_Data[23] => Equal0.IN0
o_LFSR_Data[0] <= r_LFSR[1].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[1] <= r_LFSR[2].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[2] <= r_LFSR[3].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[3] <= r_LFSR[4].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[4] <= r_LFSR[5].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[5] <= r_LFSR[6].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[6] <= r_LFSR[7].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[7] <= r_LFSR[8].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[8] <= r_LFSR[9].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[9] <= r_LFSR[10].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[10] <= r_LFSR[11].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[11] <= r_LFSR[12].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[12] <= r_LFSR[13].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[13] <= r_LFSR[14].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[14] <= r_LFSR[15].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[15] <= r_LFSR[16].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[16] <= r_LFSR[17].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[17] <= r_LFSR[18].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[18] <= r_LFSR[19].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[19] <= r_LFSR[20].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[20] <= r_LFSR[21].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[21] <= r_LFSR[22].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[22] <= r_LFSR[23].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Data[23] <= r_LFSR[24].DB_MAX_OUTPUT_PORT_TYPE
o_LFSR_Done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|main|enemyDatapath:enemyData4
clk => currHealthColour[0]~reg0.CLK
clk => currHealthColour[1]~reg0.CLK
clk => currHealthColour[2]~reg0.CLK
clk => maxHealthColour[0]~reg0.CLK
clk => maxHealthColour[1]~reg0.CLK
clk => maxHealthColour[2]~reg0.CLK
clk => colourOut[0]~reg0.CLK
clk => colourOut[1]~reg0.CLK
clk => colourOut[2]~reg0.CLK
clk => yOut[0].CLK
clk => yOut[1].CLK
clk => yOut[2].CLK
clk => yOut[3].CLK
clk => yOut[4].CLK
clk => yOut[5].CLK
clk => yOut[6].CLK
clk => bottomReached~reg0.CLK
clk => xOut[0].CLK
clk => xOut[1].CLK
clk => xOut[2].CLK
clk => xOut[3].CLK
clk => xOut[4].CLK
clk => xOut[5].CLK
clk => xOut[6].CLK
clk => xOut[7].CLK
inResetState => bottomReached.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => colourOut.OUTPUTSELECT
inResetState => maxHealthColour[2]~reg0.DATAIN
inResetState => currHealthColour[1]~reg0.DATAIN
inResetState => xOut[0].ENA
inResetState => xOut[1].ENA
inResetState => xOut[2].ENA
inResetState => xOut[3].ENA
inResetState => xOut[4].ENA
inResetState => xOut[5].ENA
inResetState => xOut[6].ENA
inResetState => xOut[7].ENA
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => bottomReached.OUTPUTSELECT
enemyXIn[0] => xOut[0].DATAIN
enemyXIn[1] => xOut[1].DATAIN
enemyXIn[2] => xOut[2].DATAIN
enemyXIn[3] => xOut[3].DATAIN
enemyXIn[4] => xOut[4].DATAIN
enemyXIn[5] => xOut[5].DATAIN
enemyXIn[6] => xOut[6].DATAIN
enemyXIn[7] => xOut[7].DATAIN
enemyX[0] <= xOut[0].DB_MAX_OUTPUT_PORT_TYPE
enemyX[1] <= xOut[1].DB_MAX_OUTPUT_PORT_TYPE
enemyX[2] <= xOut[2].DB_MAX_OUTPUT_PORT_TYPE
enemyX[3] <= xOut[3].DB_MAX_OUTPUT_PORT_TYPE
enemyX[4] <= xOut[4].DB_MAX_OUTPUT_PORT_TYPE
enemyX[5] <= xOut[5].DB_MAX_OUTPUT_PORT_TYPE
enemyX[6] <= xOut[6].DB_MAX_OUTPUT_PORT_TYPE
enemyX[7] <= xOut[7].DB_MAX_OUTPUT_PORT_TYPE
enemyY[0] <= yOut[0].DB_MAX_OUTPUT_PORT_TYPE
enemyY[1] <= yOut[1].DB_MAX_OUTPUT_PORT_TYPE
enemyY[2] <= yOut[2].DB_MAX_OUTPUT_PORT_TYPE
enemyY[3] <= yOut[3].DB_MAX_OUTPUT_PORT_TYPE
enemyY[4] <= yOut[4].DB_MAX_OUTPUT_PORT_TYPE
enemyY[5] <= yOut[5].DB_MAX_OUTPUT_PORT_TYPE
enemyY[6] <= yOut[6].DB_MAX_OUTPUT_PORT_TYPE
bottomReached <= bottomReached~reg0.DB_MAX_OUTPUT_PORT_TYPE
speedIn[0] => LessThan0.IN8
speedIn[0] => Add1.IN8
speedIn[0] => speed.DATAB
speedIn[0] => speed.DATAB
speedIn[0] => LessThan1.IN8
speedIn[0] => Add3.IN8
speedIn[0] => speed.DATAA
speedIn[0] => speed.DATAB
speedIn[0] => speed.DATAB
speedIn[1] => LessThan0.IN7
speedIn[1] => Add1.IN7
speedIn[1] => speed.DATAB
speedIn[1] => LessThan1.IN7
speedIn[1] => Add2.IN6
speedIn[1] => Add3.IN7
speedIn[1] => speed.DATAA
speedIn[2] => LessThan0.IN6
speedIn[2] => Add0.IN4
speedIn[2] => Add1.IN6
speedIn[2] => LessThan1.IN6
speedIn[2] => Add2.IN5
speedIn[2] => Add3.IN6
speedIn[2] => speed.DATAA
speedIn[3] => LessThan0.IN5
speedIn[3] => Add0.IN3
speedIn[3] => Add1.IN5
speedIn[3] => LessThan1.IN5
speedIn[3] => Add2.IN4
speedIn[3] => Add3.IN5
speedIn[3] => speed.DATAA
speed[0] <= speed[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[2] <= speed[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[3] <= speed[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
resetn => ~NO_FANOUT~
colourIn[0] => colourOut.DATAA
colourIn[1] => colourOut.DATAA
colourIn[2] => colourOut.DATAA
colourOut[0] <= colourOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colourOut[1] <= colourOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colourOut[2] <= colourOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] => LessThan2.IN16
score[0] => LessThan3.IN16
score[0] => LessThan4.IN16
score[0] => LessThan5.IN16
score[1] => LessThan2.IN15
score[1] => LessThan3.IN15
score[1] => LessThan4.IN15
score[1] => LessThan5.IN15
score[2] => LessThan2.IN14
score[2] => LessThan3.IN14
score[2] => LessThan4.IN14
score[2] => LessThan5.IN14
score[3] => LessThan2.IN13
score[3] => LessThan3.IN13
score[3] => LessThan4.IN13
score[3] => LessThan5.IN13
score[4] => LessThan2.IN12
score[4] => LessThan3.IN12
score[4] => LessThan4.IN12
score[4] => LessThan5.IN12
score[5] => LessThan2.IN11
score[5] => LessThan3.IN11
score[5] => LessThan4.IN11
score[5] => LessThan5.IN11
score[6] => LessThan2.IN10
score[6] => LessThan3.IN10
score[6] => LessThan4.IN10
score[6] => LessThan5.IN10
score[7] => LessThan2.IN9
score[7] => LessThan3.IN9
score[7] => LessThan4.IN9
score[7] => LessThan5.IN9
maxHealthColour[0] <= maxHealthColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealthColour[1] <= maxHealthColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxHealthColour[2] <= maxHealthColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[0] <= currHealthColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[1] <= currHealthColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
currHealthColour[2] <= currHealthColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|bulletControl:bulletControl1
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
inResetState <= inResetState.DB_MAX_OUTPUT_PORT_TYPE
inUpdatePositionState <= inUpdatePositionState.DB_MAX_OUTPUT_PORT_TYPE
inWaitState <= inWaitState.DB_MAX_OUTPUT_PORT_TYPE
spacePressed => Selector1.IN2
spacePressed => Selector0.IN1
updatePosition => Selector1.IN1
updatePosition => Selector2.IN2
topReached => next_state.IN0
collidedWithEnemy => next_state.IN1


|main|bulletDatapath:bulletData1
clk => active~reg0.CLK
clk => topReached~reg0.CLK
clk => yOut[0].CLK
clk => yOut[1].CLK
clk => yOut[2].CLK
clk => yOut[3].CLK
clk => yOut[4].CLK
clk => yOut[5].CLK
clk => yOut[6].CLK
clk => xOut[0].CLK
clk => xOut[1].CLK
clk => xOut[2].CLK
clk => xOut[3].CLK
clk => xOut[4].CLK
clk => xOut[5].CLK
clk => xOut[6].CLK
clk => xOut[7].CLK
inResetState => xOut.OUTPUTSELECT
inResetState => xOut.OUTPUTSELECT
inResetState => xOut.OUTPUTSELECT
inResetState => xOut.OUTPUTSELECT
inResetState => xOut.OUTPUTSELECT
inResetState => xOut.OUTPUTSELECT
inResetState => xOut.OUTPUTSELECT
inResetState => xOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => yOut.OUTPUTSELECT
inResetState => topReached.OUTPUTSELECT
inResetState => active.OUTPUTSELECT
inUpdatePositionState => active.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => yOut.OUTPUTSELECT
inUpdatePositionState => xOut.OUTPUTSELECT
inUpdatePositionState => xOut.OUTPUTSELECT
inUpdatePositionState => xOut.OUTPUTSELECT
inUpdatePositionState => xOut.OUTPUTSELECT
inUpdatePositionState => xOut.OUTPUTSELECT
inUpdatePositionState => xOut.OUTPUTSELECT
inUpdatePositionState => xOut.OUTPUTSELECT
inUpdatePositionState => xOut.OUTPUTSELECT
inUpdatePositionState => topReached.OUTPUTSELECT
inWaitState => active.OUTPUTSELECT
pXIn[0] => xOut.DATAA
pXIn[0] => xOut.DATAB
pXIn[1] => xOut.DATAA
pXIn[1] => xOut.DATAB
pXIn[2] => xOut.DATAA
pXIn[2] => xOut.DATAB
pXIn[3] => xOut.DATAA
pXIn[3] => xOut.DATAB
pXIn[4] => xOut.DATAA
pXIn[4] => xOut.DATAB
pXIn[5] => xOut.DATAA
pXIn[5] => xOut.DATAB
pXIn[6] => xOut.DATAA
pXIn[6] => xOut.DATAB
pXIn[7] => xOut.DATAA
pXIn[7] => xOut.DATAB
bulletX[0] <= xOut[0].DB_MAX_OUTPUT_PORT_TYPE
bulletX[1] <= xOut[1].DB_MAX_OUTPUT_PORT_TYPE
bulletX[2] <= xOut[2].DB_MAX_OUTPUT_PORT_TYPE
bulletX[3] <= xOut[3].DB_MAX_OUTPUT_PORT_TYPE
bulletX[4] <= xOut[4].DB_MAX_OUTPUT_PORT_TYPE
bulletX[5] <= xOut[5].DB_MAX_OUTPUT_PORT_TYPE
bulletX[6] <= xOut[6].DB_MAX_OUTPUT_PORT_TYPE
bulletX[7] <= xOut[7].DB_MAX_OUTPUT_PORT_TYPE
bulletY[0] <= yOut[0].DB_MAX_OUTPUT_PORT_TYPE
bulletY[1] <= yOut[1].DB_MAX_OUTPUT_PORT_TYPE
bulletY[2] <= yOut[2].DB_MAX_OUTPUT_PORT_TYPE
bulletY[3] <= yOut[3].DB_MAX_OUTPUT_PORT_TYPE
bulletY[4] <= yOut[4].DB_MAX_OUTPUT_PORT_TYPE
bulletY[5] <= yOut[5].DB_MAX_OUTPUT_PORT_TYPE
bulletY[6] <= yOut[6].DB_MAX_OUTPUT_PORT_TYPE
topReached <= topReached~reg0.DB_MAX_OUTPUT_PORT_TYPE
active <= active~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|drawFSM:mainDrawFSM
clk => rateDividerCounter[0].CLK
clk => rateDividerCounter[1].CLK
clk => rateDividerCounter[2].CLK
clk => rateDividerCounter[3].CLK
clk => rateDividerCounter[4].CLK
clk => rateDividerCounter[5].CLK
clk => rateDividerCounter[6].CLK
clk => rateDividerCounter[7].CLK
clk => rateDividerCounter[8].CLK
clk => rateDividerCounter[9].CLK
clk => rateDividerCounter[10].CLK
clk => rateDividerCounter[11].CLK
clk => rateDividerCounter[12].CLK
clk => rateDividerCounter[13].CLK
clk => rateDividerCounter[14].CLK
clk => rateDividerCounter[15].CLK
clk => rateDividerCounter[16].CLK
clk => rateDividerCounter[17].CLK
clk => rateDividerCounter[18].CLK
clk => rateDividerCounter[19].CLK
clk => rateDividerCounter[20].CLK
clk => rateDividerCounter[21].CLK
clk => rateDividerCounter[22].CLK
clk => rateDividerCounter[23].CLK
clk => rateDividerCounter[24].CLK
clk => rateDividerCounter[25].CLK
clk => rateDividerCounter[26].CLK
clk => frameCounter[0].CLK
clk => frameCounter[1].CLK
clk => frameCounter[2].CLK
clk => frameCounter[3].CLK
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => frameCounter.OUTPUTSELECT
resetn => frameCounter.OUTPUTSELECT
resetn => frameCounter.OUTPUTSELECT
resetn => frameCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
resetn => rateDividerCounter.OUTPUTSELECT
objectToDraw[0] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
objectToDraw[1] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
objectToDraw[2] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
objectToDraw[3] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
vgaPlot <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
doneDrawing => next_state.S_WAIT1.DATAB
doneDrawing => next_state.S_WAIT6.DATAB
doneDrawing => next_state.S_WAIT2.DATAB
doneDrawing => next_state.S_WAIT3.DATAB
doneDrawing => next_state.S_WAIT4.DATAB
doneDrawing => next_state.S_WAIT5.DATAB
doneDrawing => next_state.S_WAIT7.DATAB
doneDrawing => next_state.S_WAIT8.DATAB
doneDrawing => next_state.S_WAIT9.DATAB
doneDrawing => next_state.S_WAIT10.DATAB
doneDrawing => next_state.S_WAIT11.DATAB
doneDrawing => next_state.S_WAIT12.DATAB
doneDrawing => next_state.S_WAIT13.DATAB
doneDrawing => next_state.S_WAIT14.DATAB
doneDrawing => Selector14.IN2
doneDrawing => Selector13.IN2
doneDrawing => Selector12.IN2
doneDrawing => Selector11.IN2
doneDrawing => Selector10.IN2
doneDrawing => Selector9.IN2
doneDrawing => Selector8.IN2
doneDrawing => Selector7.IN2
doneDrawing => Selector6.IN2
doneDrawing => Selector5.IN2
doneDrawing => Selector4.IN2
doneDrawing => Selector3.IN2
doneDrawing => Selector2.IN2
doneDrawing => Selector1.IN1
doneErasing => Selector1.IN3
doneErasing => Selector0.IN1
inEraseState <= inEraseState.DB_MAX_OUTPUT_PORT_TYPE
inUpdatePositionState <= inUpdatePositionState.DB_MAX_OUTPUT_PORT_TYPE
inDrawGameoverScreenState <= inDrawGameoverScreenState.DB_MAX_OUTPUT_PORT_TYPE
inDrawStartScreenState <= inDrawStartScreenState.DB_MAX_OUTPUT_PORT_TYPE
spacePressed => Selector0.IN4
spacePressed => Selector16.IN3
spacePressed => Selector17.IN1
spacePressed => Selector16.IN1
playerHealth[0] => LessThan0.IN8
playerHealth[1] => LessThan0.IN7
playerHealth[2] => LessThan0.IN6
playerHealth[3] => LessThan0.IN5


|main|displayHandler:handler
playerXIn[0] => Mux7.IN0
playerXIn[0] => Mux7.IN1
playerXIn[0] => Mux7.IN2
playerXIn[0] => LessThan0.IN16
playerXIn[0] => Add13.IN11
playerXIn[0] => LessThan4.IN16
playerXIn[0] => LessThan8.IN16
playerXIn[0] => LessThan12.IN16
playerXIn[1] => Mux6.IN0
playerXIn[1] => Mux6.IN1
playerXIn[1] => Mux6.IN2
playerXIn[1] => LessThan0.IN15
playerXIn[1] => Add13.IN10
playerXIn[1] => LessThan4.IN15
playerXIn[1] => LessThan8.IN15
playerXIn[1] => LessThan12.IN15
playerXIn[2] => Mux5.IN0
playerXIn[2] => Mux5.IN1
playerXIn[2] => Mux5.IN2
playerXIn[2] => LessThan0.IN14
playerXIn[2] => Add13.IN9
playerXIn[2] => LessThan4.IN14
playerXIn[2] => LessThan8.IN14
playerXIn[2] => LessThan12.IN14
playerXIn[3] => Mux4.IN0
playerXIn[3] => Mux4.IN1
playerXIn[3] => Mux4.IN2
playerXIn[3] => LessThan0.IN13
playerXIn[3] => Add13.IN8
playerXIn[3] => LessThan4.IN13
playerXIn[3] => LessThan8.IN13
playerXIn[3] => LessThan12.IN13
playerXIn[4] => Mux3.IN0
playerXIn[4] => Mux3.IN1
playerXIn[4] => Mux3.IN2
playerXIn[4] => LessThan0.IN12
playerXIn[4] => Add13.IN7
playerXIn[4] => LessThan4.IN12
playerXIn[4] => LessThan8.IN12
playerXIn[4] => LessThan12.IN12
playerXIn[5] => Mux2.IN0
playerXIn[5] => Mux2.IN1
playerXIn[5] => Mux2.IN2
playerXIn[5] => LessThan0.IN11
playerXIn[5] => Add13.IN6
playerXIn[5] => LessThan4.IN11
playerXIn[5] => LessThan8.IN11
playerXIn[5] => LessThan12.IN11
playerXIn[6] => Mux1.IN0
playerXIn[6] => Mux1.IN1
playerXIn[6] => Mux1.IN2
playerXIn[6] => LessThan0.IN10
playerXIn[6] => Add13.IN5
playerXIn[6] => LessThan4.IN10
playerXIn[6] => LessThan8.IN10
playerXIn[6] => LessThan12.IN10
playerXIn[7] => Mux0.IN0
playerXIn[7] => Mux0.IN1
playerXIn[7] => Mux0.IN2
playerXIn[7] => LessThan0.IN9
playerXIn[7] => Add13.IN4
playerXIn[7] => LessThan4.IN9
playerXIn[7] => LessThan8.IN9
playerXIn[7] => LessThan12.IN9
enemyXIn1[0] => Mux7.IN3
enemyXIn1[0] => Mux7.IN4
enemyXIn1[0] => Mux7.IN5
enemyXIn1[0] => Add12.IN11
enemyXIn1[0] => LessThan16.IN16
enemyXIn1[1] => Mux6.IN3
enemyXIn1[1] => Mux6.IN4
enemyXIn1[1] => Mux6.IN5
enemyXIn1[1] => Add12.IN10
enemyXIn1[1] => LessThan16.IN15
enemyXIn1[2] => Mux5.IN3
enemyXIn1[2] => Mux5.IN4
enemyXIn1[2] => Mux5.IN5
enemyXIn1[2] => Add12.IN9
enemyXIn1[2] => LessThan16.IN14
enemyXIn1[3] => Mux4.IN3
enemyXIn1[3] => Mux4.IN4
enemyXIn1[3] => Mux4.IN5
enemyXIn1[3] => Add12.IN8
enemyXIn1[3] => LessThan16.IN13
enemyXIn1[4] => Mux3.IN3
enemyXIn1[4] => Mux3.IN4
enemyXIn1[4] => Mux3.IN5
enemyXIn1[4] => Add12.IN7
enemyXIn1[4] => LessThan16.IN12
enemyXIn1[5] => Mux2.IN3
enemyXIn1[5] => Mux2.IN4
enemyXIn1[5] => Mux2.IN5
enemyXIn1[5] => Add12.IN6
enemyXIn1[5] => LessThan16.IN11
enemyXIn1[6] => Mux1.IN3
enemyXIn1[6] => Mux1.IN4
enemyXIn1[6] => Mux1.IN5
enemyXIn1[6] => Add12.IN5
enemyXIn1[6] => LessThan16.IN10
enemyXIn1[7] => Mux0.IN3
enemyXIn1[7] => Mux0.IN4
enemyXIn1[7] => Mux0.IN5
enemyXIn1[7] => Add12.IN4
enemyXIn1[7] => LessThan16.IN9
enemyXIn2[0] => Mux7.IN6
enemyXIn2[0] => Mux7.IN7
enemyXIn2[0] => Mux7.IN8
enemyXIn2[0] => Add16.IN11
enemyXIn2[0] => LessThan20.IN16
enemyXIn2[1] => Mux6.IN6
enemyXIn2[1] => Mux6.IN7
enemyXIn2[1] => Mux6.IN8
enemyXIn2[1] => Add16.IN10
enemyXIn2[1] => LessThan20.IN15
enemyXIn2[2] => Mux5.IN6
enemyXIn2[2] => Mux5.IN7
enemyXIn2[2] => Mux5.IN8
enemyXIn2[2] => Add16.IN9
enemyXIn2[2] => LessThan20.IN14
enemyXIn2[3] => Mux4.IN6
enemyXIn2[3] => Mux4.IN7
enemyXIn2[3] => Mux4.IN8
enemyXIn2[3] => Add16.IN8
enemyXIn2[3] => LessThan20.IN13
enemyXIn2[4] => Mux3.IN6
enemyXIn2[4] => Mux3.IN7
enemyXIn2[4] => Mux3.IN8
enemyXIn2[4] => Add16.IN7
enemyXIn2[4] => LessThan20.IN12
enemyXIn2[5] => Mux2.IN6
enemyXIn2[5] => Mux2.IN7
enemyXIn2[5] => Mux2.IN8
enemyXIn2[5] => Add16.IN6
enemyXIn2[5] => LessThan20.IN11
enemyXIn2[6] => Mux1.IN6
enemyXIn2[6] => Mux1.IN7
enemyXIn2[6] => Mux1.IN8
enemyXIn2[6] => Add16.IN5
enemyXIn2[6] => LessThan20.IN10
enemyXIn2[7] => Mux0.IN6
enemyXIn2[7] => Mux0.IN7
enemyXIn2[7] => Mux0.IN8
enemyXIn2[7] => Add16.IN4
enemyXIn2[7] => LessThan20.IN9
enemyXIn3[0] => Mux7.IN9
enemyXIn3[0] => Mux7.IN10
enemyXIn3[0] => Mux7.IN11
enemyXIn3[0] => Add18.IN11
enemyXIn3[0] => LessThan24.IN16
enemyXIn3[1] => Mux6.IN9
enemyXIn3[1] => Mux6.IN10
enemyXIn3[1] => Mux6.IN11
enemyXIn3[1] => Add18.IN10
enemyXIn3[1] => LessThan24.IN15
enemyXIn3[2] => Mux5.IN9
enemyXIn3[2] => Mux5.IN10
enemyXIn3[2] => Mux5.IN11
enemyXIn3[2] => Add18.IN9
enemyXIn3[2] => LessThan24.IN14
enemyXIn3[3] => Mux4.IN9
enemyXIn3[3] => Mux4.IN10
enemyXIn3[3] => Mux4.IN11
enemyXIn3[3] => Add18.IN8
enemyXIn3[3] => LessThan24.IN13
enemyXIn3[4] => Mux3.IN9
enemyXIn3[4] => Mux3.IN10
enemyXIn3[4] => Mux3.IN11
enemyXIn3[4] => Add18.IN7
enemyXIn3[4] => LessThan24.IN12
enemyXIn3[5] => Mux2.IN9
enemyXIn3[5] => Mux2.IN10
enemyXIn3[5] => Mux2.IN11
enemyXIn3[5] => Add18.IN6
enemyXIn3[5] => LessThan24.IN11
enemyXIn3[6] => Mux1.IN9
enemyXIn3[6] => Mux1.IN10
enemyXIn3[6] => Mux1.IN11
enemyXIn3[6] => Add18.IN5
enemyXIn3[6] => LessThan24.IN10
enemyXIn3[7] => Mux0.IN9
enemyXIn3[7] => Mux0.IN10
enemyXIn3[7] => Mux0.IN11
enemyXIn3[7] => Add18.IN4
enemyXIn3[7] => LessThan24.IN9
enemyXIn4[0] => Mux7.IN12
enemyXIn4[0] => Mux7.IN13
enemyXIn4[0] => Mux7.IN14
enemyXIn4[0] => Add20.IN11
enemyXIn4[0] => LessThan28.IN16
enemyXIn4[1] => Mux6.IN12
enemyXIn4[1] => Mux6.IN13
enemyXIn4[1] => Mux6.IN14
enemyXIn4[1] => Add20.IN10
enemyXIn4[1] => LessThan28.IN15
enemyXIn4[2] => Mux5.IN12
enemyXIn4[2] => Mux5.IN13
enemyXIn4[2] => Mux5.IN14
enemyXIn4[2] => Add20.IN9
enemyXIn4[2] => LessThan28.IN14
enemyXIn4[3] => Mux4.IN12
enemyXIn4[3] => Mux4.IN13
enemyXIn4[3] => Mux4.IN14
enemyXIn4[3] => Add20.IN8
enemyXIn4[3] => LessThan28.IN13
enemyXIn4[4] => Mux3.IN12
enemyXIn4[4] => Mux3.IN13
enemyXIn4[4] => Mux3.IN14
enemyXIn4[4] => Add20.IN7
enemyXIn4[4] => LessThan28.IN12
enemyXIn4[5] => Mux2.IN12
enemyXIn4[5] => Mux2.IN13
enemyXIn4[5] => Mux2.IN14
enemyXIn4[5] => Add20.IN6
enemyXIn4[5] => LessThan28.IN11
enemyXIn4[6] => Mux1.IN12
enemyXIn4[6] => Mux1.IN13
enemyXIn4[6] => Mux1.IN14
enemyXIn4[6] => Add20.IN5
enemyXIn4[6] => LessThan28.IN10
enemyXIn4[7] => Mux0.IN12
enemyXIn4[7] => Mux0.IN13
enemyXIn4[7] => Mux0.IN14
enemyXIn4[7] => Add20.IN4
enemyXIn4[7] => LessThan28.IN9
bulletXIn[0] => Mux7.IN15
bulletXIn[0] => Add22.IN11
bulletXIn[1] => Mux6.IN15
bulletXIn[1] => Add22.IN10
bulletXIn[2] => Mux5.IN15
bulletXIn[2] => Add22.IN9
bulletXIn[3] => Mux4.IN15
bulletXIn[3] => Add22.IN8
bulletXIn[4] => Mux3.IN15
bulletXIn[4] => Add22.IN7
bulletXIn[5] => Mux2.IN15
bulletXIn[5] => Add22.IN6
bulletXIn[6] => Mux1.IN15
bulletXIn[6] => Add22.IN5
bulletXIn[7] => Mux0.IN15
bulletXIn[7] => Add22.IN4
playerYIn[0] => Mux14.IN8
playerYIn[0] => Mux14.IN9
playerYIn[0] => Mux14.IN10
playerYIn[0] => LessThan2.IN14
playerYIn[0] => Add15.IN9
playerYIn[0] => LessThan6.IN14
playerYIn[0] => LessThan10.IN14
playerYIn[0] => LessThan14.IN14
playerYIn[1] => Mux13.IN8
playerYIn[1] => Mux13.IN9
playerYIn[1] => Mux13.IN10
playerYIn[1] => LessThan2.IN13
playerYIn[1] => Add15.IN8
playerYIn[1] => LessThan6.IN13
playerYIn[1] => LessThan10.IN13
playerYIn[1] => LessThan14.IN13
playerYIn[2] => Mux12.IN8
playerYIn[2] => Mux12.IN9
playerYIn[2] => Mux12.IN10
playerYIn[2] => LessThan2.IN12
playerYIn[2] => Add15.IN7
playerYIn[2] => LessThan6.IN12
playerYIn[2] => LessThan10.IN12
playerYIn[2] => LessThan14.IN12
playerYIn[3] => Mux11.IN8
playerYIn[3] => Mux11.IN9
playerYIn[3] => Mux11.IN10
playerYIn[3] => LessThan2.IN11
playerYIn[3] => Add15.IN6
playerYIn[3] => LessThan6.IN11
playerYIn[3] => LessThan10.IN11
playerYIn[3] => LessThan14.IN11
playerYIn[4] => Mux10.IN8
playerYIn[4] => Mux10.IN9
playerYIn[4] => Mux10.IN10
playerYIn[4] => LessThan2.IN10
playerYIn[4] => Add15.IN5
playerYIn[4] => LessThan6.IN10
playerYIn[4] => LessThan10.IN10
playerYIn[4] => LessThan14.IN10
playerYIn[5] => Mux9.IN8
playerYIn[5] => Mux9.IN9
playerYIn[5] => Mux9.IN10
playerYIn[5] => LessThan2.IN9
playerYIn[5] => Add15.IN4
playerYIn[5] => LessThan6.IN9
playerYIn[5] => LessThan10.IN9
playerYIn[5] => LessThan14.IN9
playerYIn[6] => Mux8.IN8
playerYIn[6] => Mux8.IN9
playerYIn[6] => Mux8.IN10
playerYIn[6] => LessThan2.IN8
playerYIn[6] => Add15.IN3
playerYIn[6] => LessThan6.IN8
playerYIn[6] => LessThan10.IN8
playerYIn[6] => LessThan14.IN8
enemyYIn1[0] => Add1.IN14
enemyYIn1[0] => Mux14.IN11
enemyYIn1[0] => Add14.IN9
enemyYIn1[0] => LessThan18.IN14
enemyYIn1[1] => Add1.IN13
enemyYIn1[1] => Mux13.IN11
enemyYIn1[1] => Add14.IN8
enemyYIn1[1] => LessThan18.IN13
enemyYIn1[2] => Add1.IN12
enemyYIn1[2] => Mux12.IN11
enemyYIn1[2] => Add14.IN7
enemyYIn1[2] => LessThan18.IN12
enemyYIn1[3] => Add1.IN11
enemyYIn1[3] => Mux11.IN11
enemyYIn1[3] => Add14.IN6
enemyYIn1[3] => LessThan18.IN11
enemyYIn1[4] => Add1.IN10
enemyYIn1[4] => Mux10.IN11
enemyYIn1[4] => Add14.IN5
enemyYIn1[4] => LessThan18.IN10
enemyYIn1[5] => Add1.IN9
enemyYIn1[5] => Mux9.IN11
enemyYIn1[5] => Add14.IN4
enemyYIn1[5] => LessThan18.IN9
enemyYIn1[6] => Add1.IN8
enemyYIn1[6] => Mux8.IN11
enemyYIn1[6] => Add14.IN3
enemyYIn1[6] => LessThan18.IN8
enemyYIn2[0] => Add4.IN14
enemyYIn2[0] => Mux14.IN12
enemyYIn2[0] => Add17.IN9
enemyYIn2[0] => LessThan22.IN14
enemyYIn2[1] => Add4.IN13
enemyYIn2[1] => Mux13.IN12
enemyYIn2[1] => Add17.IN8
enemyYIn2[1] => LessThan22.IN13
enemyYIn2[2] => Add4.IN12
enemyYIn2[2] => Mux12.IN12
enemyYIn2[2] => Add17.IN7
enemyYIn2[2] => LessThan22.IN12
enemyYIn2[3] => Add4.IN11
enemyYIn2[3] => Mux11.IN12
enemyYIn2[3] => Add17.IN6
enemyYIn2[3] => LessThan22.IN11
enemyYIn2[4] => Add4.IN10
enemyYIn2[4] => Mux10.IN12
enemyYIn2[4] => Add17.IN5
enemyYIn2[4] => LessThan22.IN10
enemyYIn2[5] => Add4.IN9
enemyYIn2[5] => Mux9.IN12
enemyYIn2[5] => Add17.IN4
enemyYIn2[5] => LessThan22.IN9
enemyYIn2[6] => Add4.IN8
enemyYIn2[6] => Mux8.IN12
enemyYIn2[6] => Add17.IN3
enemyYIn2[6] => LessThan22.IN8
enemyYIn3[0] => Add7.IN14
enemyYIn3[0] => Mux14.IN13
enemyYIn3[0] => Add19.IN9
enemyYIn3[0] => LessThan26.IN14
enemyYIn3[1] => Add7.IN13
enemyYIn3[1] => Mux13.IN13
enemyYIn3[1] => Add19.IN8
enemyYIn3[1] => LessThan26.IN13
enemyYIn3[2] => Add7.IN12
enemyYIn3[2] => Mux12.IN13
enemyYIn3[2] => Add19.IN7
enemyYIn3[2] => LessThan26.IN12
enemyYIn3[3] => Add7.IN11
enemyYIn3[3] => Mux11.IN13
enemyYIn3[3] => Add19.IN6
enemyYIn3[3] => LessThan26.IN11
enemyYIn3[4] => Add7.IN10
enemyYIn3[4] => Mux10.IN13
enemyYIn3[4] => Add19.IN5
enemyYIn3[4] => LessThan26.IN10
enemyYIn3[5] => Add7.IN9
enemyYIn3[5] => Mux9.IN13
enemyYIn3[5] => Add19.IN4
enemyYIn3[5] => LessThan26.IN9
enemyYIn3[6] => Add7.IN8
enemyYIn3[6] => Mux8.IN13
enemyYIn3[6] => Add19.IN3
enemyYIn3[6] => LessThan26.IN8
enemyYIn4[0] => Add10.IN14
enemyYIn4[0] => Mux14.IN14
enemyYIn4[0] => Add21.IN9
enemyYIn4[0] => LessThan30.IN14
enemyYIn4[1] => Add10.IN13
enemyYIn4[1] => Mux13.IN14
enemyYIn4[1] => Add21.IN8
enemyYIn4[1] => LessThan30.IN13
enemyYIn4[2] => Add10.IN12
enemyYIn4[2] => Mux12.IN14
enemyYIn4[2] => Add21.IN7
enemyYIn4[2] => LessThan30.IN12
enemyYIn4[3] => Add10.IN11
enemyYIn4[3] => Mux11.IN14
enemyYIn4[3] => Add21.IN6
enemyYIn4[3] => LessThan30.IN11
enemyYIn4[4] => Add10.IN10
enemyYIn4[4] => Mux10.IN14
enemyYIn4[4] => Add21.IN5
enemyYIn4[4] => LessThan30.IN10
enemyYIn4[5] => Add10.IN9
enemyYIn4[5] => Mux9.IN14
enemyYIn4[5] => Add21.IN4
enemyYIn4[5] => LessThan30.IN9
enemyYIn4[6] => Add10.IN8
enemyYIn4[6] => Mux8.IN14
enemyYIn4[6] => Add21.IN3
enemyYIn4[6] => LessThan30.IN8
bulletYIn[0] => Mux14.IN15
bulletYIn[0] => Add23.IN9
bulletYIn[1] => Mux13.IN15
bulletYIn[1] => Add23.IN8
bulletYIn[2] => Mux12.IN15
bulletYIn[2] => Add23.IN7
bulletYIn[3] => Mux11.IN15
bulletYIn[3] => Add23.IN6
bulletYIn[4] => Mux10.IN15
bulletYIn[4] => Add23.IN5
bulletYIn[5] => Mux9.IN15
bulletYIn[5] => Add23.IN4
bulletYIn[6] => Mux8.IN15
bulletYIn[6] => Add23.IN3
playerWidthIn[0] => Mux19.IN0
playerWidthIn[0] => Mux19.IN1
playerWidthIn[0] => Mux19.IN2
playerWidthIn[0] => Add13.IN16
playerWidthIn[1] => Mux18.IN8
playerWidthIn[1] => Mux18.IN9
playerWidthIn[1] => Mux18.IN10
playerWidthIn[1] => Add13.IN15
playerWidthIn[2] => Mux17.IN8
playerWidthIn[2] => Mux17.IN9
playerWidthIn[2] => Mux17.IN10
playerWidthIn[2] => Add13.IN14
playerWidthIn[3] => Mux16.IN8
playerWidthIn[3] => Mux16.IN9
playerWidthIn[3] => Mux16.IN10
playerWidthIn[3] => Add13.IN13
playerWidthIn[4] => Mux15.IN8
playerWidthIn[4] => Mux15.IN9
playerWidthIn[4] => Mux15.IN10
playerWidthIn[4] => Add13.IN12
playerHeightIn[0] => Mux24.IN8
playerHeightIn[0] => Mux24.IN9
playerHeightIn[0] => Mux24.IN10
playerHeightIn[0] => Add15.IN14
playerHeightIn[1] => Mux23.IN8
playerHeightIn[1] => Mux23.IN9
playerHeightIn[1] => Mux23.IN10
playerHeightIn[1] => Add15.IN13
playerHeightIn[2] => Mux22.IN8
playerHeightIn[2] => Mux22.IN9
playerHeightIn[2] => Mux22.IN10
playerHeightIn[2] => Add15.IN12
playerHeightIn[3] => Mux21.IN8
playerHeightIn[3] => Mux21.IN9
playerHeightIn[3] => Mux21.IN10
playerHeightIn[3] => Add15.IN11
playerHeightIn[4] => Mux20.IN8
playerHeightIn[4] => Mux20.IN9
playerHeightIn[4] => Mux20.IN10
playerHeightIn[4] => Add15.IN10
enemyWidthIn[0] => Mux19.IN3
enemyWidthIn[0] => Mux19.IN4
enemyWidthIn[0] => Mux19.IN5
enemyWidthIn[0] => Mux19.IN6
enemyWidthIn[0] => Add12.IN16
enemyWidthIn[0] => Add16.IN16
enemyWidthIn[0] => Add18.IN16
enemyWidthIn[0] => Add20.IN16
enemyWidthIn[1] => Mux18.IN11
enemyWidthIn[1] => Mux18.IN12
enemyWidthIn[1] => Mux18.IN13
enemyWidthIn[1] => Mux18.IN14
enemyWidthIn[1] => Add12.IN15
enemyWidthIn[1] => Add16.IN15
enemyWidthIn[1] => Add18.IN15
enemyWidthIn[1] => Add20.IN15
enemyWidthIn[2] => Mux17.IN11
enemyWidthIn[2] => Mux17.IN12
enemyWidthIn[2] => Mux17.IN13
enemyWidthIn[2] => Mux17.IN14
enemyWidthIn[2] => Add12.IN14
enemyWidthIn[2] => Add16.IN14
enemyWidthIn[2] => Add18.IN14
enemyWidthIn[2] => Add20.IN14
enemyWidthIn[3] => Mux16.IN11
enemyWidthIn[3] => Mux16.IN12
enemyWidthIn[3] => Mux16.IN13
enemyWidthIn[3] => Mux16.IN14
enemyWidthIn[3] => Add12.IN13
enemyWidthIn[3] => Add16.IN13
enemyWidthIn[3] => Add18.IN13
enemyWidthIn[3] => Add20.IN13
enemyWidthIn[4] => Mux15.IN11
enemyWidthIn[4] => Mux15.IN12
enemyWidthIn[4] => Mux15.IN13
enemyWidthIn[4] => Mux15.IN14
enemyWidthIn[4] => Add12.IN12
enemyWidthIn[4] => Add16.IN12
enemyWidthIn[4] => Add18.IN12
enemyWidthIn[4] => Add20.IN12
enemyHeightIn[0] => Mux24.IN11
enemyHeightIn[0] => Mux24.IN12
enemyHeightIn[0] => Mux24.IN13
enemyHeightIn[0] => Mux24.IN14
enemyHeightIn[0] => Add14.IN14
enemyHeightIn[0] => Add17.IN14
enemyHeightIn[0] => Add19.IN14
enemyHeightIn[0] => Add21.IN14
enemyHeightIn[1] => Mux23.IN11
enemyHeightIn[1] => Mux23.IN12
enemyHeightIn[1] => Mux23.IN13
enemyHeightIn[1] => Mux23.IN14
enemyHeightIn[1] => Add14.IN13
enemyHeightIn[1] => Add17.IN13
enemyHeightIn[1] => Add19.IN13
enemyHeightIn[1] => Add21.IN13
enemyHeightIn[2] => Mux22.IN11
enemyHeightIn[2] => Mux22.IN12
enemyHeightIn[2] => Mux22.IN13
enemyHeightIn[2] => Mux22.IN14
enemyHeightIn[2] => Add14.IN12
enemyHeightIn[2] => Add17.IN12
enemyHeightIn[2] => Add19.IN12
enemyHeightIn[2] => Add21.IN12
enemyHeightIn[3] => Mux21.IN11
enemyHeightIn[3] => Mux21.IN12
enemyHeightIn[3] => Mux21.IN13
enemyHeightIn[3] => Mux21.IN14
enemyHeightIn[3] => Add14.IN11
enemyHeightIn[3] => Add17.IN11
enemyHeightIn[3] => Add19.IN11
enemyHeightIn[3] => Add21.IN11
enemyHeightIn[4] => Mux20.IN11
enemyHeightIn[4] => Mux20.IN12
enemyHeightIn[4] => Mux20.IN13
enemyHeightIn[4] => Mux20.IN14
enemyHeightIn[4] => Add14.IN10
enemyHeightIn[4] => Add17.IN10
enemyHeightIn[4] => Add19.IN10
enemyHeightIn[4] => Add21.IN10
bulletWidth[0] => Mux19.IN7
bulletWidth[0] => Add22.IN16
bulletWidth[1] => Mux18.IN15
bulletWidth[1] => Add22.IN15
bulletWidth[2] => Mux17.IN15
bulletWidth[2] => Add22.IN14
bulletWidth[3] => Mux16.IN15
bulletWidth[3] => Add22.IN13
bulletWidth[4] => Mux15.IN15
bulletWidth[4] => Add22.IN12
bulletHeight[0] => Mux24.IN15
bulletHeight[0] => Add23.IN14
bulletHeight[1] => Mux23.IN15
bulletHeight[1] => Add23.IN13
bulletHeight[2] => Mux22.IN15
bulletHeight[2] => Add23.IN12
bulletHeight[3] => Mux21.IN15
bulletHeight[3] => Add23.IN11
bulletHeight[4] => Mux20.IN15
bulletHeight[4] => Add23.IN10
playerColourIn[0] => Mux27.IN0
playerColourIn[0] => Mux27.IN1
playerColourIn[0] => Mux27.IN2
playerColourIn[1] => Mux26.IN0
playerColourIn[1] => Mux26.IN1
playerColourIn[1] => Mux26.IN2
playerColourIn[2] => Mux25.IN0
playerColourIn[2] => Mux25.IN1
playerColourIn[2] => Mux25.IN2
enemyColourIn1[0] => Mux27.IN3
enemyColourIn1[1] => Mux26.IN3
enemyColourIn1[2] => Mux25.IN3
enemyColourIn2[0] => Mux27.IN4
enemyColourIn2[1] => Mux26.IN4
enemyColourIn2[2] => Mux25.IN4
enemyColourIn3[0] => Mux27.IN5
enemyColourIn3[1] => Mux26.IN5
enemyColourIn3[2] => Mux25.IN5
enemyColourIn4[0] => Mux27.IN6
enemyColourIn4[1] => Mux26.IN6
enemyColourIn4[2] => Mux25.IN6
bulletColour[0] => Mux27.IN7
bulletColour[1] => Mux26.IN7
bulletColour[2] => Mux25.IN7
clk => be_collision4~reg0.CLK
clk => be_collision3~reg0.CLK
clk => be_collision2~reg0.CLK
clk => be_collision1~reg0.CLK
clk => pe_collision4~reg0.CLK
clk => pe_collision3~reg0.CLK
clk => pe_collision2~reg0.CLK
clk => pe_collision1~reg0.CLK
resetn => ~NO_FANOUT~
control_signal[0] => Mux0.IN19
control_signal[0] => Mux1.IN19
control_signal[0] => Mux2.IN19
control_signal[0] => Mux3.IN19
control_signal[0] => Mux4.IN19
control_signal[0] => Mux5.IN19
control_signal[0] => Mux6.IN19
control_signal[0] => Mux7.IN19
control_signal[0] => Mux8.IN19
control_signal[0] => Mux9.IN19
control_signal[0] => Mux10.IN19
control_signal[0] => Mux11.IN19
control_signal[0] => Mux12.IN19
control_signal[0] => Mux13.IN19
control_signal[0] => Mux14.IN19
control_signal[0] => Mux15.IN19
control_signal[0] => Mux16.IN19
control_signal[0] => Mux17.IN19
control_signal[0] => Mux18.IN19
control_signal[0] => Mux19.IN11
control_signal[0] => Mux20.IN19
control_signal[0] => Mux21.IN19
control_signal[0] => Mux22.IN19
control_signal[0] => Mux23.IN19
control_signal[0] => Mux24.IN19
control_signal[0] => Mux25.IN11
control_signal[0] => Mux26.IN11
control_signal[0] => Mux27.IN11
control_signal[1] => Mux0.IN18
control_signal[1] => Mux1.IN18
control_signal[1] => Mux2.IN18
control_signal[1] => Mux3.IN18
control_signal[1] => Mux4.IN18
control_signal[1] => Mux5.IN18
control_signal[1] => Mux6.IN18
control_signal[1] => Mux7.IN18
control_signal[1] => Mux8.IN18
control_signal[1] => Mux9.IN18
control_signal[1] => Mux10.IN18
control_signal[1] => Mux11.IN18
control_signal[1] => Mux12.IN18
control_signal[1] => Mux13.IN18
control_signal[1] => Mux14.IN18
control_signal[1] => Mux15.IN18
control_signal[1] => Mux16.IN18
control_signal[1] => Mux17.IN18
control_signal[1] => Mux18.IN18
control_signal[1] => Mux19.IN10
control_signal[1] => Mux20.IN18
control_signal[1] => Mux21.IN18
control_signal[1] => Mux22.IN18
control_signal[1] => Mux23.IN18
control_signal[1] => Mux24.IN18
control_signal[1] => Mux25.IN10
control_signal[1] => Mux26.IN10
control_signal[1] => Mux27.IN10
control_signal[2] => Mux0.IN17
control_signal[2] => Mux1.IN17
control_signal[2] => Mux2.IN17
control_signal[2] => Mux3.IN17
control_signal[2] => Mux4.IN17
control_signal[2] => Mux5.IN17
control_signal[2] => Mux6.IN17
control_signal[2] => Mux7.IN17
control_signal[2] => Mux8.IN17
control_signal[2] => Mux9.IN17
control_signal[2] => Mux10.IN17
control_signal[2] => Mux11.IN17
control_signal[2] => Mux12.IN17
control_signal[2] => Mux13.IN17
control_signal[2] => Mux14.IN17
control_signal[2] => Mux15.IN17
control_signal[2] => Mux16.IN17
control_signal[2] => Mux17.IN17
control_signal[2] => Mux18.IN17
control_signal[2] => Mux19.IN9
control_signal[2] => Mux20.IN17
control_signal[2] => Mux21.IN17
control_signal[2] => Mux22.IN17
control_signal[2] => Mux23.IN17
control_signal[2] => Mux24.IN17
control_signal[2] => Mux25.IN9
control_signal[2] => Mux26.IN9
control_signal[2] => Mux27.IN9
control_signal[3] => Mux0.IN16
control_signal[3] => Mux1.IN16
control_signal[3] => Mux2.IN16
control_signal[3] => Mux3.IN16
control_signal[3] => Mux4.IN16
control_signal[3] => Mux5.IN16
control_signal[3] => Mux6.IN16
control_signal[3] => Mux7.IN16
control_signal[3] => Mux8.IN16
control_signal[3] => Mux9.IN16
control_signal[3] => Mux10.IN16
control_signal[3] => Mux11.IN16
control_signal[3] => Mux12.IN16
control_signal[3] => Mux13.IN16
control_signal[3] => Mux14.IN16
control_signal[3] => Mux15.IN16
control_signal[3] => Mux16.IN16
control_signal[3] => Mux17.IN16
control_signal[3] => Mux18.IN16
control_signal[3] => Mux19.IN8
control_signal[3] => Mux20.IN16
control_signal[3] => Mux21.IN16
control_signal[3] => Mux22.IN16
control_signal[3] => Mux23.IN16
control_signal[3] => Mux24.IN16
control_signal[3] => Mux25.IN8
control_signal[3] => Mux26.IN8
control_signal[3] => Mux27.IN8
drawX[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
drawX[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
drawX[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
drawX[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
drawX[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
drawX[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
drawX[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
drawX[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
drawY[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
drawY[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
drawY[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
drawY[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
drawY[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
drawY[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
drawY[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
drawColour[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
drawColour[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
drawColour[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
drawWidth[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
drawWidth[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
drawWidth[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
drawWidth[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
drawWidth[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
drawHeight[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
drawHeight[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
drawHeight[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
drawHeight[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
drawHeight[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
pe_collision1 <= pe_collision1~reg0.DB_MAX_OUTPUT_PORT_TYPE
pe_collision2 <= pe_collision2~reg0.DB_MAX_OUTPUT_PORT_TYPE
pe_collision3 <= pe_collision3~reg0.DB_MAX_OUTPUT_PORT_TYPE
pe_collision4 <= pe_collision4~reg0.DB_MAX_OUTPUT_PORT_TYPE
be_collision1 <= be_collision1~reg0.DB_MAX_OUTPUT_PORT_TYPE
be_collision2 <= be_collision2~reg0.DB_MAX_OUTPUT_PORT_TYPE
be_collision3 <= be_collision3~reg0.DB_MAX_OUTPUT_PORT_TYPE
be_collision4 <= be_collision4~reg0.DB_MAX_OUTPUT_PORT_TYPE
activeB => always2.IN1
activeB => always2.IN1
activeB => always2.IN1
activeB => always2.IN1
enemyHealthWidthM1[0] => Add0.IN10
enemyHealthWidthM1[0] => Mux19.IN12
enemyHealthWidthM1[1] => Add0.IN8
enemyHealthWidthM1[1] => Add0.IN9
enemyHealthWidthM1[2] => Add0.IN6
enemyHealthWidthM1[2] => Add0.IN7
enemyHealthWidthM1[3] => Add0.IN4
enemyHealthWidthM1[3] => Add0.IN5
enemyHealthWidthM1[4] => Add0.IN2
enemyHealthWidthM1[4] => Add0.IN3
enemyHealthWidthC1[0] => Add2.IN10
enemyHealthWidthC1[0] => Mux19.IN13
enemyHealthWidthC1[1] => Add2.IN8
enemyHealthWidthC1[1] => Add2.IN9
enemyHealthWidthC1[2] => Add2.IN6
enemyHealthWidthC1[2] => Add2.IN7
enemyHealthWidthC1[3] => Add2.IN4
enemyHealthWidthC1[3] => Add2.IN5
enemyHealthWidthC1[4] => Add2.IN2
enemyHealthWidthC1[4] => Add2.IN3
enemyHealthWidthM2[0] => Add3.IN10
enemyHealthWidthM2[0] => Mux19.IN14
enemyHealthWidthM2[1] => Add3.IN8
enemyHealthWidthM2[1] => Add3.IN9
enemyHealthWidthM2[2] => Add3.IN6
enemyHealthWidthM2[2] => Add3.IN7
enemyHealthWidthM2[3] => Add3.IN4
enemyHealthWidthM2[3] => Add3.IN5
enemyHealthWidthM2[4] => Add3.IN2
enemyHealthWidthM2[4] => Add3.IN3
enemyHealthWidthC2[0] => Add5.IN10
enemyHealthWidthC2[0] => Mux19.IN15
enemyHealthWidthC2[1] => Add5.IN8
enemyHealthWidthC2[1] => Add5.IN9
enemyHealthWidthC2[2] => Add5.IN6
enemyHealthWidthC2[2] => Add5.IN7
enemyHealthWidthC2[3] => Add5.IN4
enemyHealthWidthC2[3] => Add5.IN5
enemyHealthWidthC2[4] => Add5.IN2
enemyHealthWidthC2[4] => Add5.IN3
enemyHealthWidthM3[0] => Add6.IN10
enemyHealthWidthM3[0] => Mux19.IN16
enemyHealthWidthM3[1] => Add6.IN8
enemyHealthWidthM3[1] => Add6.IN9
enemyHealthWidthM3[2] => Add6.IN6
enemyHealthWidthM3[2] => Add6.IN7
enemyHealthWidthM3[3] => Add6.IN4
enemyHealthWidthM3[3] => Add6.IN5
enemyHealthWidthM3[4] => Add6.IN2
enemyHealthWidthM3[4] => Add6.IN3
enemyHealthWidthC3[0] => Add8.IN10
enemyHealthWidthC3[0] => Mux19.IN17
enemyHealthWidthC3[1] => Add8.IN8
enemyHealthWidthC3[1] => Add8.IN9
enemyHealthWidthC3[2] => Add8.IN6
enemyHealthWidthC3[2] => Add8.IN7
enemyHealthWidthC3[3] => Add8.IN4
enemyHealthWidthC3[3] => Add8.IN5
enemyHealthWidthC3[4] => Add8.IN2
enemyHealthWidthC3[4] => Add8.IN3
enemyHealthWidthM4[0] => Add9.IN10
enemyHealthWidthM4[0] => Mux19.IN18
enemyHealthWidthM4[1] => Add9.IN8
enemyHealthWidthM4[1] => Add9.IN9
enemyHealthWidthM4[2] => Add9.IN6
enemyHealthWidthM4[2] => Add9.IN7
enemyHealthWidthM4[3] => Add9.IN4
enemyHealthWidthM4[3] => Add9.IN5
enemyHealthWidthM4[4] => Add9.IN2
enemyHealthWidthM4[4] => Add9.IN3
enemyHealthWidthC4[0] => Add11.IN10
enemyHealthWidthC4[0] => Mux19.IN19
enemyHealthWidthC4[1] => Add11.IN8
enemyHealthWidthC4[1] => Add11.IN9
enemyHealthWidthC4[2] => Add11.IN6
enemyHealthWidthC4[2] => Add11.IN7
enemyHealthWidthC4[3] => Add11.IN4
enemyHealthWidthC4[3] => Add11.IN5
enemyHealthWidthC4[4] => Add11.IN2
enemyHealthWidthC4[4] => Add11.IN3
currHealthCol1[0] => Mux27.IN12
currHealthCol1[1] => Mux26.IN12
currHealthCol1[2] => Mux25.IN12
currHealthCol2[0] => Mux27.IN13
currHealthCol2[1] => Mux26.IN13
currHealthCol2[2] => Mux25.IN13
currHealthCol3[0] => Mux27.IN14
currHealthCol3[1] => Mux26.IN14
currHealthCol3[2] => Mux25.IN14
currHealthCol4[0] => Mux27.IN15
currHealthCol4[1] => Mux26.IN15
currHealthCol4[2] => Mux25.IN15
maxHealthCol1[0] => Mux27.IN16
maxHealthCol1[1] => Mux26.IN16
maxHealthCol1[2] => Mux25.IN16
maxHealthCol2[0] => Mux27.IN17
maxHealthCol2[1] => Mux26.IN17
maxHealthCol2[2] => Mux25.IN17
maxHealthCol3[0] => Mux27.IN18
maxHealthCol3[1] => Mux26.IN18
maxHealthCol3[2] => Mux25.IN18
maxHealthCol4[0] => Mux27.IN19
maxHealthCol4[1] => Mux26.IN19
maxHealthCol4[2] => Mux25.IN19


|main|draw:mainDraw
x_in[0] => xOut.DATAB
x_in[1] => xOut.DATAB
x_in[2] => xOut.DATAB
x_in[3] => xOut.DATAB
x_in[4] => xOut.DATAB
x_in[5] => xOut.DATAB
x_in[6] => xOut.DATAB
x_in[7] => xOut.DATAB
y_in[0] => yOut.DATAB
y_in[1] => yOut.DATAB
y_in[2] => yOut.DATAB
y_in[3] => yOut.DATAB
y_in[4] => yOut.DATAB
y_in[5] => yOut.DATAB
y_in[6] => yOut.DATAB
width[0] => Add1.IN10
width[1] => Add1.IN9
width[2] => Add1.IN8
width[3] => Add1.IN7
width[4] => Add1.IN6
height[0] => Add3.IN10
height[1] => Add3.IN9
height[2] => Add3.IN8
height[3] => Add3.IN7
height[4] => Add3.IN6
c_in[0] => color.DATAB
c_in[1] => color.DATAB
c_in[2] => color.DATAB
clk => start.CLK
clk => done_.CLK
clk => color[0].CLK
clk => color[1].CLK
clk => color[2].CLK
clk => yOut[0].CLK
clk => yOut[1].CLK
clk => yOut[2].CLK
clk => yOut[3].CLK
clk => yOut[4].CLK
clk => yOut[5].CLK
clk => yOut[6].CLK
clk => xOut[0].CLK
clk => xOut[1].CLK
clk => xOut[2].CLK
clk => xOut[3].CLK
clk => xOut[4].CLK
clk => xOut[5].CLK
clk => xOut[6].CLK
clk => xOut[7].CLK
clk => counterY[0].CLK
clk => counterY[1].CLK
clk => counterY[2].CLK
clk => counterY[3].CLK
clk => counterY[4].CLK
clk => counterY[5].CLK
clk => counterY[6].CLK
clk => counterX[0].CLK
clk => counterX[1].CLK
clk => counterX[2].CLK
clk => counterX[3].CLK
clk => counterX[4].CLK
clk => counterX[5].CLK
clk => counterX[6].CLK
clk => counterX[7].CLK
reset => always0.IN0
enableDraw => always0.IN1
enableDraw => always0.IN1
x_out[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
done <= done_.DB_MAX_OUTPUT_PORT_TYPE
inEraseStateMain => always0.IN1


|main|erase:eraseModule
clk => start.CLK
clk => done_.CLK
clk => yOut[0].CLK
clk => yOut[1].CLK
clk => yOut[2].CLK
clk => yOut[3].CLK
clk => yOut[4].CLK
clk => yOut[5].CLK
clk => yOut[6].CLK
clk => xOut[0].CLK
clk => xOut[1].CLK
clk => xOut[2].CLK
clk => xOut[3].CLK
clk => xOut[4].CLK
clk => xOut[5].CLK
clk => xOut[6].CLK
clk => xOut[7].CLK
clk => counterY[0].CLK
clk => counterY[1].CLK
clk => counterY[2].CLK
clk => counterY[3].CLK
clk => counterY[4].CLK
clk => counterY[5].CLK
clk => counterY[6].CLK
clk => counterX[0].CLK
clk => counterX[1].CLK
clk => counterX[2].CLK
clk => counterX[3].CLK
clk => counterX[4].CLK
clk => counterX[5].CLK
clk => counterX[6].CLK
clk => counterX[7].CLK
reset => always0.IN0
enableDraw => always0.IN1
enableDraw => always0.IN1
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= <GND>
c_out[1] <= <GND>
c_out[2] <= <GND>
done <= done_.DB_MAX_OUTPUT_PORT_TYPE
inEraseStateMain => always0.IN1


|main|updateEnemyColours:updateEColour
clk => colour4[0]~reg0.CLK
clk => colour4[1]~reg0.CLK
clk => colour4[2]~reg0.CLK
clk => colour3[0]~reg0.CLK
clk => colour3[1]~reg0.CLK
clk => colour3[2]~reg0.CLK
clk => colour2[0]~reg0.CLK
clk => colour2[1]~reg0.CLK
clk => colour2[2]~reg0.CLK
clk => colour1[0]~reg0.CLK
clk => colour1[1]~reg0.CLK
clk => colour1[2]~reg0.CLK
resetn => colour1.OUTPUTSELECT
resetn => colour1.OUTPUTSELECT
resetn => colour1.OUTPUTSELECT
resetn => colour2.OUTPUTSELECT
resetn => colour2.OUTPUTSELECT
resetn => colour2.OUTPUTSELECT
resetn => colour3.OUTPUTSELECT
resetn => colour3.OUTPUTSELECT
resetn => colour3.OUTPUTSELECT
resetn => colour4.OUTPUTSELECT
resetn => colour4.OUTPUTSELECT
resetn => colour4.OUTPUTSELECT
colour1[0] <= colour1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour1[1] <= colour1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour1[2] <= colour1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour2[0] <= colour2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour2[1] <= colour2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour2[2] <= colour2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour3[0] <= colour3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour3[1] <= colour3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour3[2] <= colour3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour4[0] <= colour4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour4[1] <= colour4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour4[2] <= colour4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score => colour1.OUTPUTSELECT
score => colour1.OUTPUTSELECT
score => colour1.OUTPUTSELECT
score => colour2.OUTPUTSELECT
score => colour2.OUTPUTSELECT
score => colour2.OUTPUTSELECT
score => colour3.OUTPUTSELECT
score => colour3.OUTPUTSELECT
score => colour3.OUTPUTSELECT
score => colour4.OUTPUTSELECT
score => colour4.OUTPUTSELECT
score => colour4.OUTPUTSELECT
score => colour1.OUTPUTSELECT
score => colour1.OUTPUTSELECT
score => colour1.OUTPUTSELECT
score => colour2.OUTPUTSELECT
score => colour2.OUTPUTSELECT
score => colour2.OUTPUTSELECT
score => colour3.OUTPUTSELECT
score => colour3.OUTPUTSELECT
score => colour3.OUTPUTSELECT
score => colour4.OUTPUTSELECT
score => colour4.OUTPUTSELECT
score => colour4.OUTPUTSELECT


|main|keyboard_tracker:tester
clock => clock.IN1
reset => _.IN1
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => w_press.OUTPUTSELECT
reset => a_press.OUTPUTSELECT
reset => s_press.OUTPUTSELECT
reset => d_press.OUTPUTSELECT
reset => left_press.OUTPUTSELECT
reset => right_press.OUTPUTSELECT
reset => up_press.OUTPUTSELECT
reset => down_press.OUTPUTSELECT
reset => space_press.OUTPUTSELECT
reset => enter_press.OUTPUTSELECT
PS2_CLK <> PS2_Controller:core_driver.PS2_CLK
PS2_DAT <> PS2_Controller:core_driver.PS2_DAT
w <= w_press.DB_MAX_OUTPUT_PORT_TYPE
a <= a_press.DB_MAX_OUTPUT_PORT_TYPE
s <= s_press.DB_MAX_OUTPUT_PORT_TYPE
d <= d_press.DB_MAX_OUTPUT_PORT_TYPE
left <= left_press.DB_MAX_OUTPUT_PORT_TYPE
right <= right_press.DB_MAX_OUTPUT_PORT_TYPE
up <= up_press.DB_MAX_OUTPUT_PORT_TYPE
down <= down_press.DB_MAX_OUTPUT_PORT_TYPE
space <= space_press.DB_MAX_OUTPUT_PORT_TYPE
enter <= enter_press.DB_MAX_OUTPUT_PORT_TYPE


|main|keyboard_tracker:tester|PS2_Controller:core_driver
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|main|keyboard_tracker:tester|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|keyboard_tracker:tester|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|main|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m6m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6m1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6m1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m6m1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6m1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6m1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6m1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6m1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6m1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6m1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6m1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6m1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6m1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6m1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6m1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6m1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6m1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6m1:auto_generated.address_a[14]
address_b[0] => altsyncram_m6m1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6m1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6m1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6m1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6m1:auto_generated.address_b[4]
address_b[5] => altsyncram_m6m1:auto_generated.address_b[5]
address_b[6] => altsyncram_m6m1:auto_generated.address_b[6]
address_b[7] => altsyncram_m6m1:auto_generated.address_b[7]
address_b[8] => altsyncram_m6m1:auto_generated.address_b[8]
address_b[9] => altsyncram_m6m1:auto_generated.address_b[9]
address_b[10] => altsyncram_m6m1:auto_generated.address_b[10]
address_b[11] => altsyncram_m6m1:auto_generated.address_b[11]
address_b[12] => altsyncram_m6m1:auto_generated.address_b[12]
address_b[13] => altsyncram_m6m1:auto_generated.address_b[13]
address_b[14] => altsyncram_m6m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6m1:auto_generated.clock0
clock1 => altsyncram_m6m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m6m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|main|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|main|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|main|scoreUpdate:updateS
clk => score[0]~reg0.CLK
clk => score[1]~reg0.CLK
clk => score[2]~reg0.CLK
clk => score[3]~reg0.CLK
clk => score[4]~reg0.CLK
clk => score[5]~reg0.CLK
clk => score[6]~reg0.CLK
clk => score[7]~reg0.CLK
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
updateScore => always0.IN0
HEX1[0] <= decoder7:scoreDisplay1.port0
HEX1[1] <= decoder7:scoreDisplay1.port0
HEX1[2] <= decoder7:scoreDisplay1.port0
HEX1[3] <= decoder7:scoreDisplay1.port0
HEX1[4] <= decoder7:scoreDisplay1.port0
HEX1[5] <= decoder7:scoreDisplay1.port0
HEX1[6] <= decoder7:scoreDisplay1.port0
HEX2[0] <= decoder7:scoreDisplay2.port0
HEX2[1] <= decoder7:scoreDisplay2.port0
HEX2[2] <= decoder7:scoreDisplay2.port0
HEX2[3] <= decoder7:scoreDisplay2.port0
HEX2[4] <= decoder7:scoreDisplay2.port0
HEX2[5] <= decoder7:scoreDisplay2.port0
HEX2[6] <= decoder7:scoreDisplay2.port0
inUpdatePositionStateMain => always0.IN1
score[0] <= score[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score[4].DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score[5].DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score[6].DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score[7].DB_MAX_OUTPUT_PORT_TYPE


|main|scoreUpdate:updateS|decoder7:scoreDisplay1
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN0
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN0
SW[2] => HEX0.IN0
SW[2] => HEX0.IN0
SW[2] => HEX0.IN1
SW[2] => HEX0.IN0
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1


|main|scoreUpdate:updateS|decoder7:scoreDisplay2
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN0
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN0
SW[2] => HEX0.IN0
SW[2] => HEX0.IN0
SW[2] => HEX0.IN1
SW[2] => HEX0.IN0
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1


|main|healthUpdate:updateH
clk => health[0].CLK
clk => health[1].CLK
clk => health[2].CLK
clk => health[3].CLK
resetn => always0.IN0
updateHealth => always0.IN0
HEX[0] <= decoder7:scoreDisplay1.port0
HEX[1] <= decoder7:scoreDisplay1.port0
HEX[2] <= decoder7:scoreDisplay1.port0
HEX[3] <= decoder7:scoreDisplay1.port0
HEX[4] <= decoder7:scoreDisplay1.port0
HEX[5] <= decoder7:scoreDisplay1.port0
HEX[6] <= decoder7:scoreDisplay1.port0
inUpdatePositionStateMain => always0.IN1
healthOut[0] <= health[0].DB_MAX_OUTPUT_PORT_TYPE
healthOut[1] <= health[1].DB_MAX_OUTPUT_PORT_TYPE
healthOut[2] <= health[2].DB_MAX_OUTPUT_PORT_TYPE
healthOut[3] <= health[3].DB_MAX_OUTPUT_PORT_TYPE
inGameOverState => always0.IN1


|main|healthUpdate:updateH|decoder7:scoreDisplay1
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN0
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[0] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN1
SW[1] => HEX0.IN0
SW[1] => HEX0.IN1
SW[2] => HEX0.IN1
SW[2] => HEX0.IN0
SW[2] => HEX0.IN0
SW[2] => HEX0.IN0
SW[2] => HEX0.IN1
SW[2] => HEX0.IN0
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1
SW[3] => HEX0.IN1


|main|drawGameOverScreen:gameOverScreen
clk => clk.IN1
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => done_.OUTPUTSELECT
resetn => start.OUTPUTSELECT
enableDraw => always0.IN1
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= gameover:o1.q
c_out[1] <= gameover:o1.q
c_out[2] <= gameover:o1.q


|main|drawGameOverScreen:gameOverScreen|gameover:o1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|main|drawGameOverScreen:gameOverScreen|gameover:o1|altsyncram:altsyncram_component
wren_a => altsyncram_cto1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cto1:auto_generated.data_a[0]
data_a[1] => altsyncram_cto1:auto_generated.data_a[1]
data_a[2] => altsyncram_cto1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cto1:auto_generated.address_a[0]
address_a[1] => altsyncram_cto1:auto_generated.address_a[1]
address_a[2] => altsyncram_cto1:auto_generated.address_a[2]
address_a[3] => altsyncram_cto1:auto_generated.address_a[3]
address_a[4] => altsyncram_cto1:auto_generated.address_a[4]
address_a[5] => altsyncram_cto1:auto_generated.address_a[5]
address_a[6] => altsyncram_cto1:auto_generated.address_a[6]
address_a[7] => altsyncram_cto1:auto_generated.address_a[7]
address_a[8] => altsyncram_cto1:auto_generated.address_a[8]
address_a[9] => altsyncram_cto1:auto_generated.address_a[9]
address_a[10] => altsyncram_cto1:auto_generated.address_a[10]
address_a[11] => altsyncram_cto1:auto_generated.address_a[11]
address_a[12] => altsyncram_cto1:auto_generated.address_a[12]
address_a[13] => altsyncram_cto1:auto_generated.address_a[13]
address_a[14] => altsyncram_cto1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cto1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cto1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cto1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cto1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|drawGameOverScreen:gameOverScreen|gameover:o1|altsyncram:altsyncram_component|altsyncram_cto1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|main|drawGameOverScreen:gameOverScreen|gameover:o1|altsyncram:altsyncram_component|altsyncram_cto1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|drawGameOverScreen:gameOverScreen|gameover:o1|altsyncram:altsyncram_component|altsyncram_cto1:auto_generated|decode_11a:rden_decode
data[0] => w_anode62w[1].IN0
data[0] => w_anode76w[1].IN1
data[0] => w_anode85w[1].IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode62w[2].IN0
data[1] => w_anode76w[2].IN0
data[1] => w_anode85w[2].IN1
data[1] => w_anode94w[2].IN1
eq[0] <= w_anode62w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode85w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode94w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|drawGameOverScreen:gameOverScreen|gameover:o1|altsyncram:altsyncram_component|altsyncram_cto1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|main|drawStartGameScreen:startScreen
clk => clk.IN1
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterX.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => counterY.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => xOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => yOut.OUTPUTSELECT
resetn => done_.OUTPUTSELECT
resetn => start.OUTPUTSELECT
enableDraw => always0.IN1
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= titlepage:t1.q
c_out[1] <= titlepage:t1.q
c_out[2] <= titlepage:t1.q


|main|drawStartGameScreen:startScreen|titlepage:t1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|main|drawStartGameScreen:startScreen|titlepage:t1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9rg1:auto_generated.address_a[0]
address_a[1] => altsyncram_9rg1:auto_generated.address_a[1]
address_a[2] => altsyncram_9rg1:auto_generated.address_a[2]
address_a[3] => altsyncram_9rg1:auto_generated.address_a[3]
address_a[4] => altsyncram_9rg1:auto_generated.address_a[4]
address_a[5] => altsyncram_9rg1:auto_generated.address_a[5]
address_a[6] => altsyncram_9rg1:auto_generated.address_a[6]
address_a[7] => altsyncram_9rg1:auto_generated.address_a[7]
address_a[8] => altsyncram_9rg1:auto_generated.address_a[8]
address_a[9] => altsyncram_9rg1:auto_generated.address_a[9]
address_a[10] => altsyncram_9rg1:auto_generated.address_a[10]
address_a[11] => altsyncram_9rg1:auto_generated.address_a[11]
address_a[12] => altsyncram_9rg1:auto_generated.address_a[12]
address_a[13] => altsyncram_9rg1:auto_generated.address_a[13]
address_a[14] => altsyncram_9rg1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9rg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9rg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9rg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9rg1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|drawStartGameScreen:startScreen|titlepage:t1|altsyncram:altsyncram_component|altsyncram_9rg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]


|main|drawStartGameScreen:startScreen|titlepage:t1|altsyncram:altsyncram_component|altsyncram_9rg1:auto_generated|decode_11a:rden_decode
data[0] => w_anode62w[1].IN0
data[0] => w_anode76w[1].IN1
data[0] => w_anode85w[1].IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode62w[2].IN0
data[1] => w_anode76w[2].IN0
data[1] => w_anode85w[2].IN1
data[1] => w_anode94w[2].IN1
eq[0] <= w_anode62w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode76w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode85w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode94w[2].DB_MAX_OUTPUT_PORT_TYPE


|main|drawStartGameScreen:startScreen|titlepage:t1|altsyncram:altsyncram_component|altsyncram_9rg1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


