;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2C */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SCL */
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

/* SDA */
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

/* ADC_PH */
ADC_PH_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_PH_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_PH_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_PH_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_PH_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_PH_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_PH_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_PH_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_PH_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_PH_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_PH_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_PH_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_PH_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_PH_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_PH_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_PH_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_PH_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_PH_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_PH_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_PH_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_PH_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_PH_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_PH_IRQ__INTC_MASK EQU 0x01
ADC_PH_IRQ__INTC_NUMBER EQU 0
ADC_PH_IRQ__INTC_PRIOR_NUM EQU 7
ADC_PH_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_PH_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_PH_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_PH_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_PH_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_PH_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_PH_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_PH_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_PH_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_PH_theACLK__INDEX EQU 0x00
ADC_PH_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_PH_theACLK__PM_ACT_MSK EQU 0x01
ADC_PH_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_PH_theACLK__PM_STBY_MSK EQU 0x01

/* DS18x8 */
DS18x8_clock_delay__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
DS18x8_clock_delay__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
DS18x8_clock_delay__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
DS18x8_clock_delay__CFG2_SRC_SEL_MASK EQU 0x07
DS18x8_clock_delay__INDEX EQU 0x01
DS18x8_clock_delay__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DS18x8_clock_delay__PM_ACT_MSK EQU 0x02
DS18x8_clock_delay__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DS18x8_clock_delay__PM_STBY_MSK EQU 0x02
DS18x8_ControlReg_DRV_Sync_ctrl_reg__0__MASK EQU 0x01
DS18x8_ControlReg_DRV_Sync_ctrl_reg__0__POS EQU 0
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
DS18x8_ControlReg_DRV_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
DS18x8_ControlReg_DRV_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__MASK EQU 0x01
DS18x8_ControlReg_DRV_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
DS18x8_ControlReg_DRV_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
DS18x8_ControlReg_SEL_Sync_ctrl_reg__0__MASK EQU 0x01
DS18x8_ControlReg_SEL_Sync_ctrl_reg__0__POS EQU 0
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
DS18x8_ControlReg_SEL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
DS18x8_ControlReg_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__MASK EQU 0x01
DS18x8_ControlReg_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DS18x8_ControlReg_SEL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
DS18x8_isr_DataReady__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DS18x8_isr_DataReady__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DS18x8_isr_DataReady__INTC_MASK EQU 0x02
DS18x8_isr_DataReady__INTC_NUMBER EQU 1
DS18x8_isr_DataReady__INTC_PRIOR_NUM EQU 7
DS18x8_isr_DataReady__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
DS18x8_isr_DataReady__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DS18x8_isr_DataReady__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
DS18x8_StatusReg_BUS_sts_sts_reg__0__MASK EQU 0x01
DS18x8_StatusReg_BUS_sts_sts_reg__0__POS EQU 0
DS18x8_StatusReg_BUS_sts_sts_reg__1__MASK EQU 0x02
DS18x8_StatusReg_BUS_sts_sts_reg__1__POS EQU 1
DS18x8_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
DS18x8_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
DS18x8_StatusReg_BUS_sts_sts_reg__2__MASK EQU 0x04
DS18x8_StatusReg_BUS_sts_sts_reg__2__POS EQU 2
DS18x8_StatusReg_BUS_sts_sts_reg__3__MASK EQU 0x08
DS18x8_StatusReg_BUS_sts_sts_reg__3__POS EQU 3
DS18x8_StatusReg_BUS_sts_sts_reg__4__MASK EQU 0x10
DS18x8_StatusReg_BUS_sts_sts_reg__4__POS EQU 4
DS18x8_StatusReg_BUS_sts_sts_reg__5__MASK EQU 0x20
DS18x8_StatusReg_BUS_sts_sts_reg__5__POS EQU 5
DS18x8_StatusReg_BUS_sts_sts_reg__6__MASK EQU 0x40
DS18x8_StatusReg_BUS_sts_sts_reg__6__POS EQU 6
DS18x8_StatusReg_BUS_sts_sts_reg__7__MASK EQU 0x80
DS18x8_StatusReg_BUS_sts_sts_reg__7__POS EQU 7
DS18x8_StatusReg_BUS_sts_sts_reg__MASK EQU 0xFF
DS18x8_StatusReg_BUS_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
DS18x8_StatusReg_BUS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DS18x8_StatusReg_BUS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DS18x8_StatusReg_BUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
DS18x8_StatusReg_BUS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
DS18x8_StatusReg_BUS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
DS18x8_StatusReg_BUS_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__0__POS EQU 0
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__2__POS EQU 2
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__3__POS EQU 3
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
DS18x8_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x90
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DS18x8_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DS18x8_TimerDelay_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
DS18x8_Trigger_Sync_ctrl_reg__0__MASK EQU 0x01
DS18x8_Trigger_Sync_ctrl_reg__0__POS EQU 0
DS18x8_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
DS18x8_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
DS18x8_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
DS18x8_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
DS18x8_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
DS18x8_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
DS18x8_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
DS18x8_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
DS18x8_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
DS18x8_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
DS18x8_Trigger_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
DS18x8_Trigger_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
DS18x8_Trigger_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
DS18x8_Trigger_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
DS18x8_Trigger_Sync_ctrl_reg__MASK EQU 0x01
DS18x8_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
DS18x8_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
DS18x8_Trigger_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* Pin_00 */
Pin_00__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_00__0__MASK EQU 0x01
Pin_00__0__PC EQU CYREG_PRT0_PC0
Pin_00__0__PORT EQU 0
Pin_00__0__SHIFT EQU 0
Pin_00__AG EQU CYREG_PRT0_AG
Pin_00__AMUX EQU CYREG_PRT0_AMUX
Pin_00__BIE EQU CYREG_PRT0_BIE
Pin_00__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_00__BYP EQU CYREG_PRT0_BYP
Pin_00__CTL EQU CYREG_PRT0_CTL
Pin_00__DM0 EQU CYREG_PRT0_DM0
Pin_00__DM1 EQU CYREG_PRT0_DM1
Pin_00__DM2 EQU CYREG_PRT0_DM2
Pin_00__DR EQU CYREG_PRT0_DR
Pin_00__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_00__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_00__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_00__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_00__MASK EQU 0x01
Pin_00__PORT EQU 0
Pin_00__PRT EQU CYREG_PRT0_PRT
Pin_00__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_00__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_00__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_00__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_00__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_00__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_00__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_00__PS EQU CYREG_PRT0_PS
Pin_00__SHIFT EQU 0
Pin_00__SLW EQU CYREG_PRT0_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Pin_pH_in */
Pin_pH_in__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_pH_in__0__MASK EQU 0x08
Pin_pH_in__0__PC EQU CYREG_PRT0_PC3
Pin_pH_in__0__PORT EQU 0
Pin_pH_in__0__SHIFT EQU 3
Pin_pH_in__AG EQU CYREG_PRT0_AG
Pin_pH_in__AMUX EQU CYREG_PRT0_AMUX
Pin_pH_in__BIE EQU CYREG_PRT0_BIE
Pin_pH_in__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_pH_in__BYP EQU CYREG_PRT0_BYP
Pin_pH_in__CTL EQU CYREG_PRT0_CTL
Pin_pH_in__DM0 EQU CYREG_PRT0_DM0
Pin_pH_in__DM1 EQU CYREG_PRT0_DM1
Pin_pH_in__DM2 EQU CYREG_PRT0_DM2
Pin_pH_in__DR EQU CYREG_PRT0_DR
Pin_pH_in__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_pH_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_pH_in__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_pH_in__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_pH_in__MASK EQU 0x08
Pin_pH_in__PORT EQU 0
Pin_pH_in__PRT EQU CYREG_PRT0_PRT
Pin_pH_in__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_pH_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_pH_in__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_pH_in__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_pH_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_pH_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_pH_in__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_pH_in__PS EQU CYREG_PRT0_PS
Pin_pH_in__SHIFT EQU 3
Pin_pH_in__SLW EQU CYREG_PRT0_SLW

/* SW_UART_TEST_USB */
SW_UART_TEST_USB_tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
SW_UART_TEST_USB_tx__0__MASK EQU 0x80
SW_UART_TEST_USB_tx__0__PC EQU CYREG_PRT12_PC7
SW_UART_TEST_USB_tx__0__PORT EQU 12
SW_UART_TEST_USB_tx__0__SHIFT EQU 7
SW_UART_TEST_USB_tx__AG EQU CYREG_PRT12_AG
SW_UART_TEST_USB_tx__BIE EQU CYREG_PRT12_BIE
SW_UART_TEST_USB_tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW_UART_TEST_USB_tx__BYP EQU CYREG_PRT12_BYP
SW_UART_TEST_USB_tx__DM0 EQU CYREG_PRT12_DM0
SW_UART_TEST_USB_tx__DM1 EQU CYREG_PRT12_DM1
SW_UART_TEST_USB_tx__DM2 EQU CYREG_PRT12_DM2
SW_UART_TEST_USB_tx__DR EQU CYREG_PRT12_DR
SW_UART_TEST_USB_tx__INP_DIS EQU CYREG_PRT12_INP_DIS
SW_UART_TEST_USB_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW_UART_TEST_USB_tx__MASK EQU 0x80
SW_UART_TEST_USB_tx__PORT EQU 12
SW_UART_TEST_USB_tx__PRT EQU CYREG_PRT12_PRT
SW_UART_TEST_USB_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW_UART_TEST_USB_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW_UART_TEST_USB_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW_UART_TEST_USB_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW_UART_TEST_USB_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW_UART_TEST_USB_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW_UART_TEST_USB_tx__PS EQU CYREG_PRT12_PS
SW_UART_TEST_USB_tx__SHIFT EQU 7
SW_UART_TEST_USB_tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW_UART_TEST_USB_tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW_UART_TEST_USB_tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW_UART_TEST_USB_tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW_UART_TEST_USB_tx__SLW EQU CYREG_PRT12_SLW

/* PWM_PERISTALTISK_1 */
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PERISTALTISK_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_PERISTALTISK_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_PERISTALTISK_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL

/* PWM_PERISTALTISK_2 */
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PERISTALTISK_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PERISTALTISK_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PERISTALTISK_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Pin_PERIPUMP_OUT_1 */
Pin_PERIPUMP_OUT_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_PERIPUMP_OUT_1__0__MASK EQU 0x40
Pin_PERIPUMP_OUT_1__0__PC EQU CYREG_PRT2_PC6
Pin_PERIPUMP_OUT_1__0__PORT EQU 2
Pin_PERIPUMP_OUT_1__0__SHIFT EQU 6
Pin_PERIPUMP_OUT_1__AG EQU CYREG_PRT2_AG
Pin_PERIPUMP_OUT_1__AMUX EQU CYREG_PRT2_AMUX
Pin_PERIPUMP_OUT_1__BIE EQU CYREG_PRT2_BIE
Pin_PERIPUMP_OUT_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PERIPUMP_OUT_1__BYP EQU CYREG_PRT2_BYP
Pin_PERIPUMP_OUT_1__CTL EQU CYREG_PRT2_CTL
Pin_PERIPUMP_OUT_1__DM0 EQU CYREG_PRT2_DM0
Pin_PERIPUMP_OUT_1__DM1 EQU CYREG_PRT2_DM1
Pin_PERIPUMP_OUT_1__DM2 EQU CYREG_PRT2_DM2
Pin_PERIPUMP_OUT_1__DR EQU CYREG_PRT2_DR
Pin_PERIPUMP_OUT_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PERIPUMP_OUT_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PERIPUMP_OUT_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PERIPUMP_OUT_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PERIPUMP_OUT_1__MASK EQU 0x40
Pin_PERIPUMP_OUT_1__PORT EQU 2
Pin_PERIPUMP_OUT_1__PRT EQU CYREG_PRT2_PRT
Pin_PERIPUMP_OUT_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PERIPUMP_OUT_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PERIPUMP_OUT_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PERIPUMP_OUT_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PERIPUMP_OUT_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PERIPUMP_OUT_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PERIPUMP_OUT_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PERIPUMP_OUT_1__PS EQU CYREG_PRT2_PS
Pin_PERIPUMP_OUT_1__SHIFT EQU 6
Pin_PERIPUMP_OUT_1__SLW EQU CYREG_PRT2_SLW

/* Pin_PERIPUMP_OUT_2 */
Pin_PERIPUMP_OUT_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_PERIPUMP_OUT_2__0__MASK EQU 0x80
Pin_PERIPUMP_OUT_2__0__PC EQU CYREG_PRT2_PC7
Pin_PERIPUMP_OUT_2__0__PORT EQU 2
Pin_PERIPUMP_OUT_2__0__SHIFT EQU 7
Pin_PERIPUMP_OUT_2__AG EQU CYREG_PRT2_AG
Pin_PERIPUMP_OUT_2__AMUX EQU CYREG_PRT2_AMUX
Pin_PERIPUMP_OUT_2__BIE EQU CYREG_PRT2_BIE
Pin_PERIPUMP_OUT_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PERIPUMP_OUT_2__BYP EQU CYREG_PRT2_BYP
Pin_PERIPUMP_OUT_2__CTL EQU CYREG_PRT2_CTL
Pin_PERIPUMP_OUT_2__DM0 EQU CYREG_PRT2_DM0
Pin_PERIPUMP_OUT_2__DM1 EQU CYREG_PRT2_DM1
Pin_PERIPUMP_OUT_2__DM2 EQU CYREG_PRT2_DM2
Pin_PERIPUMP_OUT_2__DR EQU CYREG_PRT2_DR
Pin_PERIPUMP_OUT_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PERIPUMP_OUT_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PERIPUMP_OUT_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PERIPUMP_OUT_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PERIPUMP_OUT_2__MASK EQU 0x80
Pin_PERIPUMP_OUT_2__PORT EQU 2
Pin_PERIPUMP_OUT_2__PRT EQU CYREG_PRT2_PRT
Pin_PERIPUMP_OUT_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PERIPUMP_OUT_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PERIPUMP_OUT_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PERIPUMP_OUT_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PERIPUMP_OUT_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PERIPUMP_OUT_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PERIPUMP_OUT_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PERIPUMP_OUT_2__PS EQU CYREG_PRT2_PS
Pin_PERIPUMP_OUT_2__SHIFT EQU 7
Pin_PERIPUMP_OUT_2__SLW EQU CYREG_PRT2_SLW

/* Pin_PERIPUMP_OUT_3 */
Pin_PERIPUMP_OUT_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_PERIPUMP_OUT_3__0__MASK EQU 0x10
Pin_PERIPUMP_OUT_3__0__PC EQU CYREG_PRT0_PC4
Pin_PERIPUMP_OUT_3__0__PORT EQU 0
Pin_PERIPUMP_OUT_3__0__SHIFT EQU 4
Pin_PERIPUMP_OUT_3__AG EQU CYREG_PRT0_AG
Pin_PERIPUMP_OUT_3__AMUX EQU CYREG_PRT0_AMUX
Pin_PERIPUMP_OUT_3__BIE EQU CYREG_PRT0_BIE
Pin_PERIPUMP_OUT_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PERIPUMP_OUT_3__BYP EQU CYREG_PRT0_BYP
Pin_PERIPUMP_OUT_3__CTL EQU CYREG_PRT0_CTL
Pin_PERIPUMP_OUT_3__DM0 EQU CYREG_PRT0_DM0
Pin_PERIPUMP_OUT_3__DM1 EQU CYREG_PRT0_DM1
Pin_PERIPUMP_OUT_3__DM2 EQU CYREG_PRT0_DM2
Pin_PERIPUMP_OUT_3__DR EQU CYREG_PRT0_DR
Pin_PERIPUMP_OUT_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PERIPUMP_OUT_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_PERIPUMP_OUT_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PERIPUMP_OUT_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PERIPUMP_OUT_3__MASK EQU 0x10
Pin_PERIPUMP_OUT_3__PORT EQU 0
Pin_PERIPUMP_OUT_3__PRT EQU CYREG_PRT0_PRT
Pin_PERIPUMP_OUT_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PERIPUMP_OUT_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PERIPUMP_OUT_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PERIPUMP_OUT_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PERIPUMP_OUT_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PERIPUMP_OUT_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PERIPUMP_OUT_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PERIPUMP_OUT_3__PS EQU CYREG_PRT0_PS
Pin_PERIPUMP_OUT_3__SHIFT EQU 4
Pin_PERIPUMP_OUT_3__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
