# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do adder2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ece385/2Bit_Adder {C:/ece385/2Bit_Adder/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:17 on Feb 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/2Bit_Adder" C:/ece385/2Bit_Adder/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 16:39:17 on Feb 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/2Bit_Adder {C:/ece385/2Bit_Adder/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:17 on Feb 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/2Bit_Adder" C:/ece385/2Bit_Adder/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 16:39:18 on Feb 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
