// Seed: 1089634155
module module_0 ();
  always @(1) begin : LABEL_0
    #1 begin : LABEL_0
      id_1($display(id_1 | id_1));
    end
  end
  id_2(
      .id_0(1'h0), .id_1(id_3), .id_2(id_4), .id_3(id_4), .id_4(id_3), .id_5(1), .id_6(1'b0)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wor id_3
    , id_16,
    input wor id_4,
    input supply0 id_5,
    output wor id_6,
    input tri id_7,
    input tri1 id_8
    , id_17,
    output tri1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input uwire id_12,
    output tri1 id_13,
    output tri1 id_14
);
  reg  id_18;
  wire id_19;
  wire id_20;
  always @(posedge {id_17,
    1
  })
  begin : LABEL_0
    id_18 <= 1;
  end
  wire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
  wire id_36;
  module_0 modCall_1 ();
  wire id_37;
  wor  id_38 = 1'b0;
endmodule
