INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Андрей/Desktop/Lab2/rtl/test_lamp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'hex' is not allowed [C:/Users/Андрей/Desktop/Lab2/rtl/test_lamp.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Андрей/Desktop/Lab2/tb/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Андрей/Desktop/lab1/tmp/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
