5 18 101 6 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel6.3.vcd) 2 -o (mbit_sel6.3.cdd) 2 -v (mbit_sel6.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mbit_sel6.3.v 1 28 1
2 1 1 0 0 4 1008 0 0 4 1 c
2 2 29 0 0 4 1008 1 0 1 18 0 1 0 0 0 0
2 3 32 0 0 1 1008 0 0 32 1 incr
2 4 29 0 0 1 1000 3 0 1 18 0 1 0 0 0 0
2 5 32 0 0 1 1008 0 0 16 1 a
2 6 29 0 0 1 1000 5 0 1 18 0 1 0 0 0 0
2 7 2b 0 0 1 1000 4 6 1 18 0 1 0 0 0 0
2 8 2b 0 0 5 1008 2 7 1 18 0 1 0 0 0 0
2 9 45 9 70008 9 100a 8 0 1 18 0 1 0 0 0 0
2 10 32 10 b000e 1 1008 0 0 32 1 incr
2 11 1 10 80008 4 1008 0 0 4 1 c
2 12 4c 10 6000f 4 1008 10 11 4 18 0 f 0 0 0 0 a
2 13 1 10 20002 0 1410 0 0 4 1 b
2 14 37 10 2000f 4 1a 12 13
1 b 1 6 107000c 1 0 3 0 4 17 0 f 0 e 7 0
1 c 2 7 7000c 1 0 3 0 4 17 0 f 0 c 4 0
1 incr 3 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 a 4 0 c0000 1 0 15 0 16 17 8421 0 0 0 0 0
4 9 9 7 1 14 0 9
4 14 10 2 6 9 9 9
3 1 main.$u0 "main.$u0" 0 mbit_sel6.3.v 0 26 1
