INFO: [HLS 200-10] Running 'E:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Cody' on host 'desktop-ansrvl9' (Windows NT_amd64 version 6.2) on Tue Apr 26 03:21:03 -0400 2022
INFO: [HLS 200-10] In directory 'C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files'
Sourcing Tcl script 'C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project project5_hls_opt 
INFO: [HLS 200-10] Opening project 'C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt'.
INFO: [HLS 200-1510] Running: set_top example 
INFO: [HLS 200-1510] Running: add_files hls/convolution.h 
INFO: [HLS 200-10] Adding design file 'hls/convolution.h' to the project
INFO: [HLS 200-1510] Running: add_files hls/example.cpp 
INFO: [HLS 200-10] Adding design file 'hls/example.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls/conv_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hls/conv_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=example
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=0.0.1
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name example -format ip_catalog -rtl verilog -version 0.0.1 
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 03:21:12 2022...
INFO: [HLS 200-802] Generated output file project5_hls_opt/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.792 seconds; current allocated memory: 346.094 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.679 seconds; peak allocated memory: 1.079 GB.
