{
  "design": {
    "design_info": {
      "boundary_crc": "0x9F9486FED239F5D2",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../vivado_proj.gen/sources_1/bd/test_design",
      "name": "test_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "top_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": ""
    },
    "interface_ports": {
      "axi": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "test_design_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "20000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "axi",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        }
      }
    },
    "ports": {
      "rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "axi",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "rstn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "test_design_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "20000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "top_0": {
        "vlnv": "xilinx.com:hls:top:1.0",
        "xci_name": "test_design_top_0_0",
        "xci_path": "ip/test_design_top_0_0/test_design_top_0_0.xci",
        "inst_hier_path": "top_0",
        "interface_ports": {
          "m_axi_inMem": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_inMem",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_inMem": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "test_design_axi_bram_ctrl_0_0",
        "xci_path": "ip/test_design_axi_bram_ctrl_0_0/test_design_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "test_design_blk_mem_gen_0_0",
        "xci_path": "ip/test_design_blk_mem_gen_0_0/test_design_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0"
      }
    },
    "interface_nets": {
      "axi_1": {
        "interface_ports": [
          "axi",
          "top_0/s_axi_control"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "top_0_m_axi_inMem": {
        "interface_ports": [
          "top_0/m_axi_inMem",
          "axi_bram_ctrl_0/S_AXI"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "top_0/ap_clk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "rstn_1": {
        "ports": [
          "rstn",
          "top_0/ap_rst_n",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_top_0_Reg": {
                "address_block": "/top_0/s_axi_control/Reg",
                "offset": "0x40020000",
                "range": "128"
              }
            }
          }
        }
      },
      "/top_0": {
        "address_spaces": {
          "Data_m_axi_inMem": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40028000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}