

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_x1'
================================================================
* Date:           Thu Sep 15 14:02:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    23622|    23622|  78.732 us|  78.732 us|  23622|  23622|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L3_out_x1_loop_1   |    23552|    23552|        23|          -|          -|  1024|        no|
        | + C_drain_IO_L3_out_x1_loop_2  |       16|       16|         2|          -|          -|     8|        no|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.13>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mem_data_split_V = alloca i64 1" [./dut.cpp:11735->./dut.cpp:11746]   --->   Operation 79 'alloca' 'mem_data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 80 [1/1] (1.13ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %C" [./dut.cpp:11727]   --->   Operation 80 'read' 'C_read' <Predicate = true> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 33> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %C_read, i32 6, i32 63" [./dut.cpp:11732->./dut.cpp:11746]   --->   Operation 81 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_196, i32 0, i32 0, void @empty_432, i32 64, i32 1024, void @empty_344, void @empty_116, void @empty_432, i32 16, i32 16, i32 16, i32 16, void @empty_432, void @empty_432"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_local_in, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_local_in, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_196, i32 0, i32 0, void @empty_432, i32 64, i32 1024, void @empty_344, void @empty_116, void @empty_432, i32 16, i32 16, i32 16, i32 16, void @empty_432, void @empty_432"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_1 = getelementptr i64 %mem_data_split_V, i64 0, i64 7"   --->   Operation 87 'getelementptr' 'mem_data_split_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_2 = getelementptr i64 %mem_data_split_V, i64 0, i64 6"   --->   Operation 88 'getelementptr' 'mem_data_split_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_3 = getelementptr i64 %mem_data_split_V, i64 0, i64 5"   --->   Operation 89 'getelementptr' 'mem_data_split_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_4 = getelementptr i64 %mem_data_split_V, i64 0, i64 4"   --->   Operation 90 'getelementptr' 'mem_data_split_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_5 = getelementptr i64 %mem_data_split_V, i64 0, i64 3"   --->   Operation 91 'getelementptr' 'mem_data_split_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_6 = getelementptr i64 %mem_data_split_V, i64 0, i64 2"   --->   Operation 92 'getelementptr' 'mem_data_split_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_7 = getelementptr i64 %mem_data_split_V, i64 0, i64 1"   --->   Operation 93 'getelementptr' 'mem_data_split_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_8 = getelementptr i64 %mem_data_split_V, i64 0, i64 0"   --->   Operation 94 'getelementptr' 'mem_data_split_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln11732 = sext i58 %trunc_ln" [./dut.cpp:11732->./dut.cpp:11746]   --->   Operation 95 'sext' 'sext_ln11732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_C_addr = getelementptr i512 %gmem_C, i64 %sext_ln11732" [./dut.cpp:11732->./dut.cpp:11746]   --->   Operation 96 'getelementptr' 'gmem_C_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.43ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_C_addr, i32 1024" [./dut.cpp:11732->./dut.cpp:11746]   --->   Operation 97 'writereq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln11732 = br void" [./dut.cpp:11732->./dut.cpp:11746]   --->   Operation 98 'br' 'br_ln11732' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void %entry, i11 %i_V_1, void"   --->   Operation 99 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.73ns)   --->   "%i_V_1 = add i11 %i_V, i11 1"   --->   Operation 100 'add' 'i_V_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 101 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln11732 = br i1 %icmp_ln878, void %.split15.i, void %.exit" [./dut.cpp:11732->./dut.cpp:11746]   --->   Operation 103 'br' 'br_ln11732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln11735 = specloopname void @_ssdm_op_SpecLoopName, void @empty_424" [./dut.cpp:11735->./dut.cpp:11746]   --->   Operation 104 'specloopname' 'specloopname_ln11735' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln11736 = br void" [./dut.cpp:11736->./dut.cpp:11746]   --->   Operation 105 'br' 'br_ln11736' <Predicate = (!icmp_ln878)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_V = phi i4 %add_ln691, void %.split.i, i4 0, void %.split15.i"   --->   Operation 106 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %p_V, i4 1"   --->   Operation 107 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %p_V"   --->   Operation 108 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.65ns)   --->   "%icmp_ln878_1 = icmp_eq  i4 %p_V, i4 8"   --->   Operation 109 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln11736 = br i1 %icmp_ln878_1, void %.split.i, void" [./dut.cpp:11736->./dut.cpp:11746]   --->   Operation 111 'br' 'br_ln11736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (0.71ns)   --->   "%v2_V = load i3 %mem_data_split_V_addr_8"   --->   Operation 112 'load' 'v2_V' <Predicate = (icmp_ln878_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 113 [2/2] (0.71ns)   --->   "%v2_V_746 = load i3 %mem_data_split_V_addr_7"   --->   Operation 113 'load' 'v2_V_746' <Predicate = (icmp_ln878_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.93>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_266" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.21ns)   --->   "%tmp_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_local_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'tmp_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr = getelementptr i64 %mem_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:11738->./dut.cpp:11746]   --->   Operation 116 'getelementptr' 'mem_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.71ns)   --->   "%store_ln11738 = store i64 %tmp_2, i3 %mem_data_split_V_addr" [./dut.cpp:11738->./dut.cpp:11746]   --->   Operation 117 'store' 'store_ln11738' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.71>
ST_6 : Operation 119 [1/2] (0.71ns)   --->   "%v2_V = load i3 %mem_data_split_V_addr_8"   --->   Operation 119 'load' 'v2_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 120 [1/2] (0.71ns)   --->   "%v2_V_746 = load i3 %mem_data_split_V_addr_7"   --->   Operation 120 'load' 'v2_V_746' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 121 [2/2] (0.71ns)   --->   "%v2_V_747 = load i3 %mem_data_split_V_addr_6"   --->   Operation 121 'load' 'v2_V_747' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 122 [2/2] (0.71ns)   --->   "%v2_V_748 = load i3 %mem_data_split_V_addr_5"   --->   Operation 122 'load' 'v2_V_748' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 5> <Delay = 0.71>
ST_7 : Operation 123 [1/2] (0.71ns)   --->   "%v2_V_747 = load i3 %mem_data_split_V_addr_6"   --->   Operation 123 'load' 'v2_V_747' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 124 [1/2] (0.71ns)   --->   "%v2_V_748 = load i3 %mem_data_split_V_addr_5"   --->   Operation 124 'load' 'v2_V_748' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 125 [2/2] (0.71ns)   --->   "%v2_V_749 = load i3 %mem_data_split_V_addr_4"   --->   Operation 125 'load' 'v2_V_749' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 126 [2/2] (0.71ns)   --->   "%v2_V_750 = load i3 %mem_data_split_V_addr_3"   --->   Operation 126 'load' 'v2_V_750' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 6> <Delay = 0.71>
ST_8 : Operation 127 [1/2] (0.71ns)   --->   "%v2_V_749 = load i3 %mem_data_split_V_addr_4"   --->   Operation 127 'load' 'v2_V_749' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 128 [1/2] (0.71ns)   --->   "%v2_V_750 = load i3 %mem_data_split_V_addr_3"   --->   Operation 128 'load' 'v2_V_750' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 129 [2/2] (0.71ns)   --->   "%v2_V_751 = load i3 %mem_data_split_V_addr_2"   --->   Operation 129 'load' 'v2_V_751' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 130 [2/2] (0.71ns)   --->   "%v1_V = load i3 %mem_data_split_V_addr_1"   --->   Operation 130 'load' 'v1_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 7> <Delay = 0.71>
ST_9 : Operation 131 [1/2] (0.71ns)   --->   "%v2_V_751 = load i3 %mem_data_split_V_addr_2"   --->   Operation 131 'load' 'v2_V_751' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 132 [1/2] (0.71ns)   --->   "%v1_V = load i3 %mem_data_split_V_addr_1"   --->   Operation 132 'load' 'v1_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 10 <SV = 8> <Delay = 2.43>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %v1_V, i64 %v2_V_751, i64 %v2_V_750, i64 %v2_V_749, i64 %v2_V_748, i64 %v2_V_747, i64 %v2_V_746, i64 %v2_V"   --->   Operation 133 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (2.43ns)   --->   "%write_ln11741 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_C_addr, i512 %p_Result_s, i64 18446744073709551615" [./dut.cpp:11741->./dut.cpp:11746]   --->   Operation 134 'write' 'write_ln11741' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 135 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.43>
ST_11 : Operation 136 [68/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 136 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 4> <Delay = 2.43>
ST_12 : Operation 137 [67/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 137 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 5> <Delay = 2.43>
ST_13 : Operation 138 [66/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 138 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 6> <Delay = 2.43>
ST_14 : Operation 139 [65/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 139 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 7> <Delay = 2.43>
ST_15 : Operation 140 [64/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 140 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 8> <Delay = 2.43>
ST_16 : Operation 141 [63/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 141 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 9> <Delay = 2.43>
ST_17 : Operation 142 [62/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 142 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 10> <Delay = 2.43>
ST_18 : Operation 143 [61/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 143 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 11> <Delay = 2.43>
ST_19 : Operation 144 [60/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 144 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 12> <Delay = 2.43>
ST_20 : Operation 145 [59/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 145 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 13> <Delay = 2.43>
ST_21 : Operation 146 [58/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 146 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 14> <Delay = 2.43>
ST_22 : Operation 147 [57/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 147 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 15> <Delay = 2.43>
ST_23 : Operation 148 [56/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 148 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 16> <Delay = 2.43>
ST_24 : Operation 149 [55/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 149 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 17> <Delay = 2.43>
ST_25 : Operation 150 [54/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 150 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 18> <Delay = 2.43>
ST_26 : Operation 151 [53/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 151 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 19> <Delay = 2.43>
ST_27 : Operation 152 [52/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 152 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 20> <Delay = 2.43>
ST_28 : Operation 153 [51/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 153 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 21> <Delay = 2.43>
ST_29 : Operation 154 [50/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 154 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 22> <Delay = 2.43>
ST_30 : Operation 155 [49/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 155 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 23> <Delay = 2.43>
ST_31 : Operation 156 [48/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 156 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 24> <Delay = 2.43>
ST_32 : Operation 157 [47/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 157 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 25> <Delay = 2.43>
ST_33 : Operation 158 [46/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 158 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 26> <Delay = 2.43>
ST_34 : Operation 159 [45/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 159 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 27> <Delay = 2.43>
ST_35 : Operation 160 [44/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 160 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 28> <Delay = 2.43>
ST_36 : Operation 161 [43/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 161 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 2.43>
ST_37 : Operation 162 [42/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 162 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 2.43>
ST_38 : Operation 163 [41/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 163 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 2.43>
ST_39 : Operation 164 [40/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 164 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 32> <Delay = 2.43>
ST_40 : Operation 165 [39/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 165 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 33> <Delay = 2.43>
ST_41 : Operation 166 [38/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 166 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 34> <Delay = 2.43>
ST_42 : Operation 167 [37/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 167 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 35> <Delay = 2.43>
ST_43 : Operation 168 [36/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 168 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 36> <Delay = 2.43>
ST_44 : Operation 169 [35/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 169 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 37> <Delay = 2.43>
ST_45 : Operation 170 [34/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 170 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 38> <Delay = 2.43>
ST_46 : Operation 171 [33/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 171 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 39> <Delay = 2.43>
ST_47 : Operation 172 [32/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 172 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 40> <Delay = 2.43>
ST_48 : Operation 173 [31/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 173 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 41> <Delay = 2.43>
ST_49 : Operation 174 [30/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 174 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 42> <Delay = 2.43>
ST_50 : Operation 175 [29/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 175 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 43> <Delay = 2.43>
ST_51 : Operation 176 [28/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 176 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 44> <Delay = 2.43>
ST_52 : Operation 177 [27/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 177 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 45> <Delay = 2.43>
ST_53 : Operation 178 [26/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 178 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 46> <Delay = 2.43>
ST_54 : Operation 179 [25/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 179 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 47> <Delay = 2.43>
ST_55 : Operation 180 [24/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 180 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 48> <Delay = 2.43>
ST_56 : Operation 181 [23/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 181 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 49> <Delay = 2.43>
ST_57 : Operation 182 [22/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 182 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 50> <Delay = 2.43>
ST_58 : Operation 183 [21/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 183 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 51> <Delay = 2.43>
ST_59 : Operation 184 [20/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 184 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 52> <Delay = 2.43>
ST_60 : Operation 185 [19/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 185 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 53> <Delay = 2.43>
ST_61 : Operation 186 [18/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 186 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 54> <Delay = 2.43>
ST_62 : Operation 187 [17/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 187 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 55> <Delay = 2.43>
ST_63 : Operation 188 [16/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 188 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 56> <Delay = 2.43>
ST_64 : Operation 189 [15/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 189 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 57> <Delay = 2.43>
ST_65 : Operation 190 [14/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 190 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 58> <Delay = 2.43>
ST_66 : Operation 191 [13/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 191 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 59> <Delay = 2.43>
ST_67 : Operation 192 [12/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 192 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 60> <Delay = 2.43>
ST_68 : Operation 193 [11/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 193 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 61> <Delay = 2.43>
ST_69 : Operation 194 [10/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 194 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 62> <Delay = 2.43>
ST_70 : Operation 195 [9/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 195 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 63> <Delay = 2.43>
ST_71 : Operation 196 [8/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 196 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 64> <Delay = 2.43>
ST_72 : Operation 197 [7/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 197 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 65> <Delay = 2.43>
ST_73 : Operation 198 [6/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 198 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 66> <Delay = 2.43>
ST_74 : Operation 199 [5/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 199 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 67> <Delay = 2.43>
ST_75 : Operation 200 [4/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 200 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 68> <Delay = 2.43>
ST_76 : Operation 201 [3/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 201 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 69> <Delay = 2.43>
ST_77 : Operation 202 [2/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 202 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 70> <Delay = 2.43>
ST_78 : Operation 203 [1/68] (2.43ns)   --->   "%empty_942 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [./dut.cpp:11743->./dut.cpp:11746]   --->   Operation 203 'writeresp' 'empty_942' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln11746 = ret" [./dut.cpp:11746]   --->   Operation 204 'ret' 'ret_ln11746' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.13ns
The critical path consists of the following:
	fifo read on port 'C' (./dut.cpp:11727) [8]  (1.13 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_C_addr', ./dut.cpp:11732->./dut.cpp:11746) [21]  (0 ns)
	bus request on port 'gmem_C' (./dut.cpp:11732->./dut.cpp:11746) [22]  (2.43 ns)

 <State 3>: 0.735ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [25]  (0 ns)
	'add' operation ('i.V') [26]  (0.735 ns)

 <State 4>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:11735->./dut.cpp:11746 [47]  (0.714 ns)

 <State 5>: 1.93ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_local_in' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [42]  (1.22 ns)
	'store' operation ('store_ln11738', ./dut.cpp:11738->./dut.cpp:11746) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'mem_data_split.V', ./dut.cpp:11735->./dut.cpp:11746 [44]  (0.714 ns)

 <State 6>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:11735->./dut.cpp:11746 [47]  (0.714 ns)

 <State 7>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:11735->./dut.cpp:11746 [49]  (0.714 ns)

 <State 8>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:11735->./dut.cpp:11746 [51]  (0.714 ns)

 <State 9>: 0.714ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'mem_data_split.V', ./dut.cpp:11735->./dut.cpp:11746 [53]  (0.714 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem_C' (./dut.cpp:11741->./dut.cpp:11746) [56]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem_C' (./dut.cpp:11743->./dut.cpp:11746) [59]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
