vendor_name = ModelSim
source_file = 1, /home/alph4/QuartusProjects/PWM/PWM.vhd
source_file = 1, /home/alph4/QuartusProjects/PWM/senal_PWM.vhd
source_file = 1, /opt/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/alph4/QuartusProjects/PWM/db/PWM.cbx.xml
design_name = hard_block
design_name = PWM
instance = comp, \led~output\, led~output, PWM, 1
instance = comp, \Up~input\, Up~input, PWM, 1
instance = comp, \Down~input\, Down~input, PWM, 1
