{"Source Block": ["oh/gpio/hdl/gpio.v@120:134@HdlStmProcess", "       oen_reg[31:0] <= reg_wdata[31:0];\n   \n   assign gpio_oen[N-1:0] = oen_reg[N-1:0];\n   \n   //odata\n   always @ (posedge clk)\n     if(odata_write & reg_double)\n       odata_reg[63:0] <= reg_wdata[63:0];\n     else if(odata_write)\n       odata_reg[31:0] <= reg_wdata[31:0];\n \n   assign gpio_out[N-1:0] = odata_reg[N-1:0];\n\n   //################################\n   //# INPUT\n"], "Clone Blocks": [["oh/gpio/hdl/gpio.v@117:127", "     else if(oen_write & reg_double)\n       oen_reg[63:0] <= reg_wdata[63:0];\n     else if(oen_write)\n       oen_reg[31:0] <= reg_wdata[31:0];\n   \n   assign gpio_oen[N-1:0] = oen_reg[N-1:0];\n   \n   //odata\n   always @ (posedge clk)\n     if(odata_write & reg_double)\n       odata_reg[63:0] <= reg_wdata[63:0];\n"], ["oh/gpio/hdl/gpio.v@109:125", "   //################################\n   //# OUTPUT\n   //################################ \n\n   //oen (active low, tristate by default)\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       oen_reg[63:0] <= 'b0;   \n     else if(oen_write & reg_double)\n       oen_reg[63:0] <= reg_wdata[63:0];\n     else if(oen_write)\n       oen_reg[31:0] <= reg_wdata[31:0];\n   \n   assign gpio_oen[N-1:0] = oen_reg[N-1:0];\n   \n   //odata\n   always @ (posedge clk)\n"]], "Diff Content": {"Delete": [[126, "     if(odata_write & reg_double)\n"], [127, "       odata_reg[63:0] <= reg_wdata[63:0];\n"], [128, "     else if(odata_write)\n"], [129, "       odata_reg[31:0] <= reg_wdata[31:0];\n"]], "Add": [[129, "     if(out_reg_write & reg_double)\n"], [129, "       out_reg[63:0] <= out_dmux[63:0];\n"], [129, "     else if(out_reg_write)\n"], [129, "       out_reg[31:0] <= out_dmux[31:0];\n"]]}}