

================================================================
== Vitis HLS Report for 'MixColumns'
================================================================
* Date:           Thu Apr 17 13:41:48 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    549|    -|
|Register         |        -|    -|     314|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     314|    933|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mul02_U  |MixColumns_mul02_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |mul03_U  |MixColumns_mul03_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                              |        2|  0|   0|    0|   512|   16|     2|         4096|
    +---------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |xor_ln77_1_fu_497_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln77_2_fu_503_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln77_fu_491_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln78_1_fu_520_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln78_2_fu_526_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln78_fu_514_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln79_1_fu_543_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln79_2_fu_549_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln79_fu_537_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln80_1_fu_561_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln80_2_fu_567_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln80_fu_555_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln82_1_fu_588_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln82_2_fu_594_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln82_fu_582_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln83_1_fu_611_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln83_2_fu_617_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln83_fu_605_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln84_1_fu_633_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln84_2_fu_639_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln84_fu_628_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln85_1_fu_650_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln85_2_fu_656_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln85_fu_645_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln87_1_fu_678_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln87_2_fu_682_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln87_fu_672_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln88_1_fu_697_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln88_2_fu_703_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln88_fu_692_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln89_1_fu_719_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln89_2_fu_725_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln89_fu_713_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln90_1_fu_736_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln90_2_fu_742_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln90_fu_731_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln92_1_fu_764_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln92_2_fu_769_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln92_fu_758_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln93_1_fu_786_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln93_2_fu_792_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln93_fu_781_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln94_1_fu_808_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln94_2_fu_814_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln94_fu_803_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln95_1_fu_826_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln95_2_fu_832_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln95_fu_821_p2    |       xor|   0|  0|   8|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 384|         384|         384|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  93|         19|    1|         19|
    |mul02_address0  |  81|         17|    8|        136|
    |mul03_address0  |  81|         17|    8|        136|
    |reg_461         |   9|          2|    8|         16|
    |reg_466         |   9|          2|    8|         16|
    |reg_471         |   9|          2|    8|         16|
    |reg_476         |   9|          2|    8|         16|
    |state_address0  |  81|         17|    4|         68|
    |state_address1  |  81|         17|    4|         68|
    |state_d0        |  48|          9|    8|         72|
    |state_d1        |  48|          9|    8|         72|
    +----------------+----+-----------+-----+-----------+
    |Total           | 549|        113|   73|        635|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  18|   0|   18|          0|
    |reg_457                 |   8|   0|    8|          0|
    |reg_461                 |   8|   0|    8|          0|
    |reg_466                 |   8|   0|    8|          0|
    |reg_471                 |   8|   0|    8|          0|
    |reg_476                 |   8|   0|    8|          0|
    |state_load_31_reg_929   |   8|   0|    8|          0|
    |state_load_36_reg_1026  |   8|   0|    8|          0|
    |state_load_37_reg_1033  |   8|   0|    8|          0|
    |state_load_39_reg_1072  |   8|   0|    8|          0|
    |state_load_41_reg_1106  |   8|   0|    8|          0|
    |xor_ln77_2_reg_879      |   8|   0|    8|          0|
    |xor_ln78_2_reg_909      |   8|   0|    8|          0|
    |xor_ln79_2_reg_946      |   8|   0|    8|          0|
    |xor_ln80_2_reg_971      |   8|   0|    8|          0|
    |xor_ln82_2_reg_1006     |   8|   0|    8|          0|
    |xor_ln83_2_reg_1052     |   8|   0|    8|          0|
    |xor_ln84_2_reg_1091     |   8|   0|    8|          0|
    |xor_ln85_2_reg_1113     |   8|   0|    8|          0|
    |xor_ln87_2_reg_1138     |   8|   0|    8|          0|
    |xor_ln88_2_reg_1158     |   8|   0|    8|          0|
    |xor_ln89_2_reg_1178     |   8|   0|    8|          0|
    |zext_ln77_1_reg_859     |   8|   0|   64|         56|
    |zext_ln77_reg_849       |   8|   0|   64|         56|
    |zext_ln78_reg_889       |   8|   0|   64|         56|
    |zext_ln79_reg_919       |   8|   0|   64|         56|
    |zext_ln82_1_reg_986     |   8|   0|   64|         56|
    |zext_ln82_reg_976       |   8|   0|   64|         56|
    |zext_ln83_reg_1016      |   8|   0|   64|         56|
    |zext_ln84_reg_1062      |   8|   0|   64|         56|
    |zext_ln87_1_reg_1128    |   8|   0|   64|         56|
    |zext_ln87_reg_1118      |   8|   0|   64|         56|
    |zext_ln88_reg_1148      |   8|   0|   64|         56|
    |zext_ln89_reg_1168      |   8|   0|   64|         56|
    |zext_ln92_1_reg_1203    |   8|   0|   64|         56|
    |zext_ln92_reg_1193      |   8|   0|   64|         56|
    |zext_ln93_reg_1218      |   8|   0|   64|         56|
    |zext_ln94_reg_1233      |   8|   0|   64|         56|
    +------------------------+----+----+-----+-----------+
    |Total                   | 314|   0| 1210|        896|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|    MixColumns|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|    MixColumns|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|    MixColumns|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|    MixColumns|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|    MixColumns|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|    MixColumns|  return value|
|state_address0  |  out|    4|   ap_memory|         state|         array|
|state_ce0       |  out|    1|   ap_memory|         state|         array|
|state_we0       |  out|    1|   ap_memory|         state|         array|
|state_d0        |  out|    8|   ap_memory|         state|         array|
|state_q0        |   in|    8|   ap_memory|         state|         array|
|state_address1  |  out|    4|   ap_memory|         state|         array|
|state_ce1       |  out|    1|   ap_memory|         state|         array|
|state_we1       |  out|    1|   ap_memory|         state|         array|
|state_d1        |  out|    8|   ap_memory|         state|         array|
|state_q1        |   in|    8|   ap_memory|         state|         array|
+----------------+-----+-----+------------+--------------+--------------+

