Info: Starting: Create simulation model
Info: qsys-generate D:\MINI_FPGA\Dpsk\my_nco.qsys --simulation=VERILOG --output-directory=D:\MINI_FPGA\Dpsk\my_nco\simulation --family="Cyclone IV E" --part=EP4CE115F29I7
Progress: Loading Dpsk/my_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: my_nco: Generating my_nco "my_nco" for SIM_VERILOG
Info: nco_ii_0: "my_nco" instantiated altera_nco_ii "nco_ii_0"
Info: my_nco: Done "my_nco" with 2 modules, 5 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\MINI_FPGA\Dpsk\my_nco\my_nco.spd --output-directory=D:/MINI_FPGA/Dpsk/my_nco/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\MINI_FPGA\Dpsk\my_nco\my_nco.spd --output-directory=D:/MINI_FPGA/Dpsk/my_nco/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/MINI_FPGA/Dpsk/my_nco/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/MINI_FPGA/Dpsk/my_nco/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/MINI_FPGA/Dpsk/my_nco/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/MINI_FPGA/Dpsk/my_nco/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/MINI_FPGA/Dpsk/my_nco/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\MINI_FPGA\Dpsk\my_nco.qsys --block-symbol-file --output-directory=D:\MINI_FPGA\Dpsk\my_nco --family="Cyclone IV E" --part=EP4CE115F29I7
Progress: Loading Dpsk/my_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\MINI_FPGA\Dpsk\my_nco.qsys --synthesis=VERILOG --output-directory=D:\MINI_FPGA\Dpsk\my_nco\synthesis --family="Cyclone IV E" --part=EP4CE115F29I7
Progress: Loading Dpsk/my_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: my_nco: Generating my_nco "my_nco" for QUARTUS_SYNTH
Info: nco_ii_0: "my_nco" instantiated altera_nco_ii "nco_ii_0"
Info: my_nco: Done "my_nco" with 2 modules, 16 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
