5 10 181 2 *
8 /home/bryce3/trevorw/covered/diags/verilog -t main -vcd mem3.vcd -o mem3.cdd -v mem3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mem3.v 1 21 1
2 1 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 mem 3 18f000f 2 2 2 0 0 6 0 3 4 1 336 19 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 100000000000 0 100000000000 100000000000 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0 0 ffff 0 0 0 0
1 a 4 87000f 1 0 0 0 1 17 0 1 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" mem3.v 0 10 1
2 2 7 130016 1 0 21004 0 0 1 16 0 0
2 3 7 e000e 0 0 1400 0 0 32 48 1 0
2 4 7 d000f 0 23 1410 0 3 1 18 0 1 0 0 0 0 mem
2 5 7 b000b 0 0 1400 0 0 32 48 0 0
2 6 7 a000c 0 23 1410 0 5 4 18 0 f 0 0 0 0 mem
2 7 7 80008 0 0 1400 0 0 32 48 0 0
2 8 7 70009 0 23 1410 0 7 16 18 0 ffff 0 0 0 0 mem
2 9 7 50005 0 0 1400 0 0 32 48 0 0
2 10 7 40006 0 23 1410 0 9 112 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffff 0 0 0 0 mem
2 11 7 40009 0 58 430 8 10
2 12 7 4000c 0 58 430 6 11
2 13 7 1000f 0 58 430 4 12
2 14 7 10016 1 37 16 2 13
2 15 8 130016 1 0 21008 0 0 1 16 1 0
2 16 8 e000e 1 0 1408 0 0 32 48 1 0
2 17 8 d000f 0 23 1410 0 16 1 18 0 1 0 0 0 0 mem
2 18 8 b000b 1 0 1404 0 0 32 48 0 0
2 19 8 a000c 0 23 1410 0 18 4 18 0 f 0 0 0 0 mem
2 20 8 80008 1 0 1404 0 0 32 48 0 0
2 21 8 70009 0 23 1410 0 20 16 18 0 ffff 0 0 0 0 mem
2 22 8 50005 1 0 1404 0 0 32 48 0 0
2 23 8 40006 0 23 1410 0 22 112 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffff 0 0 0 0 mem
2 24 8 40009 0 58 430 21 23
2 25 8 4000c 0 58 430 19 24
2 26 8 1000f 0 58 430 17 25
2 27 8 10016 1 37 a 15 26
2 28 9 120012 1 0 1008 0 0 32 48 1 0
2 29 9 110013 1 23 1008 0 28 1 18 0 1 0 0 0 0 mem
2 30 9 f000f 1 0 1004 0 0 32 48 0 0
2 31 9 e0010 1 23 1004 0 30 4 18 0 f 0 0 0 0 mem
2 32 9 c000c 1 0 1004 0 0 32 48 0 0
2 33 9 b000d 1 23 1004 0 32 16 18 0 ffff 0 0 0 0 mem
2 34 9 90009 1 0 1004 0 0 32 48 0 0
2 35 9 8000a 1 23 1004 0 34 112 18 0 ffffffffffffffff 0 0 0 0 0 ffffffffffff 0 0 0 0 mem
2 36 9 8000d 1 58 0 33 35
2 37 9 80010 1 58 0 31 36
2 38 9 50013 1 58 0 29 37
2 39 9 10001 0 1 1410 0 0 1 1 a
2 40 9 10013 1 37 1a 38 39
4 40 0 0 0
4 27 0 40 40
4 14 11 27 27
3 1 main.$u1 "main.$u1" mem3.v 0 19 1
