Classic Timing Analyzer report for sipo
Wed May 02 22:28:51 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.899 ns                                       ; i        ; state[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.489 ns                                       ; state[0] ; q[0]     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.669 ns                                      ; i        ; state[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[3] ; state[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[2] ; state[1] ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[3] ; state[2] ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[1] ; state[0] ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 0.899 ns   ; i    ; state[3] ; clk      ;
+-------+--------------+------------+------+----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 7.489 ns   ; state[0] ; q[0] ; clk        ;
; N/A   ; None         ; 7.462 ns   ; state[3] ; q[3] ; clk        ;
; N/A   ; None         ; 6.406 ns   ; state[1] ; q[1] ; clk        ;
; N/A   ; None         ; 6.394 ns   ; state[2] ; q[2] ; clk        ;
+-------+--------------+------------+----------+------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -0.669 ns ; i    ; state[3] ; clk      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed May 02 22:28:50 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sipo -c sipo --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "state[2]" and destination register "state[1]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.542 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y2_N13; Fanout = 2; REG Node = 'state[2]'
            Info: 2: + IC(0.309 ns) + CELL(0.149 ns) = 0.458 ns; Loc. = LCCOMB_X20_Y2_N2; Fanout = 1; COMB Node = 'state[1]~feeder'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.542 ns; Loc. = LCFF_X20_Y2_N3; Fanout = 2; REG Node = 'state[1]'
            Info: Total cell delay = 0.233 ns ( 42.99 % )
            Info: Total interconnect delay = 0.309 ns ( 57.01 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.697 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X20_Y2_N3; Fanout = 2; REG Node = 'state[1]'
                Info: Total cell delay = 1.536 ns ( 56.95 % )
                Info: Total interconnect delay = 1.161 ns ( 43.05 % )
            Info: - Longest clock path from clock "clk" to source register is 2.697 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X20_Y2_N13; Fanout = 2; REG Node = 'state[2]'
                Info: Total cell delay = 1.536 ns ( 56.95 % )
                Info: Total interconnect delay = 1.161 ns ( 43.05 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "state[3]" (data pin = "i", clock pin = "clk") is 0.899 ns
    Info: + Longest pin to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'i'
        Info: 2: + IC(2.420 ns) + CELL(0.149 ns) = 3.548 ns; Loc. = LCCOMB_X20_Y2_N6; Fanout = 1; COMB Node = 'state[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.632 ns; Loc. = LCFF_X20_Y2_N7; Fanout = 2; REG Node = 'state[3]'
        Info: Total cell delay = 1.212 ns ( 33.37 % )
        Info: Total interconnect delay = 2.420 ns ( 66.63 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X20_Y2_N7; Fanout = 2; REG Node = 'state[3]'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
Info: tco from clock "clk" to destination pin "q[0]" through register "state[0]" is 7.489 ns
    Info: + Longest clock path from clock "clk" to source register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X20_Y2_N25; Fanout = 1; REG Node = 'state[0]'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y2_N25; Fanout = 1; REG Node = 'state[0]'
        Info: 2: + IC(1.880 ns) + CELL(2.662 ns) = 4.542 ns; Loc. = PIN_AD25; Fanout = 0; PIN Node = 'q[0]'
        Info: Total cell delay = 2.662 ns ( 58.61 % )
        Info: Total interconnect delay = 1.880 ns ( 41.39 % )
Info: th for register "state[3]" (data pin = "i", clock pin = "clk") is -0.669 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X20_Y2_N7; Fanout = 2; REG Node = 'state[3]'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'i'
        Info: 2: + IC(2.420 ns) + CELL(0.149 ns) = 3.548 ns; Loc. = LCCOMB_X20_Y2_N6; Fanout = 1; COMB Node = 'state[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.632 ns; Loc. = LCFF_X20_Y2_N7; Fanout = 2; REG Node = 'state[3]'
        Info: Total cell delay = 1.212 ns ( 33.37 % )
        Info: Total interconnect delay = 2.420 ns ( 66.63 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Wed May 02 22:28:51 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


