Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  3 17:32:13 2018
| Host         : KayKay running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file T8052_timing_summary_routed.rpt -pb T8052_timing_summary_routed.pb -rpx T8052_timing_summary_routed.rpx -warn_on_violation
| Design       : T8052
| Device       : 7a35t-csg324
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3867 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mod_sel_ins/core_res_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod_sel_ins/curr_state[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod_sel_ins/curr_state[1]/Q (HIGH)

 There are 435 register/latch pins with no clock driven by root clock pin: recv_ins/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 435 register/latch pins with no clock driven by root clock pin: recv_ins/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 435 register/latch pins with no clock driven by root clock pin: recv_ins/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 1569 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: trans_ins/r_TX_Done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0                  339        0.247        0.000                      0                  339        4.500        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
Clk_in  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_in              0.051        0.000                      0                  337        0.247        0.000                      0                  337        4.500        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Clk_in             Clk_in                   8.379        0.000                      0                    2        0.547        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_in
  To Clock:  Clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 rom/A_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 2.069ns (21.654%)  route 7.486ns (78.346%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 13.785 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.130     4.466    rom/rom_clk
    SLICE_X39Y67         FDRE                                         r  rom/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379     4.845 r  rom/A_r_reg[1]/Q
                         net (fo=96, routed)          1.318     6.163    rom/opcode_reg_640_703_0_2/ADDRB1
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     6.268 f  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.225    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.330 f  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.330    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.508 f  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.157    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.409 f  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.283    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.388 f  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.520    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.625 r  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.871    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.976 r  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.417    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.522 r  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.887    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.992 r  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.221    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.326 r  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.580    11.906    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.105    12.011 f  core51/Generic_MODEL.ram/A_r[10]_i_21/O
                         net (fo=6, routed)           0.374    12.384    core51/Generic_MODEL.ram/A_r[10]_i_21_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105    12.489 r  core51/Generic_MODEL.ram/A_r[10]_i_14/O
                         net (fo=17, routed)          0.598    13.088    core51/Generic_MODEL.ram/A_r[10]_i_14_n_1
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.105    13.193 r  core51/Generic_MODEL.ram/A_r[7]_i_2/O
                         net (fo=1, routed)           0.343    13.536    core51/Generic_MODEL.ram/A_r[7]_i_2_n_1
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.105    13.641 r  core51/Generic_MODEL.ram/A_r[7]_i_1/O
                         net (fo=2, routed)           0.380    14.021    rom/RET_r_reg[7]
    SLICE_X40Y65         FDRE                                         r  rom/A_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          0.818    13.785    rom/rom_clk
    SLICE_X40Y65         FDRE                                         r  rom/A_r_reg[7]/C
                         clock pessimism              0.370    14.154    
                         clock uncertainty           -0.035    14.119    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)       -0.047    14.072    rom/A_r_reg[7]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 rom/A_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 2.069ns (21.593%)  route 7.513ns (78.407%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.130     4.466    rom/rom_clk
    SLICE_X39Y67         FDRE                                         r  rom/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379     4.845 r  rom/A_r_reg[1]/Q
                         net (fo=96, routed)          1.318     6.163    rom/opcode_reg_640_703_0_2/ADDRB1
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     6.268 r  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.225    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.330 r  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.330    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.508 r  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.157    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.409 r  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.283    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.388 r  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.520    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.625 f  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.871    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.976 f  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.417    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.522 f  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.887    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.992 f  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.221    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.326 f  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.538    11.864    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    11.969 f  core51/Generic_MODEL.ram/ICall_i_2/O
                         net (fo=5, routed)           0.462    12.432    core51/Generic_MODEL.ram/SP_Stall
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.105    12.537 r  core51/Generic_MODEL.ram/A_r[5]_i_8/O
                         net (fo=8, routed)           0.789    13.325    core51/Generic_MODEL.ram/PC_reg[0]_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.105    13.430 r  core51/Generic_MODEL.ram/A_r[5]_i_2/O
                         net (fo=1, routed)           0.204    13.635    core51/Generic_MODEL.ram/A_r[5]_i_2_n_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.105    13.740 r  core51/Generic_MODEL.ram/A_r[5]_i_1/O
                         net (fo=4, routed)           0.308    14.048    rom/RET_r_reg[5]
    SLICE_X37Y68         FDRE                                         r  rom/A_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          0.899    13.865    rom/rom_clk
    SLICE_X37Y68         FDRE                                         r  rom/A_r_reg[5]/C
                         clock pessimism              0.370    14.235    
                         clock uncertainty           -0.035    14.200    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)       -0.059    14.141    rom/A_r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 rom/A_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 2.069ns (21.698%)  route 7.467ns (78.302%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 14.008 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.196     4.532    rom/rom_clk
    SLICE_X36Y67         FDRE                                         r  rom/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.379     4.911 r  rom/A_r_reg[2]/Q
                         net (fo=96, routed)          1.182     6.093    rom/opcode_reg_640_703_0_2/ADDRB2
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     6.198 r  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.155    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.260 r  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.260    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.438 r  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.086    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.338 r  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.212    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.317 r  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.450    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.555 f  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.801    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.906 f  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.346    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.451 f  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.817    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.922 f  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.151    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.256 f  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.538    11.794    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    11.899 f  core51/Generic_MODEL.ram/ICall_i_2/O
                         net (fo=5, routed)           0.462    12.362    core51/Generic_MODEL.ram/SP_Stall
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.105    12.467 r  core51/Generic_MODEL.ram/A_r[5]_i_8/O
                         net (fo=8, routed)           0.526    12.992    core51/alu/md/Inst_reg[5]_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I2_O)        0.105    13.097 r  core51/alu/md/A_r[4]_i_4/O
                         net (fo=2, routed)           0.356    13.453    core51/Generic_MODEL.ram/Inst1_reg[4]
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.105    13.558 r  core51/Generic_MODEL.ram/A_r[4]_i_1/O
                         net (fo=4, routed)           0.509    14.067    rom/RET_r_reg[4]
    SLICE_X39Y65         FDRE                                         r  rom/A_r_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.042    14.008    rom/rom_clk
    SLICE_X39Y65         FDRE                                         r  rom/A_r_reg[4]_rep/C
                         clock pessimism              0.370    14.378    
                         clock uncertainty           -0.035    14.343    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)       -0.059    14.284    rom/A_r_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 rom/A_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 2.069ns (22.258%)  route 7.227ns (77.742%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.734ns = ( 13.734 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.130     4.466    rom/rom_clk
    SLICE_X39Y67         FDRE                                         r  rom/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379     4.845 r  rom/A_r_reg[1]/Q
                         net (fo=96, routed)          1.318     6.163    rom/opcode_reg_640_703_0_2/ADDRB1
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     6.268 f  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.225    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.330 f  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.330    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.508 f  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.157    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.409 f  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.283    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.388 f  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.520    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.625 r  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.871    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.976 r  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.417    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.522 r  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.887    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.992 r  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.221    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.326 r  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.580    11.906    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.105    12.011 f  core51/Generic_MODEL.ram/A_r[10]_i_21/O
                         net (fo=6, routed)           0.374    12.384    core51/Generic_MODEL.ram/A_r[10]_i_21_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105    12.489 r  core51/Generic_MODEL.ram/A_r[10]_i_14/O
                         net (fo=17, routed)          0.458    12.948    core51/Generic_MODEL.ram/A_r[10]_i_14_n_1
    SLICE_X35Y65         LUT6 (Prop_lut6_I4_O)        0.105    13.053 r  core51/Generic_MODEL.ram/A_r[10]_i_5/O
                         net (fo=1, routed)           0.220    13.272    core51/Generic_MODEL.ram/A_r[10]_i_5_n_1
    SLICE_X35Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.377 r  core51/Generic_MODEL.ram/A_r[10]_i_1/O
                         net (fo=2, routed)           0.384    13.761    rom/RET_r_reg[10]
    SLICE_X35Y65         FDRE                                         r  rom/A_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          0.768    13.734    rom/rom_clk
    SLICE_X35Y65         FDRE                                         r  rom/A_r_reg[10]/C
                         clock pessimism              0.370    14.104    
                         clock uncertainty           -0.035    14.069    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)       -0.059    14.010    rom/A_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 rom/A_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 2.069ns (21.656%)  route 7.485ns (78.344%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.130     4.466    rom/rom_clk
    SLICE_X39Y67         FDRE                                         r  rom/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379     4.845 r  rom/A_r_reg[1]/Q
                         net (fo=96, routed)          1.318     6.163    rom/opcode_reg_640_703_0_2/ADDRB1
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     6.268 r  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.225    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.330 r  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.330    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.508 r  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.157    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.409 r  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.283    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.388 r  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.520    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.625 f  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.871    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.976 f  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.417    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.522 f  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.887    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.992 f  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.221    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.326 f  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.538    11.864    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    11.969 f  core51/Generic_MODEL.ram/ICall_i_2/O
                         net (fo=5, routed)           0.462    12.432    core51/Generic_MODEL.ram/SP_Stall
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.105    12.537 r  core51/Generic_MODEL.ram/A_r[5]_i_8/O
                         net (fo=8, routed)           0.789    13.325    core51/Generic_MODEL.ram/PC_reg[0]_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.105    13.430 r  core51/Generic_MODEL.ram/A_r[5]_i_2/O
                         net (fo=1, routed)           0.204    13.635    core51/Generic_MODEL.ram/A_r[5]_i_2_n_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.105    13.740 r  core51/Generic_MODEL.ram/A_r[5]_i_1/O
                         net (fo=4, routed)           0.280    14.020    rom/RET_r_reg[5]
    SLICE_X37Y67         FDRE                                         r  rom/A_r_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.007    13.973    rom/rom_clk
    SLICE_X37Y67         FDRE                                         r  rom/A_r_reg[5]_rep/C
                         clock pessimism              0.370    14.343    
                         clock uncertainty           -0.035    14.307    
    SLICE_X37Y67         FDRE (Setup_fdre_C_D)       -0.039    14.268    rom/A_r_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 rom/A_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 2.069ns (21.925%)  route 7.368ns (78.076%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 13.865 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.130     4.466    rom/rom_clk
    SLICE_X39Y67         FDRE                                         r  rom/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379     4.845 r  rom/A_r_reg[1]/Q
                         net (fo=96, routed)          1.318     6.163    rom/opcode_reg_640_703_0_2/ADDRB1
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     6.268 f  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.225    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.330 f  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.330    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.508 f  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.157    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.409 f  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.283    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.388 f  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.520    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.625 r  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.871    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.976 r  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.417    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.522 r  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.887    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.992 r  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.221    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.326 r  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.580    11.906    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.105    12.011 f  core51/Generic_MODEL.ram/A_r[10]_i_21/O
                         net (fo=6, routed)           0.374    12.384    core51/Generic_MODEL.ram/A_r[10]_i_21_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105    12.489 r  core51/Generic_MODEL.ram/A_r[10]_i_14/O
                         net (fo=17, routed)          0.567    13.057    core51/Generic_MODEL.ram/A_r[10]_i_14_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I4_O)        0.105    13.162 r  core51/Generic_MODEL.ram/A_r[8]_i_2/O
                         net (fo=1, routed)           0.231    13.393    core51/Generic_MODEL.ram/A_r[8]_i_2_n_1
    SLICE_X36Y69         LUT6 (Prop_lut6_I2_O)        0.105    13.498 r  core51/Generic_MODEL.ram/A_r[8]_i_1/O
                         net (fo=2, routed)           0.405    13.903    rom/RET_r_reg[8]
    SLICE_X37Y68         FDRE                                         r  rom/A_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          0.899    13.865    rom/rom_clk
    SLICE_X37Y68         FDRE                                         r  rom/A_r_reg[8]/C
                         clock pessimism              0.370    14.235    
                         clock uncertainty           -0.035    14.200    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)       -0.042    14.158    rom/A_r_reg[8]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -13.903    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 rom/A_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 2.069ns (22.233%)  route 7.237ns (77.767%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 13.824 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.196     4.532    rom/rom_clk
    SLICE_X36Y67         FDRE                                         r  rom/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.379     4.911 r  rom/A_r_reg[2]/Q
                         net (fo=96, routed)          1.182     6.093    rom/opcode_reg_640_703_0_2/ADDRB2
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     6.198 r  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.155    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.260 r  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.260    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.438 r  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.086    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.338 r  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.212    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.317 r  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.450    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.555 f  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.801    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.906 f  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.346    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.451 f  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.817    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.922 f  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.151    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.256 f  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.538    11.794    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    11.899 f  core51/Generic_MODEL.ram/ICall_i_2/O
                         net (fo=5, routed)           0.462    12.362    core51/Generic_MODEL.ram/SP_Stall
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.105    12.467 r  core51/Generic_MODEL.ram/A_r[5]_i_8/O
                         net (fo=8, routed)           0.518    12.985    core51/alu/md/Inst_reg[5]_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.105    13.090 r  core51/alu/md/A_r[1]_i_2/O
                         net (fo=2, routed)           0.248    13.338    core51/Generic_MODEL.ram/PC_reg[1]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.105    13.443 r  core51/Generic_MODEL.ram/A_r[1]_i_1/O
                         net (fo=4, routed)           0.395    13.838    rom/RET_r_reg[1]
    SLICE_X39Y68         FDRE                                         r  rom/A_r_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          0.858    13.824    rom/rom_clk
    SLICE_X39Y68         FDRE                                         r  rom/A_r_reg[1]_rep__0/C
                         clock pessimism              0.370    14.194    
                         clock uncertainty           -0.035    14.159    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)       -0.059    14.100    rom/A_r_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 rom/A_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 2.069ns (21.706%)  route 7.463ns (78.294%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.092ns = ( 14.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.196     4.532    rom/rom_clk
    SLICE_X36Y67         FDRE                                         r  rom/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.379     4.911 r  rom/A_r_reg[2]/Q
                         net (fo=96, routed)          1.182     6.093    rom/opcode_reg_640_703_0_2/ADDRB2
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     6.198 r  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.155    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.260 r  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.260    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.438 r  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.086    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.338 r  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.212    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.317 r  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.450    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.555 f  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.801    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.906 f  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.346    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.451 f  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.817    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.922 f  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.151    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.256 f  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.538    11.794    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    11.899 f  core51/Generic_MODEL.ram/ICall_i_2/O
                         net (fo=5, routed)           0.462    12.362    core51/Generic_MODEL.ram/SP_Stall
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.105    12.467 r  core51/Generic_MODEL.ram/A_r[5]_i_8/O
                         net (fo=8, routed)           0.789    13.255    core51/Generic_MODEL.ram/PC_reg[0]_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  core51/Generic_MODEL.ram/A_r[5]_i_2/O
                         net (fo=1, routed)           0.204    13.565    core51/Generic_MODEL.ram/A_r[5]_i_2_n_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.105    13.670 r  core51/Generic_MODEL.ram/A_r[5]_i_1/O
                         net (fo=4, routed)           0.394    14.064    rom/RET_r_reg[5]
    SLICE_X39Y66         FDRE                                         r  rom/A_r_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.126    14.092    rom/rom_clk
    SLICE_X39Y66         FDRE                                         r  rom/A_r_reg[5]_rep__0/C
                         clock pessimism              0.370    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)       -0.042    14.384    rom/A_r_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 rom/A_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.069ns (22.152%)  route 7.271ns (77.848%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 13.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.196     4.532    rom/rom_clk
    SLICE_X36Y67         FDRE                                         r  rom/A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.379     4.911 r  rom/A_r_reg[2]/Q
                         net (fo=96, routed)          1.182     6.093    rom/opcode_reg_640_703_0_2/ADDRB2
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     6.198 r  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.155    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.260 r  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.260    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.438 r  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.086    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.338 r  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.212    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.317 r  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.450    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.555 f  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.801    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.906 f  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.346    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.451 f  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.817    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.922 f  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.151    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.256 f  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.538    11.794    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    11.899 f  core51/Generic_MODEL.ram/ICall_i_2/O
                         net (fo=5, routed)           0.462    12.362    core51/Generic_MODEL.ram/SP_Stall
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.105    12.467 r  core51/Generic_MODEL.ram/A_r[5]_i_8/O
                         net (fo=8, routed)           0.512    12.978    core51/Generic_MODEL.ram/PC_reg[0]_1
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.105    13.083 r  core51/Generic_MODEL.ram/A_r[0]_i_2/O
                         net (fo=2, routed)           0.135    13.218    mod_sel_ins/PC_reg[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.105    13.323 r  mod_sel_ins/A_r[0]_i_1/O
                         net (fo=4, routed)           0.549    13.872    rom/RET_r_reg[0]
    SLICE_X39Y69         FDRE                                         r  rom/A_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          0.932    13.898    rom/rom_clk
    SLICE_X39Y69         FDRE                                         r  rom/A_r_reg[0]/C
                         clock pessimism              0.370    14.268    
                         clock uncertainty           -0.035    14.233    
    SLICE_X39Y69         FDRE (Setup_fdre_C_D)       -0.039    14.194    rom/A_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 rom/A_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/A_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 2.069ns (21.925%)  route 7.368ns (78.075%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.822     3.231    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.105     3.336 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.130     4.466    rom/rom_clk
    SLICE_X39Y67         FDRE                                         r  rom/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379     4.845 r  rom/A_r_reg[1]/Q
                         net (fo=96, routed)          1.318     6.163    rom/opcode_reg_640_703_0_2/ADDRB1
    SLICE_X42Y57         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     6.268 r  rom/opcode_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.957     7.225    rom/opcode_reg_640_703_0_2_n_2
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.105     7.330 r  rom/Inst2[1]_i_10/O
                         net (fo=1, routed)           0.000     7.330    rom/Inst2[1]_i_10_n_1
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I0_O)      0.178     7.508 r  rom/Inst2_reg[1]_i_4/O
                         net (fo=1, routed)           0.649     8.157    rom/Inst2_reg[1]_i_4_n_1
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.252     8.409 r  rom/Inst2[1]_i_1/O
                         net (fo=21, routed)          0.874     9.283    rom/ROM_Data[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.105     9.388 r  rom/Last_r_i_13/O
                         net (fo=3, routed)           0.133     9.520    core51/Generic_MODEL.ram/Stall_pipe6
    SLICE_X36Y64         LUT6 (Prop_lut6_I3_O)        0.105     9.625 f  core51/Generic_MODEL.ram/Last_r_i_9/O
                         net (fo=2, routed)           0.245     9.871    core51/Generic_MODEL.ram/Last_r_i_9_n_1
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.105     9.976 f  core51/Generic_MODEL.ram/Last_r_i_4/O
                         net (fo=70, routed)          0.441    10.417    core51/Generic_MODEL.ram/Int_Acc_reg[0][0]
    SLICE_X32Y63         LUT6 (Prop_lut6_I2_O)        0.105    10.522 f  core51/Generic_MODEL.ram/Last_r_i_1/O
                         net (fo=26, routed)          0.365    10.887    core51/Generic_MODEL.ram/Last_r_reg
    SLICE_X33Y62         LUT2 (Prop_lut2_I0_O)        0.105    10.992 f  core51/Generic_MODEL.ram/ICall_i_6/O
                         net (fo=1, routed)           0.229    11.221    core51/Generic_MODEL.ram/ICall_i_6_n_1
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.105    11.326 f  core51/Generic_MODEL.ram/ICall_i_3/O
                         net (fo=8, routed)           0.580    11.906    core51/Generic_MODEL.ram/IStart
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.105    12.011 r  core51/Generic_MODEL.ram/A_r[10]_i_21/O
                         net (fo=6, routed)           0.350    12.360    core51/Generic_MODEL.ram/A_r[10]_i_21_n_1
    SLICE_X35Y63         LUT6 (Prop_lut6_I1_O)        0.105    12.465 r  core51/Generic_MODEL.ram/A_r[10]_i_12/O
                         net (fo=19, routed)          0.658    13.123    core51/Generic_MODEL.ram/PC_reg[0]_2
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.105    13.228 r  core51/Generic_MODEL.ram/A_r[2]_i_2/O
                         net (fo=1, routed)           0.120    13.348    core51/Generic_MODEL.ram/A_r[2]_i_2_n_1
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.105    13.453 r  core51/Generic_MODEL.ram/A_r[2]_i_1/O
                         net (fo=4, routed)           0.449    13.902    rom/RET_r_reg[2]
    SLICE_X36Y67         FDRE                                         r  rom/A_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.539    12.882    mod_sel_ins/Clk_in_IBUF
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.084    12.966 r  mod_sel_ins/A_r[10]_i_2/O
                         net (fo=23, routed)          1.007    13.973    rom/rom_clk
    SLICE_X36Y67         FDRE                                         r  rom/A_r_reg[2]/C
                         clock pessimism              0.370    14.343    
                         clock uncertainty           -0.035    14.307    
    SLICE_X36Y67         FDRE (Setup_fdre_C_D)       -0.042    14.265    rom/A_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 counter_reg[21]__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.231ns (65.774%)  route 0.120ns (34.226%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.563     1.469    Clk_in_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  counter_reg[21]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  counter_reg[21]__0/Q
                         net (fo=2, routed)           0.061     1.671    counter_reg[21]__0_n_1
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.716 r  counter[0]__0_i_4/O
                         net (fo=2, routed)           0.060     1.775    counter[0]__0_i_4_n_1
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.820 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.820    slow_clk_i_1_n_1
    SLICE_X41Y45         FDRE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.833     1.984    Clk_in_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  slow_clk_reg/C
                         clock pessimism             -0.502     1.482    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     1.573    slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 recv_ins/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_ins/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.107%)  route 0.178ns (48.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.466    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  recv_ins/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  recv_ins/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=74, routed)          0.178     1.785    recv_ins/curr_state[1]
    SLICE_X40Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.830 r  recv_ins/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    recv_ins/FSM_sequential_curr_state[2]_i_1_n_1
    SLICE_X40Y56         FDCE                                         r  recv_ins/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.982    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X40Y56         FDCE                                         r  recv_ins/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X40Y56         FDCE (Hold_fdce_C_D)         0.091     1.574    recv_ins/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 recv_ins/temp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_ins/temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.466    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  recv_ins/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  recv_ins/temp_reg[5]/Q
                         net (fo=2, routed)           0.167     1.774    recv_ins/D[5]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  recv_ins/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    recv_ins/temp[5]_i_1_n_1
    SLICE_X41Y58         FDCE                                         r  recv_ins/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.830     1.981    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  recv_ins/temp_reg[5]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X41Y58         FDCE (Hold_fdce_C_D)         0.091     1.557    recv_ins/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.468    Clk_in_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  core_clk_reg/Q
                         net (fo=2, routed)           0.167     1.776    core_clk_reg_n_1_BUFG_inst_n_1
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.821 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     1.821    core_clk_i_1_n_1
    SLICE_X35Y45         FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.982    Clk_in_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  core_clk_reg/C
                         clock pessimism             -0.514     1.468    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.559    core_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 recv_ins/temp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_ins/temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.501%)  route 0.168ns (47.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.561     1.467    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  recv_ins/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  recv_ins/temp_reg[4]/Q
                         net (fo=2, routed)           0.168     1.776    recv_ins/D[4]
    SLICE_X44Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.821 r  recv_ins/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    recv_ins/temp[4]_i_1_n_1
    SLICE_X44Y58         FDCE                                         r  recv_ins/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.982    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  recv_ins/temp_reg[4]/C
                         clock pessimism             -0.515     1.467    
    SLICE_X44Y58         FDCE (Hold_fdce_C_D)         0.092     1.559    recv_ins/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 recv_ins/temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_ins/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.414%)  route 0.169ns (47.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.466    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X44Y60         FDCE                                         r  recv_ins/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  recv_ins/temp_reg[7]/Q
                         net (fo=2, routed)           0.169     1.776    recv_ins/D[7]
    SLICE_X44Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.821 r  recv_ins/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.821    recv_ins/temp[7]_i_1_n_1
    SLICE_X44Y60         FDCE                                         r  recv_ins/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.830     1.981    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X44Y60         FDCE                                         r  recv_ins/temp_reg[7]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X44Y60         FDCE (Hold_fdce_C_D)         0.092     1.558    recv_ins/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 recv_ins/temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_ins/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.561     1.467    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  recv_ins/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  recv_ins/temp_reg[0]/Q
                         net (fo=2, routed)           0.178     1.786    recv_ins/D[0]
    SLICE_X44Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  recv_ins/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    recv_ins/temp[0]_i_1_n_1
    SLICE_X44Y58         FDCE                                         r  recv_ins/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.831     1.982    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  recv_ins/temp_reg[0]/C
                         clock pessimism             -0.515     1.467    
    SLICE_X44Y58         FDCE (Hold_fdce_C_D)         0.091     1.558    recv_ins/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 recv_ins/temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_ins/temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.560     1.466    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X44Y60         FDCE                                         r  recv_ins/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  recv_ins/temp_reg[6]/Q
                         net (fo=2, routed)           0.178     1.785    recv_ins/D[6]
    SLICE_X44Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.830 r  recv_ins/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.830    recv_ins/temp[6]_i_1_n_1
    SLICE_X44Y60         FDCE                                         r  recv_ins/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.830     1.981    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X44Y60         FDCE                                         r  recv_ins/temp_reg[6]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X44Y60         FDCE (Hold_fdce_C_D)         0.091     1.557    recv_ins/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 trans_ins/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans_ins/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.105%)  route 0.185ns (46.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.468    trans_ins/Clk_in_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  trans_ins/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  trans_ins/r_Clk_Count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.817    trans_ins/r_Clk_Count_reg_n_1_[0]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  trans_ins/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    trans_ins/r_Clk_Count[0]_i_1_n_1
    SLICE_X42Y51         FDRE                                         r  trans_ins/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.832     1.983    trans_ins/Clk_in_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  trans_ins/r_Clk_Count_reg[0]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     1.588    trans_ins/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 recv_ins/curr_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_ins/curr_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.001%)  route 0.179ns (48.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.564     1.470    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y53         FDCE                                         r  recv_ins/curr_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  recv_ins/curr_count_reg[0]/Q
                         net (fo=5, routed)           0.179     1.790    recv_ins/curr_count[0]
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  recv_ins/curr_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    recv_ins/curr_count[0]_i_1_n_1
    SLICE_X51Y53         FDCE                                         r  recv_ins/curr_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.834     1.986    recv_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y53         FDCE                                         r  recv_ins/curr_count_reg[0]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X51Y53         FDCE (Hold_fdce_C_D)         0.091     1.561    recv_ins/curr_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4  Clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   core_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   counter_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   counter_reg[10]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y57   recv_ins/FSM_sequential_curr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y57   recv_ins/FSM_sequential_curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   counter_reg[11]__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y57   recv_ins/FSM_sequential_curr_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y57   recv_ins/FSM_sequential_curr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   counter_reg[16]__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y56   recv_ins/FSM_sequential_curr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   counter_reg[17]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   counter_reg[18]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   counter_reg[19]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   counter_reg[20]__0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y53   recv_ins/curr_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   counter_reg[21]__0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y57   recv_ins/FSM_sequential_curr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y57   recv_ins/FSM_sequential_curr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y56   recv_ins/FSM_sequential_curr_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   counter_reg[28]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   counter_reg[29]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   counter_reg[30]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   counter_reg[31]__0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y59   trans_ins/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y59   trans_ins/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   trans_ins/r_Bit_Index_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_in
  To Clock:  Clk_in

Setup :            0  Failing Endpoints,  Worst Slack        8.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 mod_sel_ins/curr_state[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_sel_ins/curr_state[0]/CLR
                            (recovery check against rising-edge clock Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.590ns (47.040%)  route 0.664ns (52.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.102    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.183 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.360     4.543    mod_sel_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y52         FDPE                                         r  mod_sel_ins/curr_state[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.891 r  mod_sel_ins/curr_state[1]/Q
                         net (fo=3, routed)           0.373     5.265    mod_sel_ins/curr_state__0[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I1_O)        0.242     5.507 f  mod_sel_ins/curr_state[1]_i_2/O
                         net (fo=2, routed)           0.291     5.798    mod_sel_ins/curr_state[1]_i_2_n_1
    SLICE_X51Y52         FDCE                                         f  mod_sel_ins/curr_state[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.604    12.948    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.025 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.249    14.274    mod_sel_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y52         FDCE                                         r  mod_sel_ins/curr_state[0]/C
                         clock pessimism              0.270    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X51Y52         FDCE (Recov_fdce_C_CLR)     -0.331    14.177    mod_sel_ins/curr_state[0]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 mod_sel_ins/curr_state[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_sel_ins/curr_state[1]/PRE
                            (recovery check against rising-edge clock Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_in rise@10.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.590ns (47.040%)  route 0.664ns (52.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.102    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.183 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.360     4.543    mod_sel_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y52         FDPE                                         r  mod_sel_ins/curr_state[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.891 r  mod_sel_ins/curr_state[1]/Q
                         net (fo=3, routed)           0.373     5.265    mod_sel_ins/curr_state__0[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I1_O)        0.242     5.507 f  mod_sel_ins/curr_state[1]_i_2/O
                         net (fo=2, routed)           0.291     5.798    mod_sel_ins/curr_state[1]_i_2_n_1
    SLICE_X51Y52         FDPE                                         f  mod_sel_ins/curr_state[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)    10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk_in (IN)
                         net (fo=0)                   0.000    10.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.604    12.948    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    13.025 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.249    14.274    mod_sel_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y52         FDPE                                         r  mod_sel_ins/curr_state[1]/C
                         clock pessimism              0.270    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X51Y52         FDPE (Recov_fdpe_C_PRE)     -0.292    14.216    mod_sel_ins/curr_state[1]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  8.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mod_sel_ins/curr_state[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_sel_ins/curr_state[0]/CLR
                            (removal check against rising-edge clock Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.881%)  route 0.269ns (59.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.565     1.471    mod_sel_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y52         FDCE                                         r  mod_sel_ins/curr_state[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  mod_sel_ins/curr_state[0]/Q
                         net (fo=3, routed)           0.153     1.765    mod_sel_ins/curr_state__0[0]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.810 f  mod_sel_ins/curr_state[1]_i_2/O
                         net (fo=2, routed)           0.116     1.926    mod_sel_ins/curr_state[1]_i_2_n_1
    SLICE_X51Y52         FDCE                                         f  mod_sel_ins/curr_state[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.835     1.987    mod_sel_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y52         FDCE                                         r  mod_sel_ins/curr_state[0]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X51Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    mod_sel_ins/curr_state[0]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 mod_sel_ins/curr_state[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_sel_ins/curr_state[1]/PRE
                            (removal check against rising-edge clock Clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_in rise@0.000ns - Clk_in rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.881%)  route 0.269ns (59.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.880    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.565     1.471    mod_sel_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y52         FDCE                                         r  mod_sel_ins/curr_state[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  mod_sel_ins/curr_state[0]/Q
                         net (fo=3, routed)           0.153     1.765    mod_sel_ins/curr_state__0[0]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.810 f  mod_sel_ins/curr_state[1]_i_2/O
                         net (fo=2, routed)           0.116     1.926    mod_sel_ins/curr_state[1]_i_2_n_1
    SLICE_X51Y52         FDPE                                         f  mod_sel_ins/curr_state[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_in rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk_in (IN)
                         net (fo=0)                   0.000     0.000    Clk_in
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_in_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.123    Clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_in_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.835     1.987    mod_sel_ins/Clk_in_IBUF_BUFG
    SLICE_X51Y52         FDPE                                         r  mod_sel_ins/curr_state[1]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X51Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.376    mod_sel_ins/curr_state[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.550    





