// Seed: 1851121844
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    input tri id_10,
    input wire id_11,
    input wire id_12,
    input supply0 id_13,
    output wire id_14,
    input tri1 id_15,
    output wor id_16,
    output uwire id_17,
    input tri id_18,
    input wor id_19,
    input supply1 id_20,
    input supply1 id_21
    , id_28,
    input tri id_22,
    output wor id_23
    , id_29,
    input tri id_24,
    output uwire id_25,
    output supply1 id_26
);
  wire id_30;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri id_6
);
  always @(posedge 1'b0 or negedge id_4) begin
    release id_0;
  end
  module_0(
      id_4,
      id_1,
      id_0,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_6,
      id_6,
      id_1,
      id_6,
      id_1,
      id_3,
      id_2,
      id_6,
      id_5,
      id_5,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0
  );
endmodule
