/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [2:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = !(celloutsig_1_3z[12] ? celloutsig_1_4z : celloutsig_1_7z);
  assign celloutsig_1_18z = !(celloutsig_1_5z[3] ? celloutsig_1_8z : celloutsig_1_16z[7]);
  assign celloutsig_0_16z = !(celloutsig_0_5z ? celloutsig_0_3z[2] : celloutsig_0_8z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z | in_data[69]);
  assign celloutsig_1_0z = ~in_data[182];
  assign celloutsig_1_15z = ~celloutsig_1_1z;
  assign celloutsig_0_0z = in_data[47] | in_data[50];
  assign celloutsig_0_10z = ~(celloutsig_0_4z ^ celloutsig_0_0z);
  assign celloutsig_1_10z = { in_data[134:130], celloutsig_1_0z, celloutsig_1_6z } / { 1'h1, in_data[171:169], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[54:50] / { 1'h1, in_data[48:45] };
  assign celloutsig_0_33z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_4z } === { celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[26:11], celloutsig_0_0z } === { in_data[63:51], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_5z[2:1], celloutsig_1_2z, celloutsig_1_4z } > celloutsig_1_3z[3:0];
  assign celloutsig_1_1z = { in_data[156:153], celloutsig_1_0z } <= { in_data[102:99], celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_9z[2:1], celloutsig_0_16z, celloutsig_0_0z } <= { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[45:44], celloutsig_0_0z, celloutsig_0_1z } && in_data[34:27];
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } && celloutsig_0_1z;
  assign celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_21z } && in_data[15:3];
  assign celloutsig_1_12z = ! in_data[127:103];
  assign celloutsig_0_14z = ! { celloutsig_0_1z[3:1], celloutsig_0_9z };
  assign celloutsig_0_9z = { celloutsig_0_7z[4:0], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[144:125], celloutsig_1_2z } % { 1'h1, in_data[149:133], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[131:130], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_15z = { celloutsig_0_13z[8:5], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_10z } % { 1'h1, celloutsig_0_9z[6:2], celloutsig_0_8z };
  assign celloutsig_1_9z = celloutsig_1_3z[13:4] * { in_data[158:154], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_10z[8:4], celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_15z } * celloutsig_1_9z;
  assign celloutsig_0_34z = celloutsig_0_9z[0] ? celloutsig_0_15z[5:1] : { celloutsig_0_26z[1:0], celloutsig_0_26z };
  assign celloutsig_0_13z[10:1] = celloutsig_0_8z ? { celloutsig_0_9z[6:5], celloutsig_0_9z } : { in_data[77], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_3z[7];
  assign celloutsig_0_12z = celloutsig_0_3z[1] & celloutsig_0_8z;
  assign celloutsig_1_2z = ^ { in_data[178:176], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_32z = celloutsig_0_27z[5:3] << celloutsig_0_1z[3:1];
  assign celloutsig_0_27z = { in_data[72:65], celloutsig_0_3z } << { celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_1_5z = { celloutsig_1_3z[14], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z } <<< { celloutsig_1_3z[3:2], celloutsig_1_2z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_1_19z = ~((celloutsig_1_10z[3] & celloutsig_1_18z) | (in_data[123] & celloutsig_1_3z[15]));
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[22]));
  assign celloutsig_0_13z[0] = celloutsig_0_4z;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
