// See LICENSE.SiFive for license details.

package freechips.rocketchip.stage.phases

import firrtl.AnnotationSeq
import firrtl.options.Phase

class GenerateROMs extends Phase {

  def transform(annotations: AnnotationSeq): AnnotationSeq = ???

}
