C:/Users/souza/Desktop/systemverilog/exemplo03/tb_ckt3.sv {1 {vlog -work work -sv -stats=none C:/Users/souza/Desktop/systemverilog/exemplo03/tb_ckt3.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_ckt3

Top level modules:
	tb_ckt3

} {} {}} C:/Users/souza/Desktop/systemverilog/exemplo03/fulladder.sv {1 {vlog -work work -sv -stats=none C:/Users/souza/Desktop/systemverilog/exemplo03/fulladder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fulladder

Top level modules:
	fulladder

} {} {}} C:/Users/souza/Desktop/systemverilog/exemplo03/ckt3.sv {1 {vlog -work work -sv -stats=none C:/Users/souza/Desktop/systemverilog/exemplo03/ckt3.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ckt3

Top level modules:
	ckt3

} {} {}}
