{"Source Block": ["oh/common/hdl/oh_fifo_cdc.v@52:66@HdlStmProcess", "   assign wr_en    = access_in;\n   assign rd_en    = ~empty & ~wait_in;\n   assign wait_out = prog_full;\n\n   //Holds access high until \"acknowledge\"\n   always @ (posedge clk_out or negedge nreset)\n     if(!nreset)\n       access_out <=1'b0;   \n     else if(~wait_in)\n       access_out <=rd_en;\n\n   //Read response fifo (from master)\n   defparam fifo.DW    = DW;\n   defparam fifo.DEPTH = DEPTH;\n   defparam fifo.WAIT  = WAIT;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[59, "       access_out <=1'b0;   \n"], [61, "       access_out <=rd_en;\n"]], "Add": [[59, "       access_out <= 1'b0;   \n"], [61, "       access_out <= rd_en;\n"]]}}