git clone --depth 1 --no-tags https://github.com/1995hyz/ECE-311-Adaptive-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158117752
git clone --depth 1 --no-tags https://github.com/cridaflo/CoolMillos2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159762073
git clone --depth 1 --no-tags https://github.com/SpencerMcMurray/VGA-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157628286
git clone --depth 1 --no-tags https://github.com/Shravan98/Comp-arch-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158585890
git clone --depth 1 --no-tags https://github.com/acealrawi/EmbeddedSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158453560
git clone --depth 1 --no-tags https://github.com/refaay/FPGA-Robotic-UART-Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157785320
git clone --depth 1 --no-tags https://github.com/jsohn08/CPEN211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157808871
git clone --depth 1 --no-tags https://github.com/wizdom972/KU-ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159341241
git clone --depth 1 --no-tags https://github.com/nathanieltan/CompArchFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159846361
git clone --depth 1 --no-tags https://github.com/pranavk-lab/lcd_module_university_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160004044
git clone --depth 1 --no-tags https://github.com/parus95/fpga_dino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160073872
git clone --depth 1 --no-tags https://github.com/spluxx/ece350-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160114958
git clone --depth 1 --no-tags https://github.com/ChiyenLee/useless-fpga_vga_railcontrol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160097804
git clone --depth 1 --no-tags https://github.com/cl270/Verilog-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160175721
git clone --depth 1 --no-tags https://github.com/melihtanriyakul/Full-adder-and-half-adder-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158373466
git clone --depth 1 --no-tags https://github.com/MasterYI814/ee216_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158124149
git clone --depth 1 --no-tags https://github.com/Joes-BitGit/CECS-JP32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158648678
git clone --depth 1 --no-tags https://github.com/aviranh2/Cat_Recognizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159543409
git clone --depth 1 --no-tags https://github.com/ikanoano/risc-vapor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159216040
git clone --depth 1 --no-tags https://github.com/nicky1214/1D-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160190269
git clone --depth 1 --no-tags https://github.com/Rekkursion/Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159760556
git clone --depth 1 --no-tags https://github.com/perillamint/ecp5-hd44780.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160035208
git clone --depth 1 --no-tags https://github.com/mahdyabdnia/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160059807
git clone --depth 1 --no-tags https://github.com/tienhoangtringhia/TKVMNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161057182
git clone --depth 1 --no-tags https://github.com/nobel861017/CA-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160703055
git clone --depth 1 --no-tags https://github.com/iamdotasb/led_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160777764
git clone --depth 1 --no-tags https://github.com/kb0099/16BitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160572921
git clone --depth 1 --no-tags https://github.com/sanderlufpga/spi_core_avalon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160851928
git clone --depth 1 --no-tags https://github.com/luoyetest/xdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160774483
git clone --depth 1 --no-tags https://github.com/Tlattice/TinyRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161716564
git clone --depth 1 --no-tags https://github.com/Brook1711/JK_counter_8421_oct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162422392
git clone --depth 1 --no-tags https://github.com/csc-fw/cfeb_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162478210
git clone --depth 1 --no-tags https://github.com/riti1302/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161317170
git clone --depth 1 --no-tags https://github.com/manadmishra/Single-Cycle-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158854997
git clone --depth 1 --no-tags https://github.com/jasonfengter/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158900812
git clone --depth 1 --no-tags https://github.com/pixabaji/lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158899688
git clone --depth 1 --no-tags https://github.com/pedrohenriquecordeiro/hardware-directory-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158399880
git clone --depth 1 --no-tags https://github.com/JorgeAraizaMartinez/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157783632
git clone --depth 1 --no-tags https://github.com/chentf5/jizu-shiyan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159106619
git clone --depth 1 --no-tags https://github.com/F9Uf/final_project_elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159133515
git clone --depth 1 --no-tags https://github.com/choven1/HDL-Proj-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160433812
git clone --depth 1 --no-tags https://github.com/rushab101/MazeGame3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158618438
git clone --depth 1 --no-tags https://github.com/jakeh12/mandelbrot_verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158478519
git clone --depth 1 --no-tags https://github.com/aminrd/NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157763734
git clone --depth 1 --no-tags https://github.com/rushab101/maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157910254
git clone --depth 1 --no-tags https://github.com/96smallqing/vga-key.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157945620
git clone --depth 1 --no-tags https://github.com/nxthuan512/CORDIC-LSI-Contest-2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159998517
git clone --depth 1 --no-tags https://github.com/FilghtlessBird/SCCPU_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159596577
git clone --depth 1 --no-tags https://github.com/MandarDessai/Implementation-of-Smart-Traffic-Light-Control-System-Using-Basys-3-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159721401
git clone --depth 1 --no-tags https://github.com/Canetic/ece353lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160440083
git clone --depth 1 --no-tags https://github.com/pencilleaf/Comp-Struct-1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160563168
git clone --depth 1 --no-tags https://github.com/rayphee/OpenSesame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159236775
git clone --depth 1 --no-tags https://github.com/mpardalos/Verilog-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158364190
git clone --depth 1 --no-tags https://github.com/asukiaaa/icestorm_led_blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158945932
git clone --depth 1 --no-tags https://github.com/XiaoXice/Maze_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159582563
git clone --depth 1 --no-tags https://github.com/luzh14/piplinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160790666
git clone --depth 1 --no-tags https://github.com/ytilvaw/is_crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161273083
git clone --depth 1 --no-tags https://github.com/calvinkma/ECE253-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160976968
git clone --depth 1 --no-tags https://github.com/greatmeatH/my_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161150733
git clone --depth 1 --no-tags https://github.com/alecLI7/WeeBV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161568282
git clone --depth 1 --no-tags https://github.com/Yunena/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161513497
git clone --depth 1 --no-tags https://github.com/tiagomoraes/projeto2SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161508021
git clone --depth 1 --no-tags https://github.com/CarlosVilla00896/TicTacToe-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162398532
git clone --depth 1 --no-tags https://github.com/CuriousLocky/logic_proj_jmc18738.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162236330
git clone --depth 1 --no-tags https://github.com/TsingWei/Simple-FPGA-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161785769
git clone --depth 1 --no-tags https://github.com/Pyong2015112261/Lab-7-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158771038
git clone --depth 1 --no-tags https://github.com/east1203/Verilog_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158827096
git clone --depth 1 --no-tags https://github.com/zxa13/snell_law.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159464357
git clone --depth 1 --no-tags https://github.com/lyyy0214/pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159461379
git clone --depth 1 --no-tags https://github.com/Kusumithavv/MIPS-SINGLE-CYCLE-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159293087
git clone --depth 1 --no-tags https://github.com/michael0703/CPU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160928569
git clone --depth 1 --no-tags https://github.com/zohashazaib/lab_exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160151594
git clone --depth 1 --no-tags https://github.com/ricardotan/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160429705
git clone --depth 1 --no-tags https://github.com/zackertypical/pipeline_cpu_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160505697
git clone --depth 1 --no-tags https://github.com/chen841115/VLSI-HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160068880
git clone --depth 1 --no-tags https://github.com/ArchivedRepo/CSC258Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158148384
git clone --depth 1 --no-tags https://github.com/chris-dudenhoefer/ECE287_Image_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161718456
git clone --depth 1 --no-tags https://github.com/aciemerzz/robot-arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161968591
git clone --depth 1 --no-tags https://github.com/AmirEb/ARM_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161035369
git clone --depth 1 --no-tags https://github.com/StardustDL-Labs/Experimental-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161044195
git clone --depth 1 --no-tags https://github.com/armstrm5/AudioVisualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161849015
git clone --depth 1 --no-tags https://github.com/biabeniamin/FpgaFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162314179
git clone --depth 1 --no-tags https://github.com/ImArcangel/Banner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161513094
git clone --depth 1 --no-tags https://github.com/yunqihuang/daziyouxi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161300514
git clone --depth 1 --no-tags https://github.com/NeilNie/Adventure_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161263445
git clone --depth 1 --no-tags https://github.com/mpraiser/DE2-DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157800149
git clone --depth 1 --no-tags https://github.com/CaranthirLjh/SJTU2018_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157885119
git clone --depth 1 --no-tags https://github.com/joselcuevam/de2-115-setup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157915997
git clone --depth 1 --no-tags https://github.com/Ting0325/qr_encode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158641605
git clone --depth 1 --no-tags https://github.com/MichelMM/FSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159447167
git clone --depth 1 --no-tags https://github.com/myosotix/Tang_E203_Mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159647009
git clone --depth 1 --no-tags https://github.com/amitbiranuniprojects/cat_recognizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158579193
git clone --depth 1 --no-tags https://github.com/ren-zhang/bf-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158483714
git clone --depth 1 --no-tags https://github.com/rahul-dhrub/Dancing-Seven-Segment-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159699841
git clone --depth 1 --no-tags https://github.com/simplypie/MIPS_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159731233
git clone --depth 1 --no-tags https://github.com/MaximUltimatum/DSDFINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159730295
git clone --depth 1 --no-tags https://github.com/QiyaoWei/Neural-Net---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159747605
git clone --depth 1 --no-tags https://github.com/liangc40/CSC258Project-SnakeGameVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159253114
