#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jul 03 22:17:46 2023
# Process ID: 20488
# Current directory: C:/Users/86158/Desktop/minisys/minisys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent844 C:\Users\86158\Desktop\minisys\minisys\minisys.xpr
# Log file: C:/Users/86158/Desktop/minisys/minisys/vivado.log
# Journal file: C:/Users/86158/Desktop/minisys/minisys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86158/Desktop/minisys/minisys/minisys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'minisys_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/prgrom.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/prgmip32.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/ram.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj minisys_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in1_cpuclk, assumed default net type wire [C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out1_cpuclk, assumed default net type wire [C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sim_1/imports/sim/minisys_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj minisys_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/86158/Desktop/minisys/minisys/minisys.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/ram/sim/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/prgrom/sim/prgrom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prgrom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 3037e1aacdf4404e8311c9baac2b3b16 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot minisys_sim_behav xil_defaultlib.minisys_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port ledaddr [C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/minisys.v:168]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port ledwdata [C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/minisys.v:169]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture prgrom_arch of entity xil_defaultlib.prgrom [prgrom_default]
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.Idecode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.Executs32
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture ram_arch of entity xil_defaultlib.ram [ram_default]
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.memorio
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.minisys_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot minisys_sim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/xsim.dir/minisys_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 03 22:20:25 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 851.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "minisys_sim_behav -key {Behavioral:sim_1:Functional:minisys_sim} -tclbatch {minisys_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source minisys_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Block Memory Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
Time: 0 ps  Iteration: 2  Process: /minisys_sim/u/memory/ram/U0/native_mem_module/mem_module/line__3418  File: C:/Users/86158/Desktop/minisys/minisys/minisys.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'minisys_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 866.969 ; gain = 15.301
run 10 s
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance minisys_sim.u.cpuclk.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 866.969 ; gain = 0.000
run 10 ps
run 10 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'minisys_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/prgrom.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/prgmip32.coe'
INFO: [USF-XSim-25] Exported 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/ram.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav'
"xvlog -m64 --relax -prj minisys_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in1_cpuclk, assumed default net type wire [C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v:77]
INFO: [VRFC 10-2458] undeclared symbol clk_out1_cpuclk, assumed default net type wire [C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sim_1/imports/sim/minisys_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj minisys_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/86158/Desktop/minisys/minisys/minisys.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/ram/sim/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/ip/prgrom/sim/prgrom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prgrom
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 3037e1aacdf4404e8311c9baac2b3b16 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot minisys_sim_behav xil_defaultlib.minisys_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port ledaddr [C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sources_1/imports/minisys2.0/minisys.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture prgrom_arch of entity xil_defaultlib.prgrom [prgrom_default]
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.Idecode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.Executs32
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture ram_arch of entity xil_defaultlib.ram [ram_default]
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.memorio
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.minisys_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot minisys_sim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav/xsim.dir/minisys_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 03 22:24:11 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 866.969 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86158/Desktop/minisys/minisys/minisys.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "minisys_sim_behav -key {Behavioral:sim_1:Functional:minisys_sim} -tclbatch {minisys_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source minisys_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Block Memory Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior.
Time: 0 ps  Iteration: 2  Process: /minisys_sim/u/memory/ram/U0/native_mem_module/mem_module/line__3418  File: C:/Users/86158/Desktop/minisys/minisys/minisys.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'minisys_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 866.969 ; gain = 0.000
run 10 ps
run 10 ps
run 10 ps
run 10 ps
step
Stopped at time : 1010 ns : File "C:/Users/86158/Desktop/minisys/minisys/minisys.srcs/sim_1/imports/sim/minisys_sim.v" Line 37
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance minisys_sim.u.cpuclk.inst.plle2_adv_inst are not same.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 866.969 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
