Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ca3b6f4fdfe9437b86feb5b6aaa9d78b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_Processor_behav xil_defaultlib.tb_RISC_V_Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Adder_3.v" Line 1. Module Adder_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Control_Unit_3.v" Line 1. Module Control_Unit_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Branch_Unit_3.v" Line 1. Module Branch_Unit_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Adder_3.v" Line 1. Module Adder_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/ALU_Control_3.v" Line 1. Module ALU_Control_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/ALU_64_bit_3.v" Line 1. Module ALU_64_bit_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Data_Memory_3.v" Line 1. Module Data_Memory_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Adder_3.v" Line 1. Module Adder_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Control_Unit_3.v" Line 1. Module Control_Unit_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Branch_Unit_3.v" Line 1. Module Branch_Unit_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Adder_3.v" Line 1. Module Adder_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/ALU_Control_3.v" Line 1. Module ALU_Control_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/ALU_64_bit_3.v" Line 1. Module ALU_64_bit_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Data_Memory_3.v" Line 1. Module Data_Memory_3 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder_3
Compiling module xil_defaultlib.Multiplexer2to1_3
Compiling module xil_defaultlib.Program_Counter_3
Compiling module xil_defaultlib.Instruction_Memory_3
Compiling module xil_defaultlib.IF_ID_3
Compiling module xil_defaultlib.Instruction_Parser_3
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.Immediate_Generator_3
Compiling module xil_defaultlib.Control_Unit_3
Compiling module xil_defaultlib.Register_File_3
Compiling module xil_defaultlib.Branch_Unit_3
Compiling module xil_defaultlib.ID_EX_3
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.Multiplexer3to1_3
Compiling module xil_defaultlib.ALU_Control_3
Compiling module xil_defaultlib.ALU_64_bit_3
Compiling module xil_defaultlib.EX_MEM_3
Compiling module xil_defaultlib.Data_Memory_3
Compiling module xil_defaultlib.MEM_WB_3
Compiling module xil_defaultlib.RISC_V_Processor_3
Compiling module xil_defaultlib.tb_RISC_V_Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_Processor_behav
