.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 7.4.0-1ubuntu1~18.04.1 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000000000011000
000100000000000000
000000000000000000
000000000000000000
000000110000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 0
000001111000000010
001000000001100000
000000111000000000
100000001000000001
000000000000111101
000000000001010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000100000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000011110000000010
000100110000000001
000010000000000000
000001010000001001
000000000011000001
000000000001010000
001100000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000010
000000000011010000
000010000000000000
000011010000000001
000000000000000001
000000000000000000
.io_tile 31 0
000011110000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000111000011100001000000000000001000000000
000000000000001001000100000000000000000000000000001000
000000000000000111100000000000000000000000001000000000
000000001110000000100010010000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000011000000010000000001000000001000000000
000000000000000000100011100000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 3 1
000000000000000111100000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000000000
001000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000000101100110100000000001000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001101000000000000000000
.logic_tile 4 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000010000000010000000000010000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000001001111010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000001000000000000000000100000000
000000000000000000000010001101000000000010000000000000
111100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.ramb_tile 8 1
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000000001111100000000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
010100000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000011100000001001111010101000010100000000
000000000000000000100000000001001001111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000110100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000001010000000000000001101000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000010100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 16 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 19 1
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
.logic_tile 23 1
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000110000000010
000000001001100000
000000000000000000
000000000000000001
000000000000100001
000000000001010001
001000000000000000
000000000000000000
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000001000000000000000000001000000001000000000
000001000000001111000000000000001110000000000000010000
000000000000000111000000010000000000000000001000000000
000000000000000111000011100000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000011010000001000000000000000000000
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001100000000000000000000
000000000000000011000011000000000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000010000000000001000000000000000000000
.logic_tile 3 2
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000001000000000000000001000000001000000000
000010100000000000100000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000010000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000010000000000000001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000000101000010100000001110000000000000000000
000000000000000000000011000000000000000000001000000000
000000000000000111000100000000001100000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001000000000000000000000
.logic_tile 4 2
000000000000000000000000000000001100000011110001000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000001000000000000000000011100000011110000000010
000100000000000000000000000000000000000011110000000000
000000000000000111000000000000001010000011110000000000
000000000000000000100000000000000000000011110001000000
000000000000001111000000010000000000000000000000000000
000000000000001011000010110000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000001
000000000000000000000000000000011100000011110000100000
000000000000000000000000000000010000000011110000000000
.logic_tile 5 2
000000000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000010000000000010000000011110001000001
.logic_tile 6 2
000000000000000000000000010000011100110000000001000000
000000000000000001000010000000011001110000000001000000
000001001010000111000011000001101110100000000000000001
000000100000001101000000000000011011100000000001100000
000000000000000001000000010011111000000000000000000000
000000000000001001000010000001011010000010000000000000
000000000000001001100011000000011011000000110001000100
000000001110000001000010000000011010000000110000000000
000000000000000000000011101101101011000001000000000000
000000000000000000000100001111101110000000000000000100
000000100000000111000110001101011010000010000000000000
000000000000000000000000000011011010000000000000000000
000000000000000000000011100001101101100000000000000000
000000000000000000000100000000011010100000000011000001
000010000000000111000110000000011000000000110000000000
000001000000000000000000000000001101000000110000000000
.logic_tile 7 2
000000000000000111000000000011101111000110100000000000
000000001000000011000011100000011111000110100000000000
111000100001001011100110001001001011000001000010000000
000001000000001111100011001101011000000000000000000000
010100000000001011100111010001011010000001000001000000
010000000001010001100111100000011010000001000000000001
000000001010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000100000001000000000000101001011101001110100000000
000000000000000001000000000000101100101001110000000000
000010000001011011100000010000000000000000000000000000
000001000000100001000010000000000000000000000000000000
000000100001000000010000010000001011000000110100000000
000000000000000000000010000000001101000000110010000000
010000000000000000000111000001101101101001110100000000
010000000000000000000000000000101001101001110000000000
.ramt_tile 8 2
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000001000100000000000010000011010000000110000100000
000000000000011011000011010000001000000000110000000000
111001000000000000000000010111011111000000010000000000
000000100000001011000010110000111101000000010001000000
010001000000000001100110011011011110101001010000000000
010000000000001011000010001001111010000000100000000000
000000000000000000000111000011101100011011100000000000
000000000000001001000110110000111100011011100000000000
000000000000000101100010011101011011000000010000000000
000000000000000000000111111101001001010110100000000000
000010000000001000000010110111011111000000010010100000
000001000000000001000010000000111111000000010000000000
000000000000000001000111000101101010010110100110000000
000000001010000000000000000111111011101001000000100100
010000000000000000000110010011101101110110100110100000
010000000000000000000010000000011111110110100000000000
.logic_tile 10 2
001000000000101011000000010001101010010110000000000000
000000000100010101010011100001111010101111010000100000
111000000001000011100010111111111010000000000000000000
000001000110000000100110101001111101000010000000000000
000001001111001011000110000011111111010111100000000000
000010000000100101000010110101111100000010000000000001
000000000000101011100011000111011001000110000000000000
000000000001000001000010111111011001111111100000000000
000010100000000000010111100101111011010100000100000000
000101001110000000000100001111101101010000100000000000
000010000001010000000111110111001010010100100110000000
000000000000101001000110110001111010101001010000000000
000000000110000101100111010101111111010100000100000000
000000000000000000100111001111101100010000100001000000
010000000010101000000010110000001001000011000100000000
110000000001001111000110110000011000000011000000000010
.logic_tile 11 2
000000001011010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111101000100000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000000001000000000000000000101000100
010000000000000000000000001001000000000010000010100000
000000000000001011100000000000011001110000000110000000
000000000000000101100000000000011010110000000010100000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000100000000000000000000000011001000000110100000000
110100000000000000000000000000011010000000110000000010
.logic_tile 12 2
000010100000101000000110010000001010000011110000000000
000000000000010001000010000000000000000011110000000000
111000000001001111000011100011011011010110000000000001
000001001110001011000110010000111010010110000000000000
010000000100001001000000000000011001111100110010000000
010000000000000111100000000000001100111100110000000000
000000000000000011000111000111111000000011110000000000
000000000000001101000000000000010000111100000000000000
000001000000000000000000010011100000001111000000000001
000010101010000000000010100000101000110000110000000000
000000000000000000000110010000000000000000000000000000
000000001100001001000011100000000000000000000000000000
000000001010000011100000001001011111100000000100000000
000000000000000000000000000101101101111001010000000001
010000000000000001000000011101001111100000000100000000
010000001000001001100011101001001111111001010000000000
.logic_tile 13 2
000000000000000001100111101101011100100000010000000000
000000000000000011000111010001101010010100000000000000
000000100000001001100010010011001111000110100000000000
000001000110001011000110000000001001000110100000000000
000000000100010111000000001001111011000000000000000000
000000000000100011000011011001011011000110100000000000
000000000000011111100010010101101010000110100000000000
000000000000101011000111010000001010000110100000000000
000000000000001001000000011101001000100000010000000000
000000001110000001000011100111111010010100000000000010
001011000000000001000010101001001101100000010000000000
000011000010001101000010000101111101010100000000000000
000010100000000011000110001011011100000110100000000000
000001000000000000100000000011011000000000000000000000
000000000000000111100000001011101110101111110000000000
000000001010001101000000000111111000001001010000000010
.logic_tile 14 2
000000000000101111100011011011111010100000010000000000
000000000000010001100010000001111111010100000000000000
111000100000001011100010010001101110001001010000000000
000000101110000011100110000000101001001001010000000000
110000000000000111100111100011111010100000010000000000
010000000010000000100100000011111110010100000000000000
000000000000000001100110000101001010010100100000000000
000001000000000000000011010000011001010100100000000000
000000000000000001100000011011111001100000010010000000
000000000000000101000010110001101011010100000000000000
000000000000000000000110100001011010111111000000000000
000000000000000000000000000011111000101001000000000000
000000000110000001000010000001011111000110100000000000
000000000000000000000000000001001111000000000000000000
001000100000000101100111000111111011110100010100100000
000000000000001111010000000000001001110100010000000000
.logic_tile 15 2
000010100000000000000111000000001000111111000000000000
000011100000001001000010010000011100111111000000000001
111100100000000111100110000001001010000001000000000000
000100000010001011100011100000011110000001000000000010
011010100000000111100111001011011111000110100000000000
010001000000000000100011100001011011011111110000000000
000000000000000011100110100011011101110110100001000000
000000001000000000100000000000101110110110100000000000
000000001010001111100000010000011001000000110001000000
000000001110000101100010000000001001000000110000000000
000000000000001001000111101001101011000001000000100000
000000000100000101000110001011101100000000000001000000
000000000000101000000000001101011111111001010001000000
000000000000000101000000000001111101100000000000000000
010000000001000001100110100111111111000010000110100011
110000000000000001000010000000101001000010000010000000
.logic_tile 16 2
000000000000000111010111011001101101000010000000000000
000000000000000111000011111111101011000000000000000101
111100000000011001100010110001101111101110000000000000
000000000010101011000111110000011010101110000000100000
010000001010001101100000000000001001000011000000000000
010000000000001011000000000000011010000011000000000000
000000000000001001100011100011011000101000010000000000
000000000110000001000011100000111010101000010000000001
000000000000011011100110110111011010000010000010000000
000000000000100001000111100000111101000010000001000100
000000000000000000000000000001001100010100100000000000
000000000010000000000000000000001101010100100000000000
000000000000100000000111100001111010010110000000000010
000000000001000000000111110000011010010110000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 17 2
000000000000001111100000000001100000000000001000000000
000000000000000101100000000000101000000000000000001000
111000000001010000000010100011001001111100001000000000
000000000000000000000100000000101101111100000000000000
000000001000001111100000000011101001111100001000000000
000100000000001101100000000000001111111100000000000100
000000000000000000000000000011101000110110000000100000
000000000000000000000000000000101000000110110000000001
000000000110000001100111110000001010110000000000100001
000010100000000000000011000000001111110000000000000000
000000000000010101000010000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000100000000000000000111110111001100010111110000000000
000000000000000000000011000101100000010100000000000010
000000100001000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 18 2
000010000000000000000111111101111000101110000000000000
000000000000000000000111111101101101111111110010000000
111100000001010001100000010000001010110000000001000000
000000000000100000000010000000011001110000000000000000
000000000000000000000110100000011110000011000000000000
000000000000000000000100000000001001000011000000000000
000010001101001000000110110000001011110000000001000000
000001000000001011010010000000011010110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000001000000000000000000011001111111000100000000
000000000001010001000000000000011111111111001000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010001000000000
110000000000100000000000010000000000000000000000000000
010000000001011101000011110000000000000000000000000000
.logic_tile 19 2
100000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000101000010000011000011011001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000100001111000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000001010000000000000101000000000010000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000000
.logic_tile 20 2
000000000000000101100110101001101111010110000001000000
000010100000000000100011011111111011111111100000000000
000001000001100001000110100011011101011101000000000000
000010000001100001000011000000001010011101000000100000
001000000001010000000000000000011001111111000001000000
000000000000100000000000000000001000111111000000100000
110000000001001101100011011101101100010110000000000000
100000000000000001000010101011011000111111100000000000
010001000000001000000000011101101111010110000000000000
110010100000000011000011111111111001111111100000000000
000000000001001000000011100000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000001000000000000000000011001001110010110000001000000
000100000000000000000011111111111001111111100000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 2
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000110100001011010011101000000000000
010000000000000000000000000000111011011101000000000001
000000000000000000000000010000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000101010000000000001000000000000000000100000000
000000000000000000000011010001000000000010000000000000
000010100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
010010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
.logic_tile 22 2
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000010001000000000001011010000000010100000000
000000100000100000100000001011001100000000000000000000
001000000000000111100111110000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 23 2
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111010001100000000000000000001111011000000010100000000
000001000001000000000010011111101110000000000000000101
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
.logic_tile 24 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000010111011100110100010000000000
000000000000000000000011000000101001110100010010000010
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
.ramt_tile 25 2
000011100000100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000001000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000000000000000111000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000011100000000011111010011101000000000000
000000000000001011100000000000001010011101000000100000
010000000000000000000000000111011001011101000000000000
010000000000001011000000000000101000011101000010000000
000000000000000001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100001100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000011111001100110000000000
000000001110000000000000000000011000110011000000000000
110000000000000001100000000000000000000000000000000000
110000001100000000000010110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011001011111001010100000000
000000001110000000000000001101101110111111110000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
.logic_tile 31 2
000000000000000000000110000001100000000000001000000000
000000000000000000000011100000100000000000000000001000
111000000000000101100010100000000001000000001000000000
000000100000001101000100000000001000000000000000000000
010000000000000000000000001000001000001000011100000000
010000001100000000000000000001001101000100100000000000
000000000000000000000000000001101000101001010100000000
000000000000000000000000001111001001011110110000000100
000000000000000000000000010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
.logic_tile 32 2
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000000000000000000
000000000001100000
000000000000000000
000000000001100001
000000000000000000
000000000000000001
001000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000001001000000010000000000000000001000000000
000000000000001111100011100000001001000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000011000100000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001001000010010000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000100001000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 3 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000000000000000001000000001000000000
000010000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000101100000010000000001000000001000000000
000000000000100000000010100000001100000000000000000000
000000000000001101100110110000000000000000001000000000
000000000000000011000011000000001101000000000000000000
.logic_tile 4 3
000000000000000000000011100000011010000011110000000000
000000000000000000000000000000010000000011110001100000
000000000000000000000000000000011010000011110000000000
000000000000000000000011110000000000000011110001000000
000000000000000000000111100000001000000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000001111100000000000001100000011110010100000
000000000000001111100010000000010000000011110000000000
000000000000000000000000010000011010000011110000000000
000000000000000000000011000000000000000011110001000000
000010000001010000000000000000001010000011110000100000
000001000000100000000000000000010000000011110000000000
000100000000000000000000000000011110000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000011000000011110010000000
000000001100000000000010110000010000000011110000000000
.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 7 3
000010100000000011000111100000000000000000000000000000
000001000010000000100000000000000000000000000000000000
111000000101010000000000010000011110110000000010000000
000000000000000000000011110000001000110000000000000000
110000000000000111000110000000001010000011110000000000
010000001100000000100011110000010000000011110011000010
000000000110000001010000010000011000000000110000000001
000000000000000101000011110000011101000000110000000000
001000000000000000000011110001011011000110000000100000
000000001110000000000011111111111101000010100000000001
000000000001100011100000000111001010000001000000100000
000000101100011001100011110000001000000001000000000000
000000000000000111100011100001011101001001010001000000
000000000000000000000000001101001100010110100000000000
010001000000000111000000001000000000000000000100000000
110010100000000000000000000101000000000010000000000000
.ramb_tile 8 3
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 9 3
000000000000000000000000000101111101111110110000000000
000000000000000000000011010000011000111110110001000100
111000001010000011010010100101101101000110100000100000
010000001111011011100011010101111100000000000000000000
010000000000000011100110000000000000000000000000000000
010000000000000011000010110000000000000000000000000000
000000000000001001000010000000001111000000110000000000
000000000000000001110000000000001010000000110000000000
000000000000000111100000011001111000111110110000000000
000000000000010000100011111111101010101011010000000000
000000000000000001000010000101101011010111100000100100
000000000000001001100100001111001000111111110000000000
000000001010000101100010011011101010000010000000000000
000000000000000000000010101001011101101001010000000000
110011100000000000000110000101001110010110100110000000
010000100000000000000000000011111011100000000001100010
.logic_tile 10 3
000010100000000101000000010001001111000010000000000000
000000000000000001000011100000001011000010000000000000
111000000001001000000110101101011111000000000000000000
000000000000000001000000001001011111000010000000000100
010010101110001011100111000000011100110000000000000000
010011001100000001000110000000011011110000000001000000
000000000000000011100111010101011111000010000000000000
000000001000000000000010000000111101000010000000000100
000000000000100011100010100111001101010000100000000000
000000001011000000000100000001111110110010110000000000
000000100000001000000110000000011110111111000010000000
000001000000001011000100000000001011111111000000100001
000100000000011000000000000000001101000000110000000000
000000000000100101000010110000001011000000110000000000
110000000000000011100110011001111010010110100100100100
010000000000000000100010011101001010001001010000000000
.logic_tile 11 3
000000000000100000000011100000011100000000110000000000
000011100001010000000011000000001100000000110000100001
111000000000100000000010110011111011110100010110000000
000000001110000000000110110000011001110100010000000010
010001000000100000000010100000000000000000000000000000
010010101101010000000100000000000000000000000000000000
000000000000100011000111100000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000000000101000000111100111001100110100010100000100
000000000001010111000000000000111011110100010000100001
000000001010000001000000000011111010100010110110000000
000000000000001001000000000000001001100010110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000100000000000000011111001100010110110000000
000000000001010000000000000000011011100010110001000000
.logic_tile 12 3
000000000000000011100110000001100000000000001000000000
000000001100000101100010100000101000000000000000001000
111000000000000000000010100001101000111100001000000001
000000000000000000000010100000101000111100000000000000
010001000110100011100000000011101000111100001000000000
010000100100010000100000000000101010111100000000000000
000001000000000111100110000011101000000011110000000000
000000101000000000000000000000100000111100000000000000
000001000001110000010000011011111001111101110011100001
000000000001110000010010001011111001111111110000000001
000000000001011001000110010101101100000011110000000000
000000001010101011100010000000110000111100000000000000
000010000000000000000011101001011111100000000100000000
000001000001000000000100000011111111111001010000000000
010000000000001001100010001111101111100000000100000000
110000000000001011000010110111011100111001010000000000
.logic_tile 13 3
000000000000001000000010110111111010000000010000000000
000000000010000111000111110000101011000000010000000010
111000000000001011100110010101011000010010100001000000
000000000000000101100011110011011011000000000000000000
010010100000000001000010111101111111000110100000000000
010000001110000000000111100001111100000000000000000000
000000000000101001100010010101111111010110000000000000
000000000001010101000010000000011010010110000000000000
000000000000000101100011100011011000100000010000000000
000000001010000111000011110011111101010100000000000001
000000001010000000000000000111011000000000000000000000
000000000010001001000010011111011001000110100000000000
000000100000000001000110010011011001100000010000000000
000001000000000000100010000001111011010100000000000000
000000000000000000010110010011101111110100010110000010
000000000000010000000010100000111000110100010000000000
.logic_tile 14 3
000000000000101001000010100011111010010110100000000000
000011000000000001000010001011101111101001000000000000
111000000000101001100110000011101011100000000000000000
010001000000001011100111000000001001100000000000000000
010010100000000111100010100101101011100000000000000000
010000000000000000100011000000111011100000000000000000
000000000001000001100110010111101011100000000001000000
000000001110001011100110000000101001100000000000000000
000100000110000101100000010000001001000000110000000000
000100000000000000000010000000011000000000110000000000
000000000000001000000110000001011100100001010000100000
000000001000001111000011110000001100100001010000000000
000000000000100000000010101001011111111101110100000000
000000000000010000000100000101001001101000010000100100
000000000000001000000110001011101011101001110100000000
000000000000000001000000000001111101000000010000000000
.logic_tile 15 3
000010001010011101000110010000011110000000110000000000
000001100001011001000011110000011110000000110001000010
111000001000001000000011001101111100010100100000000000
000000000000000001000100001001111001101001010001000000
010000000111101101000111010101011000000001000000000000
010000001111001011000110000000011000000001000000000000
000010100000000011110010110000001111000000110000000001
000001000000000000000010010000001100000000110000000000
000011000000010011100000000000011010110000000000000010
000011000010100000100000000000011011110000000000000000
000000000010010111100000000001111010101001000001100000
000000000000000000100011100000011000101001000001000000
000000000001000111000000000101011100101001000001000000
000000000000100000000000000000101010101001000000000000
011000000000000000000000000000000000000000000100000000
110010000001000000000011100011000000000010000010000000
.logic_tile 16 3
000000000110001011000010101001001110010110110000000000
000100000000000001000010001001101010101011100000000000
111010000000000001100000011011111111010100100000000000
000000000000000101000010000001111111101001010000000000
110010000000010001100110010111011101111100110000000000
110001001100100000000010001011111011101000010000000000
000000000000000111100111000011111001000001000000000000
000000000000001101000011001011101010101011010000000000
000000000000001001100110101001001100001111110000000000
000000000000001101000011110001001001001001010000000000
000000000000001001100010000111011100100111010100000000
000000000000000001100111110000001110100111010000100001
000010100000101011100011000011101010111111110110000000
000001000000111101100010100001011100101011010000100000
010000000100000111000110110101011111101001110110000000
110000000000000000100010000000101011101001110000000011
.logic_tile 17 3
000000000000001000000000001001101101000000000000000000
000000000000000001000010001011101111000010000000000000
111010100000001001100110011001101110010111110001000000
000001001100000111000010001111000000010100000000000000
110000000000000001100011010011011111101000010000000000
010000000000000000000010000001111100010110100000000000
000000000000000001100110000000001011000011000000000000
000000001010000000000010100000011101000011000000000000
000000000000000111100011110101011011000110100000000000
000000000000001101100010010011111001000000000000000001
000000000000000101100010001101100000011111100000000000
000000000000001111000011111111101110010000100000000000
000000100000001011100110000001111110100000000000000000
000001000000001001000000001001001010000000000000000000
110000000001001111000011101101101111000000110100000000
110000000001111001100011100011011001010110110000000000
.logic_tile 18 3
000000000100010001100010010001111101000000010000000000
000000000010001011000010000011001001101001110000000000
111000000000000111000000010001111101010110000000000000
000000000000000011100010000000001100010110000000000000
010000100000001000000011000001011101000000010000000000
110001000000000001000000000011101010101001110000000000
000000000000000111000110010000000000000000000000000000
000000001110010011100010000000000000000000000000000000
000001001100000000000000000101111111010110000000100000
000010000001010111000000000000001110010110000000000000
000000100000001111000000000000011000000000110001100000
000001000000001001000000000000001110000000110000000000
000001000000000000000000000001011010110100010100000000
000000100110000111000000000000011001110100010011000000
000010100000001111000000000001011010110100010100000000
000001000000101001010000000000011010110100010001100101
.logic_tile 19 3
000000000000000000000000000001111101000000000000000000
000000000110000000000000001011101101010100100000000000
000000000000000000000011000000001010000000110000000000
000000000000000000000000000000011010000000110010000000
000000001100001000000111100000000000000000000000000000
000000001010000001000100000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000001111111000000001000000100001
000000000000000000000000000111111011000000000000000000
000000000000000011110000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
.logic_tile 20 3
000000000000000000000111100000000000000000000000000000
000010001010000000000100000000000000000000000000000000
111000000000000000000000000111011110000000010100000000
000000000000000000000000001001001100000000000000000000
110001000000000000000111100000000000000000000000000000
000110100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000111000000000011011100000001000100000000
000000000000000000100000001101001110000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 21 3
000001000000010000000110001001011000000010000000000000
000000000000000000000010000001111011000000000000000000
111000000000001001100110010000011001000011000011000000
000010000000000001000010000000011011000011000000100000
110001000000000000000110000000011001000011000000000110
010010100000000000000110010000001011000011000000000001
000000000001000000000110011011101001000001000100000000
000100001110100000000010100011111111000000000000000000
000000000000000000000000010000001110110000000100000000
000000000001010111000010010000011110110000000000000000
000000000000000011100000001011101100100000000100000000
000000100000001111100010011111101011000000000000000001
000010100000100111000000001111001011000001000100000000
000001000000000111000010110011011101000000000000000000
010010000000000000000000001011101110100000000100000000
100001000000000000000011111111101011000000000000000000
.logic_tile 22 3
000010000000000000000010100011111110111101010001000001
000000100000000000000011000101111001111001110000000000
111000000000001111100000000000011000000011000000000010
000010100000000001000000000000001001000011000001000110
110000000110000001000110100000011010000011000010000011
110000000000000000100000000000011011000011000000000000
000000100000000111100110011101111001000010000000000000
000011000001100000100010000011101011000000000000000000
000000000000000011000111001011001110000000010100000000
000000000000000000000010001011001110000000000000000000
000000000000000001100111100000011101110000000100000000
000000000010000000000010010000011000110000000000000000
000000000110000011100011101011001100000001000100000000
000000100110000001100100001011011101000000000000000000
010010101010010000000000000000011011110000000110000001
100001000000100000000011100000001000110000000000000011
.logic_tile 23 3
000000001000000111100000001001001101000000010100000000
000000000001000000100000000001001100000000000000000000
111000000010001111100000001101011100000001000100000010
000000000000001111000000000101001100000000000000000000
110000000000000111100000000001011101000000010100000000
010000000000000000110000000111011000000000000000000000
000010000000001000000000000001111100000001000100000100
000000101110001111000000000011001000000000000000000000
000000000010000011000000000001011011100000000101000000
000000000000000000000011100111001100000000000000000000
000000100001000000000010011011101010000001000100000000
000001000000001001000111011011101100000000000010000000
000000000000000011000000001111111000000001000100000000
000000001110000000010000000011101110000000000000100000
010000000000000000010000000011101011000000010100000000
100000000000000000000010010011101101000000000000100000
.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 3
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
.logic_tile 27 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000001101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 28 3
000000000000000000000000000000001011111111000010000000
000000000000000000000010010000011000111111000000000001
111100000000000000000000001000000000000000000100000010
000000000000000001000000000011000000000010000000000000
011000000000000000000000000000000000000000000100000000
010000000000000000000011010011000000000010000001000000
110000000001000000000000000000000000000000000100000010
100000000000000000000000000011000000000010000000000000
001000000000001101100000000000000000000000000100000000
000000000000000101000000001111000000000010000000000000
000000000001001101100000001000000000000000000100000000
000001000000000101000000001111000000000010000000000000
000000000000000000000110111000000000000000000100000000
000000000001010000000010100011000000000010000000000000
010000100000000000000000010000000000000000000100000000
100001000000000000000010101111000000000010000000000000
.logic_tile 29 3
000000001000000001100000000000000000000000000100000000
000000001010000000000010000111000000000010000000000000
111000000000000001110000010000000000000000000100000000
000000000001010000000010000101000000000010000000000000
010000000000001000000110000000000000000000000100000000
010000000000000001000000001101000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000010000001000000000001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000001010000000000010001001000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001001110000000000000000001000000000010000000000000
000000000110000111100000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000001000000000000000000100100000
100000000000000000000000000101000000000010000000000000
.logic_tile 30 3
000000000000000000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001101000000110000000000
000000000000000000000000000000011101000000110000000000
110000000000000000000000000000001111000000110001000000
100010100000000000000000000000011110000000110000000000
000000000000000000000011000000001001001111110000100010
000000000000000000000000000000011000001111110000000000
000000000000000000000000010001101111110110100000000000
000000000000000000000010100000011110110110100000000100
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000001111110000000000100000
000010000000000101000010100000011111110000000000000010
.logic_tile 31 3
000000000000001000000110000001111000000001000000000000
000000000000000001000010100000011101000001000000000000
111000000000000001100110010001101010000010000000000001
000000000000000000000010000000101001000010000000000000
010000000000000011000011001001101010000001000000000000
110000000000000000100110101101011110000000000000000000
000000000000001001100110010101101001000000010000000000
000000000000000001000010000011011001000000000000000000
000000000000000011000111010101101011010110000000000000
000010101100000000000011100000111010010110000000000000
000000000000000001100000000000011110000011000000000000
000000000000000000100000000000001101000011000000000000
000000000000000011000111000011111000000001000000000000
000000000000000000000000001111011001000000000000000000
010000001110000001100000000001011011101001110100000000
100000000000000000100000001001011010111111110000000000
.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000010000000000000000000001000000000
000000000000001011000011110000001000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000001010000001000000000000000000000000001000000000
000000000000000000100010010000001101000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001101000000000000001001000000000000000000
.logic_tile 3 4
000000000000001001000010000000000000000000001000000000
000000000000001111000100000000001011000000000000010000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000011000000000001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000010000000000000000001000000000
000000000000000000100011010000001001000000000000000000
000000000000000000010000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 4 4
000000000000001011100000000011000000000000001000000000
000000000000000111100011100000000000000000000000001000
000000000000001000000000010001000001000000001000000000
000000001000000011000011100000101111000000000000000000
000000000000000000000000000001001001111100001000000000
000000000110000000000010010000001101111100000000000000
000000000000000000000000000001001001111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000000011100000000101001001111100001000000000
000001000000010000100000000000101101111100000000000100
000000000000000000000000010001101001111100001000000010
000000000000000000000010110000001111111100000000000000
000000100110000000000000010111001001111100001000000000
000001000000000000000011100000101101111100000000000000
000000000000000000000000010001101001111100001000000000
000000000000000000000010110000101111111100000000000000
.logic_tile 5 4
000000000000000000000000000011111010000011110000100000
000000000110000000000000000000110000111100000000000000
000010000000000000000000000101101010000011110000000010
000000000100000000000000000000010000111100000000000000
000100000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 6 4
000000000000000000000000000000001010111111000000000000
000000000000000111000000000000001000111111000000000010
111100000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
010001000000001000000110000000011011000000110000100000
110000100000000011000010110000011010000000110001000000
000001000000100001100000000111011100010100100000000000
000000100000010000000010000000011010010100100000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011111101000000000010000000000000
000000001110000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000001100000111100000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
.logic_tile 7 4
000000000000001111110011010001001010001001010001000000
000000000000001111100011100000001000001001010000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101001000011100000000000000000000000000000
000101000000100000000000000000000000000000000000000000
000100101110110000000000000000000000000000000000000000
000000000000000000000000000001001010010010100000100000
000000001110000000000000000000111001010010100000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000100001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000000000000110011001101111000000000000000000
000000000000001001000011100001001010000110100000000000
111000000000010101000111110101001101111110110000000000
000000000000000011100110000000001010111110110001000000
110000000010001111100111100101111000100000000000000000
110000000000000001100100000000011000100000000000000000
000000000000001001100110000101001000000000010010000000
000000000000000011000000000000011101000000010000000110
000000000000100000000010000101101100000000010010000000
000000000001011001000100000000011010000000010001000010
000000000000000111000000000000001010110000000000100000
000000000100000000100000000000011001110000000000000010
000000001110000101100010010111101110000110100000000000
000000000000001001000111110000011110000110100000000000
000000000000001000000000000001111011110110100110000000
000000000000000101000000000101111100111111110000000001
.logic_tile 10 4
000000001110001001100010101111011101010110100000000000
000000000000010001000111100001111101101000010000000000
111000000000101111100011010000001100000000110000000010
000000000001000001100110000000001011000000110000000010
110000000000000011100010110001011000000000000001000000
110000101110000000100010100001101010000110100000000000
000000001100001101100111001011011111000000000000000000
000000000000000101000011011001101010000110100000000000
000000000000001001000110000000001100000000110000100000
000000000000000011100010010000001011000000110000000000
000000000110001001000111101101111100000110100010000000
000000000000101011110110000011001000001111110000000000
000000000000000111000011111111111010011111100000000000
000000000000010000100010111101111110101011110000000000
000100000000000011100000000001101000110110100100100000
000100000001000000000011111011111000111111110001000000
.logic_tile 11 4
000000100000001101100111000001111111001001010000000000
000001000000000001000010000000011010001001010000000000
111000000000001101000011001101111100000110100000000000
000000000000100111100011010111001000001111110000000000
010100000000000001100011101101011011011111100000000000
010100001010000001000010110001011101101011110000000000
000000000001101011100111001011001010110110100101000000
000000001110000011000111001001111000111111110000000000
000010001010000000000111010101011011110110100110000000
000001000000001101000110000101101001111111110000000000
000000000000000001000111101011011010110110100100000000
000000000000000001110010011011001111111111110001000001
000000000000000000000000011011001001110110100100000000
000000000000000000000011111101111110111111110000000010
000100000000011001000000000001011001110110100110000000
000100000000100001000011110000011100110110100000000000
.logic_tile 12 4
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000010000000000000000000000000000000000
000100100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 4
000010000000001001100110000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000100000000010001100000000111001101010111110000000000
000000000001110000000011010101101000111001110000000000
000000000000000000000110010111101101100000010000000000
000000000000001001000010000001101110010100000000000000
000000000000000111100000000000011010000011000011000000
000000000000000000000011110000001010000011000000000011
001000000000000111100000000101011010000110100000000000
000000000000000001000000000000111011000110100000000000
000010000000001000000000010011101100001011100000000000
000001000010001001000011000000101100001011100000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
001010000000000101100000010011111000000000000000000000
000001000000000000000011000001011001000110100000000000
.logic_tile 14 4
000000000001001000000110000001101010100000010000000000
000000000000001001000010010001011011010100000000000001
111001000000001001000111010101111101000110100000000000
000010000000000101100011000000011001000110100000000000
110000000000000001100010010001101011100000010000000000
010000000000001111000111000001001111010100000000000010
000000001110001001000110110001011000000110100000000000
000001001100000001000010000000111100000110100000000000
000010100001100011100000001001111101100000010000000000
000001000001010111000010010111011101010100000000000000
000100000000000011100110111101011000101111110100100001
000100000000000000100010000011101001001001010000000000
000000001010000000000000011101111010111111000101000000
000000000001000000000010101101011100101001000001000000
000000000000000111000110001111101010101111110111100010
000000000000000000100000000011101111001001010000000000
.logic_tile 15 4
000000000010001001000000000001001100100000010000000000
000000000000000011000011010011011111010100000000000000
111000000000001111110110000001101000001001010010000000
000000000000000111100010100000111000001001010000000100
110000000000000001000110010111001011000110100000000000
010000100000000001100010110000011000000110100000000000
000001100000001001100110011001011101010111110000000000
000001100000000001000010000111011010111001110000000000
000000000000001000000111010001011111001011100000000000
000000001100001111000011010000011011001011100000000000
000000000000000001000000010101011111100000010000000000
000000000000000000100011010101011001010100000000000000
000000000000001000010111100011111000000000000000000000
000000000000000001000100001101001001000110100000000000
000000001000001000000111111101111011111111000110000010
000100000000010011000111011101011100101001000000100000
.logic_tile 16 4
000001001110001000000000000011011101000001010000000000
000000100000001011000000000101001010000110000000000000
000001000001000011000010100011011011000000010000000000
000000000000000000100000001011111010000000000000000000
000010000010100001100110001101101100111011110000000000
000000000000000000000000000111101011100000010000100000
000010100000001101000110001011101101001011100000000000
000001001000010001000110010001001100101001010000000000
000000000000001011100110011001100000011111100000000000
000000000000001001000110100011101000010000100000000000
000000100000001001100000000101101110000011110000000000
000001000000000011010000000000000000111100000000000000
000000001100010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
.logic_tile 17 4
000000000000000000000110000101000000000000001000000000
000000000000000000000000000000101010000000000000001000
111010101110101001100110000111101001111100001000000000
000001000001000001000011010000001101111100000000000000
110000000000100011100110010111101000110110000000000000
010000000001000000100011000000101111000110110000000000
000000000000000000000111100111011010000001000000000000
000000000110000000010111010000111101000001000000000000
001000000001010011100011110111011111001001010000000000
000000000000110000100111110000001001001001010000000000
000000100000001000000010010111111101001001010000000000
000000000010001111000111100000111011001001010000000000
000001000000001011100111001011001001101111010100100000
000000000000000101100100000011011000010110000001000100
000001000000001001100110111111001011101111010101000000
000010000000001011100010011001011000010110000000100001
.logic_tile 18 4
000000000001101000000000010001101100010110100000000000
000000000000001111000010001001101100101001000000000000
000010000100000001100010110000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000001000000000000000000000101011010101001000000000000
000000000000001001000000000001001110000000000000000000
000001001001010000000011000000000000000000000000000000
000000001000101001000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
000010100000001111100000000000000000000000000000000000
000000100000000000000000000101111000101001000000000000
000001000000000000000000001111101100000000000000000000
000100000000000111000000000000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000000000000000000000000001001101110010110100000000000
000000000000000000000000000001101110101001000000000000
.logic_tile 19 4
000010101000001001000110010011111000111000100000000000
000000000000000011000010000000101011111000100000000110
111000100000001001100000000011111111111000100000100000
000000000001110111000011110000111000111000100000000000
110000000110000001000110011101001001111111010000000000
000010000000001101100011001001111101101001000000000000
000000100001011001000111100101001111001011100000000000
000101000000100001100000000000001111001011100000000000
001000000000001111100011100001001101100000010000000000
000000000000001111100011101011011011010100000000000000
000010001100000000000111010101001100001011100000000000
000001000000000000000011000000001100001011100000000000
001000000000000011100000000101011010101001110000000000
000000000000010000000010000001001001000000010000000010
001000001010001000000010100001111011000001000100000000
000000000000001011000110011111001110000000000000000000
.logic_tile 20 4
000000101010000000000000000011111011000010000000000000
000000000000000000000010010101101110000000000000000000
111000000000000001100110100101001100100000000000000000
000000000000000000000010110101101110000000000000000010
010000001000001101000110010011001110000010000000000000
010000000000001001000010000000011110000010000000000001
000000000000001000000010111101111001000010000000000000
000010000000001011000110001101111001000000000000000000
000000000000001011000000000011111001000010000010000010
000000000000001011110011010101101111000000000000000100
000010000000001000000111000111001101000000010100000000
000001000000001111000100000011011111000000000000000010
000000000000000111000000000000001011110000000100000000
000000000000001011100011010000011100110000000000000000
010010100000001111100110000111001101000000010100000000
100000000000001101100010000011011110000000000000000000
.logic_tile 21 4
000000000000000111010111000011011101110100010000000000
000000000000000011000111000000101001110100010000000100
000100000000101001100111010000001100000000110000000010
000000000001110001000010000000001100000000110001000000
000000000000001111000111010101011010000000010000000000
000000000110000101000010000000011000000000010000000000
000000000000000111000110100001101010101001000000000100
000000000100000000000010011011101111111111010000000100
000000000000000001000111100001101001000001000000000000
000000000000001001000000001001111011000000000000000000
000011100000000101100111100011011011001011100000000000
000001101110000000000000000000001101001011100000000000
000000000000001000000110110001011000110100010000000000
000000100000000101000011100000001111110100010000000000
000000000000000000010000000001101010100000000000100000
000000000000000000000000000111011011000000000000000000
.logic_tile 22 4
000000000010000101100111000101001111000000000000000000
000000000001011001000010011101111101000010000000000000
111010001100000000000000000001001110011101000000000000
000001000000000001000000000000111000011101000000000000
000110000000100000000010110011011111110100010000000000
000001000000010000000011010000101110110100010000000100
010000001000001101100010100011011110001011100000000000
110000000000000001000110010000011001001011100000000000
000010000000001111000111100011101100001011100000000000
000000000001011011100100000000001000001011100000000000
000000000000000101100000000001011011110100010000000000
000000000000000000100010000000111010110100010000000000
000001100110101001000110000101111011110100010000000000
000011101100000101110010010000101010110100010000000000
010000000000000001100010000001101110010110000110000000
100000000000000101000100000000001110010110000000000000
.logic_tile 23 4
000000001000000011100000011011001100000010000000000000
000000000001010000010011011001101011000000000000000000
111000000000110101000011100001111111000010000000000000
010000000000010101010110101101011111000000000000000000
000001000000000001100111001011011011000010000001000000
000000000000000101000010101001111010000000000000000000
000000000000001101000110110001101010000010000001000000
000001000110000001000111111101011010000000000000000000
000100000000000111100010001001101011001001000000000000
000100000000000000000000001101111100000010100000000000
000001000000001101100000001011101011100001010000000010
000011101010001111110011010101101100000110000000000000
000100000001010011000000000001011000111101110100000000
000000000000000000100000000000001110111101110001000000
000000100000010000000110010001001010111101110100000000
000000000000000000000010000000111010111101110010000000
.logic_tile 24 4
000010101000010000010000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
111000100000000000000000000000001000000011110001000100
000000001110000000000000000000010000000011110000000000
010010100000100000000010000000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000001011000000000010000000000010
010000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000010000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 26 4
000000001010000000000011100000001101000000110000000000
000000001101000000000000000000001011000000110000000100
000000000000000000000000000000000000000000000000000000
000010100010000000000011110000000000000000000000000000
000000000000000000000000000001001101000111010001000000
000000000001010001000000000000111001000111010000000000
000000100000000000000010010000000000000000000000000000
000000001010100000000010110000000000000000000000000000
000001100000000111100011100000001010000011110001100000
000010000000000000100000000000000000000011110000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000111010000000000000000000000000000
000000000000000000000000000011111011101001110010000000
000000000000000000010000000000111101101001110000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 27 4
000000000000001011100000000101100000000000001000000000
000000000000101111100000000000001100000000000000000000
000000000000001000010010000001001000001100111000000100
000000001000100111000111100000001010110011000000000000
000001000001001000000010000011101001001100111000000001
000000000000100011010000000000001010110011000000000000
000000100010001011100000000001101000001100111000000000
000001000000001111000000000000001000110011000000000000
000001000000000011100000010011001001001100111000000000
000010000110001001000011110000001001110011000000000000
001000000010000111000010000011101001001100111000000000
000000000000000000000010010000101001110011000000000000
000010100000100000000000000111101000001100111000000000
000001000001010000000000000000001011110011000000000000
000000000000101000000000000011001001001100111000000000
000000000001000111000000000000101101110011000000000000
.logic_tile 28 4
000000001000000000000000000000011011000000110000000010
000000000000000000000000000000001101000000110000000000
000000000000000000000000000000001100000011110000000010
000000000000100000010000000000000000000011110000000010
000000100000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000011011000000110000000000
000000001110000000000011010000011111000000110000000100
000000000000000000000000000000011011000000110000000000
000000000000000000000000000000011101000000110000000100
000000000000000000000000000000011011000000110000000010
000001000000000000000011010000001111000000110000000000
.logic_tile 29 4
000010100000000000000111000000001001001100110000000010
000000000000000000000000000000011011110011000000000000
000010000000010000000000000000011100000011110010000000
000000000001010000000000000000000000000011110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000011000000011100000011110001000000
000000100000000000000100000000010000000011110000000000
000000000000000111000111100000001100000011110000100000
000000000000000000000000000000010000000011110000000010
000000100000000000000000000000001010000011110000100000
000000000000000001000011110000000000000011110000000000
000001000000000000000000000000001100000011110001000000
000010100000000000000000000000000000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 4
000000000001011101100110100101000001000000001000000000
000000000000110111000000000000101000000000000000001000
000010100000011101100000000001000000000000001000000000
000000000000001111000011010000001010000000000000000000
000000000000000011100000000011100000000000001000000000
000000001010000011100011110000101010000000000000000000
000010100110000011100111000101100000000000001000000000
000000000000001001100000000000101001000000000000000000
000000000000100111000000000101100001000000001000000000
000000001110010000100010010000001001000000000000000000
000000000000000000000010000011000001000000001000000000
000000000010100000000100000000101000000000000000000000
000000000000000000000011100011000001000000001000000000
000000000000000000000100000000001010000000000000000000
000101000000000000000000000111000000000000001000000000
000100100010000000000000000000101000000000000000000000
.logic_tile 31 4
000000000000000000000011000011000000000000001000000000
000000000000000011000000000000000000000000000000001000
000000000000100000000000000000000000000000001000000000
000000000001001011000000000000001001000000000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000100011010000001000110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000011010000001011110011000000000100
000001000000000111100000000000001000001100111000000010
000010000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111001000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000010000001000001100111000000010
000100000000000000000011110000001000110011000000000000
000000000000000000000000000000001000001100111000000010
000000000110000000000000000000001111110011000000000000
.logic_tile 32 4
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000000000001100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000110000
000000001110010000000010000000011110000011110000000100
000000000000100000000100000000010000000011110000000010
000000000000000000000000000000011000000011110000000100
000000000000000000000000000000010000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 3 5
000000000000000000000010000000001000111100000000000000
000000000000000000000100000000000000111100000010010000
000000000000000000000011100000000000000000000000000000
000000000000001001000111110000000000000000000000000000
000000000000000000000000000000011000000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000110000000001100000011110000100000
000000000000000011000100000000010000000011110000000000
000000000000000000000000010000001000000011110000000010
000000000000000000000011000000010000000011110000000000
000000000000000000000000000000011000000011110000000000
000000001100000000000000000000000000000011110000100010
000000000000000000000000000000011010000011110000000010
000000000000000000000000000000000000000011110000000000
000000000000000000000000000001111010000011110010000100
000000000000000000000000000000110000111100000000000000
.logic_tile 4 5
000000000000000011100000000011001001111100001000000000
000000001000100000100000000000001110111100000000010010
000000000000000000000000010101101001111100001000000000
000000000000000000000011000000001100111100000000000010
000000000000000000010000000001001001111100001000000000
000000000000000000000000000000001110111100000000000010
000000000000000111100000000001101001111100001000000000
000000000100000000100000000000101100111100000000000000
000100001110000111000011000011101001111100001000000100
000100001110100000000000000000101110111100000000000000
000000000000000101100010000111001001111100001000000000
000000000000001001110100000000101100111100000000000000
000010100000000000000010000011001001111100001000000000
000000000000000000000100000000101110111100000000000000
000100000000000101100000000011101001111100001000000000
000100000000000000100000000000001100111100000000000000
.logic_tile 5 5
000000000000000000000000000011101110000011110000000000
000000000000000000000000000000010000111100000010000010
000000000000000000000110100111101010000011110000000010
000000000000000000000000000000000000111100000000000010
000000000000000011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010101100000000111001010000011110000000000
000000000000000000000000000000010000111100000000000001
000000000000000000000000000111011000000011110000000010
000000000000000000000000000000010000111100000000000000
000010100000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000101000000000001000011110000000000000000000000000000
000000100000000111110010010000000000000000000000000000
000000000001000001010000000111011010000011110000000100
000000000000000000000000000000100000111100000000000000
.logic_tile 6 5
000000000000000000000000000000000000000000000000000000
000000000000000000010011000000000000000000000000000000
111000000000100000000000000001101110010010100001000000
000000000000110111000000000000001010010010100000000000
010000001000000000000000000000000000000000000100000100
010000000000000101000000000111000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
111100000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 7 5
000100001110000111000000000101101011000000010000000000
000100000000000011000011110000011001000000010000000000
000000000000001000000010010101101001000001000000000000
000000000000000001000110000001111110000000000000000000
000000000000000001100000010101101010000000010000000000
000000000000000000000010110000011010000000010000100000
000000000001001111100010010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000001000000000000111011100000010000000000000
000000001010001101000000000011111000000000000000000000
000101000110100000000111100000000000000000000000000000
000000100001000000000000000000000000000000000000000000
001000000000000000010000010111111000000010000000000000
000010000000000000010011110000011001000010000000000000
000000000000000000000000000101111001100000000000000000
000000000000000001000000000001001011000000000000000000
.ramb_tile 8 5
000000000000000111000000000000000000000000
000000010000001001100000000101000000000000
111010100000010011100110100000000000000000
000000001110100000100100000001000000000000
000000000000001011000011000000000000000000
000000001100001011000000000111000000000000
000000000110000101100000001000000000000000
000000000110000000100000001001000000000000
000000000001010000000000000111100000000000
000000000000100000000000001101000000000000
000000100000101001000000000000000001000000
000000001101010011000000000101001100000000
000000000000000111000000011000000000000000
000000001010000000100011000101001000000000
110010100000000000000000000000000001000000
010001000000000001000000001111001000000000
.logic_tile 9 5
000000000000000001110110000101011100110110100000000000
000000000000000000000010010000101101110110100000000001
111100000000000111000000000000011000000011110000000100
010100000010001001000011010000000000000011110000000000
011010100100000101000000010000011011000011000000000000
010001000000000000000010000000001100000011000000000010
000000100000010000000000000001101010000000010000000000
000000000000101001000000000000101100000000010000000000
000000000000000111000000000001001110000110100000000000
000000000000000000100010000000111101000110100000000001
000000100000000001000111100000001111000000110000100000
000001000001010001000100000000011101000000110000000000
000000000000000000000010000000011000000011110000000000
000000000000000000010011010000000000000011110001000000
110000000000000000010000000000000000000000000110000100
010001000000000000010000000001000000000010000000100000
.logic_tile 10 5
000000000000000111000110110101001111000000010000000000
000000001010001111000110001001101010010110100000000000
111000000000000101100000010011011110011111100000000000
000000001010000000000011011011011111101011110000000000
110000000110000001100110010101101001000000000000000000
010000000000001111000011010111111100000110100000000000
000000000000000011100010010000011101000000110000000001
000000001000000001100011010000011000000000110000000000
000000000000000001100110011011011010000010000000000000
000100001000000111100111001001001000101001010000000000
000100000000001001100000011111011010010000000000000000
000000000001001001000011011101011010101001010000000000
000000000000000001100000000011111111001001010000000000
000100000000001011100010100000001100001001010000000000
000000000100010000000110011101001010111111100100000000
000000000000001111000010001111011000111111110011000000
.logic_tile 11 5
000000000000000111000111100000000000000000000000000000
000000001100000000000111100000000000000000000000000000
111000100000101000000000001001101100001001010000100000
000001000001010101000011010111001000000000000000000000
011110100000000111100110001101101100000000000000000000
010001000000000001100000000001111100000110100000000000
000000001100001111100000001001111010000000000000000000
000000000000000101100011010101101110000110100000000000
000000001010000001100111000011101011011111100000000000
000001001110000111100000000111001101101011110000000000
000000000000000001000000000101001010001001010000000000
000000000000000000100010010000101100001001010000000000
001001000000000001010000000000000000000000000000000000
000010000000000111100000000000000000000000000000000000
000000000000001000000000000000000000000000000100000010
000000000000000001000000001001000000000010000000000000
.logic_tile 12 5
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 13 5
000000000001010000000000000101111001110100010101000000
000000000000000000000011101001001101110000110000000000
111100000001000111100000010000000000000000000000000000
000000101010001001100011100000000000000000000000000000
110000000000100000000000000101111101110100010101000000
010000000000001111000011101001001110110000110000100000
000000000000100011000000000001111000110100010101000000
000000000000011001000000001101011100110000110000000000
000000000000100101100000000101111111110100010101100000
000000000001010000000010011001001100110000110000000000
000000000000001011100110110001111111110100010100100000
000000000000000101100010101101011101110000110000000000
000010100000000000000110110101101010110100010100100000
000001000000000000000010101001001111110000110000000000
000000100000000101100011100001111010110100010110100000
000010100000001111000000001101001111110000110000100000
.logic_tile 14 5
000000000000000111100000000111000000000000001000000000
000000000000000000100011100000101010000000000000000000
000000000000000001000000000000001000001100111000000000
000000001100000000100000000000001000110011000000000000
000000000000000001000000000000001001001100111000000000
000000000000000000100000000000001101110011000000000000
001000000000100000000000000000001001001100111000000000
000000000110111001000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000000001001001100111000000000
000000100001010000000011000000001010110011000000000000
000000000000000000000111000000001000001100111000000000
000100000000000000000011100000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000100000000011100000001000110011000000000000
.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001010000000010000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 16 5
000001000000000000000000000000000000000000000100000000
000010000000000000000011100101000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000010000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100001010000000000000000000000000000000000000000
001001001100100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000001110000000000111110000000000000000000000000000
000010000001010000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000111111001101101000001000100000000
000000000000100000000011101001111101000000000001000100
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101111101000001000100000010
000000000000000000000000001011111011000000000010000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 18 5
000000000000000000000000000101001101111000100000000000
000000000000000000000011100000101111111000100000000010
000000000110000011100000010001101100001011100000000000
000000000000000111100011100000011010001011100000000000
000000000000000000000000010101011011111000100000000000
000000000000000001000011110000101010111000100000000000
000000000000001001100011100001111010111000100001000000
000000000000000001000000000000101100111000100000000000
000000000000001001100010000001111100001011100000000000
000000000000000111000010000000011001001011100000000000
000011100001000000000010000001111100001011100000000000
000000000000000000000011010000011101001011100000000000
000000000100000000010000000101011011110100010000000000
000100000000000000000000000000101011110100010000000000
000000000000000000000110000001101101001011100000000000
000000000000001001000000000000001110001011100000000000
.logic_tile 19 5
000000100000000011000110010111011010111000100000000000
000001100000000000110010000000011011111000100000000000
000000000000000001100000001011101001111101010000000000
000000000000000000000010111011011000111001110000000010
000000000000101101000110100111011010110100010000000000
000100000001010001000000000000011110110100010000000000
000000000000000000000110010111101010000010100000000000
000000001010000000000010100111101000000110000000000000
000100100000000101000111001111101011101011110000000000
000000000000000111100100001111001011101111010010000000
000100000000001000000011100011011000111000100000000000
000000000000001111000000000000011101111000100000000000
001000000001010101000111000001011100010010100000000000
000000000000000111100100000000111001010010100000000000
000000000000001000000011100011001110111000100000000000
000010100000001111000000000000011100111000100000000000
.logic_tile 20 5
000000001010110111000000000111111011010001110000000000
000000001100010000000010100000001101010001110010000000
111000000001000101100110100111101011010001110000000000
000001000000010000000000000000011000010001110000100000
110000000000000001100010101011111010000010100010000000
000010100000000000000110101101111010000110000000000000
000001000001000101000011110111101101111000100000000000
000000100000101101000110100000001001111000100000100010
000001000011001000000000000001011101101000010010000110
000010101011100001010011000000001010101000010000000000
000000100000010001100110100000000000000000000100000000
000001000000000000000110111111000000000010000000000100
000000000000100000000000010000001010110000000100000000
000000001001011011000010110000011101110000000000000000
001100000000001001000000000000001000110000000100000000
000100000000000111100000000000011110110000000000000100
.logic_tile 21 5
000000000000000000000111110111101001111101010001000000
000000000000101111000111111001011011111001110000000000
111000001010001001100000000001011100000000100000000000
000000000000000101000010011101001110101001010000000000
000001000110001011000011010011111101000001010000000000
000010001010000101100110001001101010010000100000000000
000000100000001111100111001001011000010000100000000000
000011101101010001010011111011101010000010100000000100
000001001001110001100111000011011010110110100000000000
000010100001111111000110000011111101110000110000000000
000100001110001111100111001011011000101000010000000000
000010000000101001000100000101011101010110000000000000
000000000111011111100000000000001100111111000100000000
000000000000100111000000000000001010111111000000100000
001000000000001000000000011101001111111111110100000010
000000000000001001000010100001101111111101110000100000
.logic_tile 22 5
000000000000100101000110010011111000110100010000000001
000000100100010000000011110000001011110100010000000000
000000000001000111100110000111011000110100010000000000
000000001010100000110010100000111000110100010000100000
000000000000000101000110010011101001110100010000000001
000000000000000000000010000000011001110100010000000000
000010100000001001100000000001001111110100010000000000
000000000000001011000000000000101001110100010000000000
000000000000001001100000010111101011011101000000000000
000000000110000111000010110000111010011101000010000100
000000000000000001000000000000001011000011000000000000
000000000000000000110010010000001100000011000000000000
000000001100000101100010000101101101000001000000000000
000000000000000000000100000000001101000001000000000000
000010100000010000000000000011001101001011100000000000
000000000000101001000010010000101110001011100000000000
.logic_tile 23 5
001000001110001000000011110001111111101001000000000000
000010000000000011000011000011111010010110100000000000
111000000100100000000111010111101001001011100000000000
010000000000000011000110000000111101001011100000000000
000001000010101011000111110111001110001011100000000000
000000000000000001000010000000101000001011100000000000
001000000001001101100000000111111001110100010010000000
000100000010000001000000000000011010110100010000000000
001000001110101011000000010001001010110100010000000000
000011100000010101100011100000111110110100010000000000
000000000000000000000011100011001010110100010010000000
000000000000000000000000000000111011110100010000000000
000000001010000001100000000001001100110100010000000000
000000000000001001000010000000101011110100010000000000
000000000000000011100010010001101010111111100101000000
000000000000010000100011010000001010111111100000000000
.logic_tile 24 5
000101000000000000000010010011101011101000010000000000
000000000000000000000010001001111010010110000000000000
000100000000001001100111100000000000000000000000000000
000100000000101111000100000000000000000000000000000000
000000000010000001000000000011001000110110100000000000
000000000000000000100010011111011101110000110000000000
000000100000000001000111110000000000000000000000000000
000001000010000000000110000000000000000000000000000000
000000000000010111100000010001011110000000010000100000
000000001100100000100011100101111101000000000000000000
000000100000000000000010000000011101001100110000000000
000000001000000000000010010000011001001100110000000100
000100000000000000000010001111001000110110100000000000
000100000001011001000000001101011101110000110000000000
000010000000000000010000001001101011000000000000100000
000001000000000000000011101101001000010110000000000000
.ramb_tile 25 5
000000000000000001000010010000000000000000
000010010000000000100011111111000000000000
111001100000000000000111101000000000000000
000011000000001011000111001011000000000000
001000100000011000000000000000000000000000
000101000000001101000000001001000000000000
000100000000100000000000010000000000000000
000101001101000000000011100101000000000000
000000000000000000000000001001000000000000
000000000000000000000000000001100000000010
000000100000000000000111101000000001000000
000001000000001111000010001001001110000000
000000000000000000000111101000000001000000
000000000000000000000100001001001101000000
111001000000000000000000000000000001000000
010000100000000001000000000001001011000000
.logic_tile 26 5
000010100000000001100111100000000000000000000000000000
000001000000001111000011100000000000000000000000000000
000010000000000000000110100011111000100000000001000010
010000000000101011000111100000001100100000000000000000
000000000000001001100110000000001000000000110010000000
000000000000001011000100000000011001000000110000000000
000000100001000000000111100111001101100000010001000000
000000001000000000000011010001001001010100000000000000
000000100001001011100000000111111011100000010000000000
000000000000000111000000000101011011010100000000000001
000000000001011111100000000111001010100000010000100000
000000000010001011100000000001011010010100000000000000
000000000000100001000000010111101110100000010000000000
000000000000010000000010100101011000010100000001000000
000000000001000001000000000001111111001011100000000000
000101000010000001000000000000101100001011100001000000
.logic_tile 27 5
000000000110001000000000000101101000001100111000000000
000000001110000011000011110000101110110011000000110000
000000000001011111000000000011101000001100111000000000
000001000000000011000000000000101101110011000000100000
000000000110000011100011100011001000001100111000000000
000000000001000001100000000000001011110011000000000000
000010000000000000000000000001001001001100111000000000
000001000110000000000010000000001100110011000000100000
000001000001010011000111000011101001001100111000000000
000011101101100000100100000000101000110011000000000000
000000000000000111000010010001001000001100111000000000
000101000010000000000110110000101010110011000000000000
000011101110100111100010000001101000001100111000000000
000011100001011111100100000000001010110011000000000000
000010100000000000000000000111001000001100111000000000
000001000110000000000000000000101110110011000000000000
.logic_tile 28 5
000011000000000111100000011001011111100000010001000000
000011100000000000100011011001011101010100000000000000
000010100000001000000111100000001000000011110001000000
000000000000001111000111000000010000000011110000000000
000001000001010111100000000000011000000011110001000000
000010000000100000100000000000010000000011110000000000
000001100001010000000000001101011111100000010000000000
000000000100000000000011001101011101010100000000000100
000000000000000000000000000000001110000011110000100000
000000000000000000000000000000000000000011110000000000
000000000001101101100110111101011111100000010000000001
000000000000100101010010101101001100010100000000000000
000000000000000000000000001001011111100000010000000000
000000001110001001000000001001001100010100000000100000
000001100001011001100110010000011000000011110001000000
000101000000001001100110010000000000000011110000000000
.logic_tile 29 5
000000000000000101010010100111100000000000001000000000
000000000000000000000011000000001110000000000000001000
000000000000110101000111000111101000001100111000100000
000001000110100101000110100000101101110011000000000000
000000000001011000000000000001101001001100111001000000
000000000000001011000000000000101000110011000000000000
000101000000000000000000000011101000001100111000000000
000100001110000000000000000000101001110011000001000000
000001000000000000000011100101001000001100111000000000
000000000110000000000011000000001001110011000000000000
000000000001000111000000000011001001001100111000000000
000000000000000000100010010000101000110011000000000000
000000000000000001100000000011101001001100111000000000
000000000000000000100000000000001001110011000000000000
000000100000000111000010000111101000001100111000000000
000000000000001001000100000000001000110011000000000000
.logic_tile 30 5
000000000000000111000111100111000001000000001000000000
000000000000001011000111100000001001000000000000010000
000001001100000000000000000011100000000000001000000000
000000100000001011000011000000101011000000000000000000
000000000000001000000011100111100001000000001000000000
000000000000001101000011000000001000000000000000000000
000010100000000000000000000111000000000000001000000000
000001000000000000000000000000101001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111000010010111100000000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000000000111100011100000000000001000000000
000000000000001111000100000000101001000000000000000000
000000000000001111100000000101000000000000001000000000
000000000000000111100000000000101000000000000000000000
.logic_tile 31 5
000000000001010000000110100000001000001100111000000001
000000000000100000000100000000001010110011000000010000
000000000000100011000000000000001001001100111000000000
000000000000000000000000000000001000110011000001000000
000000000000000011000011000000001001001100111010000000
000000000001010000100111100000001011110011000000000000
000001000000000000000011000000001001001100111000000010
000000100000000000000100000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000100
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111001000000
000000000000000000000000000000001111110011000000000000
000000000001010000000010000000001000001100111000000010
000000000000100000000011110000001011110011000000000000
.logic_tile 32 5
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110001000000
000000000000000000000000000000010000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000100000000000000000111100000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 6
000000000000000000000000000101100000000000001000000000
000000000000000000000011000000100000000000000000001000
000000000000000000000011100000000001000000001000000000
000000100000000000000000000000001001000000000000000000
001000000000000011000110100000000000000000001000000000
000001000000000000000100000000001011000000000000000000
000000000001011000000000010000000000000000001000000000
000000000000101101000010100000001100000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000010000100000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001010000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000010
.logic_tile 4 6
000000000100000111000000000101101000111100001000000000
000000000010000000100010010000001101111100000000010000
000000000000000000000011100001101000111100001000000001
000000000000001001000100000000001111111100000000000000
000000000000000001000000000011101000111100001010000000
000000000001010000000000000000001101111100000000000000
000100000000000000000000000001001000111100001000000000
000100000000000001000000000000101111111100000000000100
000101000001010000000000010001001000111100001000000000
000110101110100111000010110000001101111100000000000100
000000000000000001000000000101001000111100001000000000
000000001110000000100000000000001111111100000000000100
000000100000000000000000010001101000111100001000000000
000000000000000000000010110000101101111100000000100000
000110100000000000000000000011001000111100001000000000
000111000000000000000000000000001111111100000001000000
.logic_tile 5 6
000000000001111000000111100101001000000011110000000000
000000001011011111000111110000110000111100000000000001
111000001010001000000011100001011100000011110000000001
000000000000001111000100000000010000111100000000000100
010000000000000001000011010111001100000011110000000000
010000000110000000000011000000010000111100000000000010
000000001101000000000111110000011010000011110001000000
000000000000000000000110000000010000000011110001000000
000000000000000000000110000000011100000000110000000000
000000001000000000000100000000001010000000110000100000
000000000000000001000110011001101011110011000000000010
000000000000000000000010011101011101000000000000000000
000000000000001000010000001000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000000000100000000000001001000000000010000000000000
.logic_tile 6 6
000110100000000000010000000000011100000011110001000000
000100000000000000000010010000000000000011110001000000
111000000000101111000000000011111100000011110000100000
000000000000000011000011100000100000111100000000000000
011000000000000000000000000000011000000011110000000010
010000000001000000000011010000000000000011110000000000
000000000000010000000000000000011000000011110001000000
000000000000000000000000000000010000000011110001000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001111001000000000000000000000000000000000000
000000000010101111000010010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000001000000000000000000000000000000000100000000
010000000001010000010000001101000000000010000001000000
.logic_tile 7 6
000000000000001011110111110000001101110000000000000100
000000000000011111100011000000001000110000000001000000
111000000000000001100000001101011100100000000000000000
000010100000001111000000000001001010000000000000000000
010101000010000111000000000111001010001001010000000001
010100001000000101000010110001001010010110100000000000
000000000000000001110010111101111100100000000000000100
000000000000001111000011100001101011000000000000000000
001000000000000001100000010101101100000001000010100010
000000000000000111000010000011001101000000000000000000
000010100000000000000000000000001111000000110000000000
000000000000000111000000000000011011000000110000000000
000001000000000000000010001001011110100000000001000000
000000001100001101010000000101001010000000000000000001
000000000110000000010000000000000000000000000100000000
000000000110000111000000001001000000000010000001000000
.ramt_tile 8 6
000010010000110011000000010000000000000000
000001011000010000000011110011000000000000
111010010000000000000011001000000000000000
000000010000000111000100000011000000000000
110000000000000000000000001000000000000000
110000000000000000000011100011000000000000
000000001111000000000000000000000000000000
000000100000100000000000001011000000000000
000000000000001111000011100111000000000000
000000001010001011000011101011000000010000
000000000100000011100000000000000001000000
000000000000000111100000000011001001000000
000010000000100000000111001000000000000000
000001000000001001000000001111001001000000
010001001000000000000111000000000000000000
010010000000000000000100001101001000000000
.logic_tile 9 6
000000000000000000000011100000000000000000000000000000
000100000000000000000011100000000000000000000000000000
111100000001010001100111100001101101000110100000000000
000101000000101011000000001011001110001111110000000000
110000001010000001100000000001111010010110100001000010
010000000000010000000000001001011010000000010000000000
000000000000100000000110000000000000000000000000000000
000000000001011011000011000000000000000000000000000000
000000000101001000000011110000011110000011110000100000
000000000000001011000111110000010000000011110000000000
000000000001010000000000000111011011010110100000000000
000100000000100000000000001001111010101001000000000000
000010100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000100000001000000000001000000000000000000100000000
000001000000001001000010001001000000000010000000000000
.logic_tile 10 6
000000000100000000000000000011001101100000000000000000
000000000000000000000011100000101100100000000000000000
111000000000000000000110000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
010001000000001000000000000101011001000110100000100000
010010100000100001000000000000011101000110100000000000
000011100000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000001100000000100100000000000000000000000000000000
000000000000001011100000001111011111011111100000000000
000000001000001011100011000111011100111101010000000010
000010000110000111000000000000000000000000000100100000
000000000000000000100000000000000000000010000000100001
000000000000001000000011100000000000000000000110000000
000001000000101011000000000000000000000010000010000000
.logic_tile 11 6
000000000000110111100000010000011101111111000000000010
000000000001010000000011000000011000111111000000100000
111000000000000111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000000000011000000010111011000110100010100000000
010000001000000000100011001001101010110000110000100000
110000000001010001000000000111011010110100010100000000
100001000000100000000000001101001000110000110001100000
000000000000010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001011010000000000000000000000000000000000000000
.logic_tile 12 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000100000000000111011001101110010110100000000000
000000001100000000000111111001101110101001000000000000
010100000100000000000000000000000000000000000101000000
010000000000100000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000101101100010000000000000000000000000000000
000000000001011111110000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 6
000000001010000000000111100001011010110100010101000010
000010100000000000000111110011101101110000110000000000
111000001110000111100000000111001000110100010100000100
000000001000010000100000000111011101110000110000000000
110000000000100001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000010000000000001000000000111011011110100010100000000
000001000000001001100000000111001100110000110000100001
000000001000000000000110110001011101110100010100000000
000000000000001111000010100011111100110000110001000000
000000000000001101100011100111011111110100010100100010
000000000100010101000100000111001000110000110000000000
000000001101000001000010000001001110110100010111000000
000000000000101111000011100011111010110000110000100000
000010100000010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 14 6
000000001000000000000000000000001001001100111000000000
000000000000010000000000000000001000110011000001010000
000001000000000000000000000000001000001100111000000100
000010000000001001000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000100000000000000010000000001111110011000000000000
000000000001010000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000100000000000000000000001001001100111000000000
000000000110000000000000000000001100110011000000000000
001100000000000111000110100000001001001100111000000000
000100000001011011000100000000001100110011000000000000
000000001000000000000110100000001000001100111000000000
000010000000000000000100000000001111110011000001000000
000000000000000000000011000000001001001100111000100000
000000000000000111000000000000001101110011000000000000
.logic_tile 15 6
000000000001100000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
111001000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000010
110000000110000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100100001000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 16 6
000000000000000001000111010001111101010110100000000000
000000000000000111000010110001111100101001000000000100
111100000110010011110111100101111111010110100000000000
000100001101010000000000000101101110101001000000000000
110000000000000001100000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000001010000000111100101001000010110100000000100
000000001001100000010000000001011100000000010000000000
001000001010000101110000010001111101010110100000000010
000000000000000000000011100001101100101001000000000000
000000000000001001100110000000000000000000000100000000
000000001000000111000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001101100000001000000000000000000100000000
000000000000000111100000000001000000000010000000000000
.logic_tile 17 6
000000000000000111000010000101011011000010000001000000
000000001101000000000100000000111011000010000000000100
111000100000101011100111100001101101000110100000000000
000000000011001111100011111111101000001111110000000000
110000000000000001000010010001011000000001000100000001
000100000000000000100010000101011011000000000000000001
000011000001000000000110010000000000000000000000000000
000011001010000000000010000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000001010011000000000000000000000000000000000000
001100100000010111110000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000100000000000000001001011100000001000100000000
000000000000000000000011110001001010000000000000000000
000000000000000000000000000101011000000000010100000000
000010000010000000000000001001101000000000000000000000
.logic_tile 18 6
000000001110000111100000000001101010111000100000000000
000011100000000011000000000000011110111000100000000000
000001000000000001000110010111111101111000100000000000
000010001000000000100010000000001001111000100000000000
001000000110000011000000000101001111001011100000000100
000000000000001111100010100000001101001011100000000000
000000000000000001100011001001011011010110100000000001
000001000000000000000100000111011101100000000000000000
000000000000000000000010000001101011110100010000000000
000000001100000000000000000000011001110100010010000000
000000000000001111100011000101011110001011100000000000
000000000010011101100010110000011000001011100000100000
001010000000000001000010000011011001111000100000000000
000000000000000111100100000000111010111000100000000000
000000100000000111100011100101001111001011100000000000
000000000000000001000100000000011100001011100000000000
.logic_tile 19 6
000000000000000000000010110001111111111000100000000000
000000000001010000000110100000101011111000100000000000
000010000000001111100111000011101101111000100000000000
000011000000100001000011110000101010111000100000000000
000001000000001000000000010001101101001011100000000000
000000100000001011000010000000011110001011100000000000
000000100000001000000010110001111010111000100000000000
000010001000000001000110100000111011111000100000100000
000000001110101000000111100001101010111000100000000000
000001000001010001000100000000111001111000100000000000
000000000000100000000000010011101110000111010000000000
000010000000011101000011000000101010000111010000000000
000000000011000111000000000001101001111000100000000000
000000100000000000000000000000111100111000100000000000
000000000000100011100000000011111001111000100000100000
000000000010011101100000000000101011111000100000000001
.logic_tile 20 6
000100000000000101100111100101101110001011100000000000
000010101100000000000100000000101010001011100000000100
000000001110000101100111010001101101010001110000000000
000100000000010101000011100000101000010001110000000000
000000000000001101100000011101001101010100000000000000
000000001010000011000011100111001010000110000000000000
000000100010000001100011010111011000111000100000000000
000001001011000101000011100000001101111000100000000001
000101000000001001100010000001011011101110000000000000
000000000000000111000000000000101101101110000001000000
000001000000000000000011000001111100010001110000000000
000000100000100001000110110000101000010001110000000000
000000000000001001000000000000011101000000110000000010
000000000000000111100000000000011011000000110000000000
000001001010100111000010000111111111000000010000000100
000000000001010000000000001101101001010110100000000000
.logic_tile 21 6
000000000000001111100000010101001101000000010000000010
000001000000000111100010100000111101000000010000000000
111001000001010001100111011101011000010110100000100000
000010000000000111000111010001011101101000010000000000
000000001011111001000110100111111101111110100000000000
000100000000101011000111101011111000110000110000000000
000001000000000111110000000101001110010110100001000000
000000000000000000000000000011101110100000000000000000
000000001100101011100011100001111111000000010000000100
000000000001010101000111110011111010010110100000000000
000010000000010000000011000011101101010100100000000000
000001000000001001000011000000011111010100100000000000
000000001011010111100011110101001011110110100000000001
000000000000100001100110001111011101010000000000000000
000010100000000000000000000001001000111110110100000000
000000001000000000000011011111011000111111110000000010
.logic_tile 22 6
000001001100000101000010010101011010000000000000000000
000010001010000011000010001101111001000010000000000000
000010100000011101000110001001011001000000000000000000
000001000110000001000011110011001001000010000001000000
000000000110000011100110010001101001000000010000000000
000000000000000000000011100000011100000000010000000000
000000000000000000010111010111111001110110100000000000
000000001100000000000010001111011110110000110000000000
000001000110000000000010100001001100001001000000000000
000110100001110001000000000101111110000010100000000000
000110000000000101110000010011101110110100010000000000
000001001100001011000011100000101000110100010000000001
000000000000001111100000000001001110001001000000000000
000100000000000101100010010101101100000010100000000000
000011100000001001010000000011111010000001000000000000
000010100000001011000000000000011001000001000000000000
.logic_tile 23 6
000000000001001111100011110111001101110100010000000000
000000001010100111100010110000001010110100010000000000
000010000000001111100110000011101011110100010000000000
000000100000001111000010100000111001110100010000000000
000010101110000011100110010111011011110100010000000000
000101000000000000010010110000011001110100010000000000
000100100100101101000000010001001101001011100000000000
000100000001000001010010000000111000001011100000000000
000010001000101001100111100101011100001011100000000000
000010100000011111000111100000101000001011100000000000
000001000000000001000000000101011000110110100000000000
000000100000000000000011011011001001110000110000000000
000100100000001000000000000111111010110100010000000000
000001000000100011000000000000101011110100010000000000
000000000000000000000000000001001100001011100000000010
000000000000000000010011010000101000001011100000000000
.logic_tile 24 6
000000000000001111100110000111011001110100010000000001
000000000000000111100010000000011010110100010000000000
111010101110111000000110010001111100000000000000000010
000001000000110111000010111101001001010110000000000000
110000000100001111000000010101111110110110100000000000
010000000000001111000010001111011010110000110000000000
000001000111010011100000010000001001001100110000000100
000010100001101001000011010000011100001100110000000000
001000000000000000000010010001001010100000010000000001
000000100010000000000111110111001000010100000000000000
000000100001000001010011000001111111010110100000100000
000000000000000001100000001011111101100000000000000000
000000000000001001000010000000011010000011110001000000
000000000110000011100110000000010000000011110000000000
010000000000000000000011100000000000000000000100000000
100000000000000000000111111111000000000010000000000000
.ramt_tile 25 6
000000010001000000000000001000000000000000
000000010000100000000000000111000000000000
111000110000001111000000000000000000000000
000000110000101101000000001111000000000000
010000100000000000000010001000000000000000
110001000000000011000111011111000000000000
000000000000000101110000001000000000000000
000000000000100000100000001011000000000000
000000000000000000000010001001100000000000
000000000000000000010100000011000000010000
000001000001010001000011000000000000000000
000010001010101001000100001011001010000000
000000001000000001000000000000000001000000
000000000000000000100010010111001000000000
010001100000000001010010001000000000000000
110010100000000000100100000011001011000000
.logic_tile 26 6
001010000001001101000011011101001000001111110000000100
000011100000000111000111110011011001001001010000000000
000000000000001111000011110011011001100000010000000000
000100000000001001100110010001101000010100000000100000
000010000000001101000011110011001100100000010000000000
000000000010001011000111000101011011010100000001000000
000000000000001001100110000011011011100000010001000000
000000000010000011100100000001111010010100000000000000
000001000000000111100010000011011110100000010000100000
000010101110000000100010000101011110010100000000000000
000000000001000000000111100011011011100000010000000010
000000000000001001000100000001101001010100000000000000
000010100000000001000000000011011100100000010000000001
000001000000000000000000000101011000010100000000000000
000001001000100000010000010011011000100000010000000000
000000101010000000000010100001111011010100000010000000
.logic_tile 27 6
000000000000101001000011110101001001001100111000000001
000000001111000011100011000000001110110011000000010000
000000000000000000000000000101001001001100111000000000
000000001010000111000011110000101111110011000000000000
000010100000100111100111100011101001001100111000000000
000001001100000001000100000000001000110011000010000000
000000000001110000000000000001001000001100111000000000
000000001010000000000000000000001000110011000000000001
000000001100110000000111100111001001001100111000000000
000000000001000000000100000000001001110011000000000000
000000000000000011100010000111001001001100111000000000
000000001010000000100000000000101101110011000000000000
000111100110100000000110100011001000001100111000000000
000010001110010001000100000000101001110011000000000000
000000000110000001000000000101001000001100111000000000
000000000001010000000011100000001001110011000000000100
.logic_tile 28 6
000010100000001000000111010000001010000011110001000000
000000000000001111010111000000010000000011110000000000
000100000100000011100011001001001010100000010000000000
000000000000000000100100000111001100010100000001000000
000000000000000111100010000000011000000011110000000000
000000000000000000100111100000000000000011110010000000
000000000000001000000011000001011010001111110001000000
000000000000010011000100001111111110001001010000000000
000000100111010001000000001101111000001111110000100000
000100001000100000100011101011011101001001010000000000
000010000000110001000000000000001010000011110000000000
000000000000010000100010010000010000000011110000000001
000100000000100000000000000000011100000011110010000000
000010000000000011000010010000000000000011110010000000
000000000001100011000000000000011110000000110000000000
000000000000001001000000000000001001000000110000000000
.logic_tile 29 6
000000000000000000000111110111101000001100111010000000
000100000000000000000110100000001110110011000000010000
000001000001011101100000000011001001001100111000000000
000000100000100011000000000000001101110011000000000010
000000000000000000000000000011101001001100111000000000
000100001110000000000010010000001100110011000000000001
000000100000000000000000010011101001001100111000000000
000001001110100000000010100000101000110011000001000000
000000000000001000000000010101001000001100111000000000
000000000000000011000010010000101101110011000001000000
000000001110001111000110000001101000001100111000000000
000000100000001001000111100000001001110011000001000000
000000000000001001100000000111001000001100111000000000
000000000000000111110000000000001001110011000001000000
000000000001000111100000000111101001001100111000000000
000000000000001001000000000000001011110011000001000000
.logic_tile 30 6
000000000000000000000011100011000000000000001000000000
000000000001011011000011110000001000000000000000010000
000000000000000101100010010001000000000000001000000000
000000000100000000100111010000101110000000000000000000
000000000001010111000000000011100000000000001000000000
000000001100000000000000000000001010000000000000000000
000010000000000001000000000101100001000000001000000000
000001000000000011000000000000001000000000000000000000
000010100000100111100111100001000000000000001000000000
000001000000000000000011010000101101000000000000000000
000000000000000001000000000001100001000000001000000000
000000000000011001100011000000101001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000111000000000000101101000000000000000000
000100000000000000000000000011100001000000001000000000
000100000000000000000000000000001010000000000000000000
.logic_tile 31 6
000000000001010000000000000000001000001100111000000000
000000000000100000000011100000001011110011000001010000
000000000000000111100011000000001001001100111000000000
000000000110100000100000000000001000110011000001000000
000000000001010000000011000000001000001100111000000001
000000001110100000000100000000001001110011000000000000
000000000000000000000000010000001001001100111000000010
000010000000000000000010110000001011110011000000000000
000000000000000000000000000000001001001100111000000100
000010001110000000000000000000001111110011000000000000
000001000000000000000111000000001001001100111001000000
000010100000000000000000000000001101110011000000000000
000000000000000000000111000000001000001100111000000000
000000000100000000000100000000001111110011000000000100
000000000000000000000111000000001001001100111000000010
000000000000000000010100000000001001110011000000000000
.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001010000011110100000000
010000000000000000000000000000000000000011110000000010
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000001000000111000000001000001100110100000001
000000000000000001000000000000011000110011000000000000
111000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
.logic_tile 3 7
001000000001000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001001100110010000000000000000001000000000
000000000000000001000010000000001010000000000000000000
110000100000001000000000000000001000001100111100000000
100000000000000101000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000001111000000000000001001110011000000000001
000000000010000000000000000000001001001100111100000000
000000000010000000000000000000001000110011000001000000
000100000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000001000000000000000000000001001110011000000000100
011010000000000000000000000000001001001100111110000000
100001000000000000000000000000001001110011000000000000
.logic_tile 4 7
000000001100000101100010010001001000111100001000000000
000000000000000000100011010000101010111100000000010001
000000000001000000000000000111001000111100001000000000
000000001110100000000011010000101000111100000000100000
000000000000000101100111100111001000111100001000000000
000000001100000000100100000000101010111100000001000000
000000100001010000000000000001101000111100001000000000
000000001110100000000000000000101000111100000000000000
000100000000100000000000000111101000111100001000000000
000100000001010000000000000000001010111100000000000000
000110000000000000000000000101001000111100001000000000
000000000000000000000000000000101000111100000000000000
000000000000001000000111000111001000111100001000000000
000000000000001011000110000000001010111100000000000000
000000000101000000010000000001001000000011110010000000
000000000010101001010000000000100000111100000000000000
.logic_tile 5 7
000000000000100001000000000111111000000000010001000010
000000000000010000000000000000101100000000010010000100
000000000000100111100000000000001010000011110000000000
000000000000110000100010010000010000000011110001000000
000000000000000000000011100011011010000011110000000000
000000000000000000000100000000000000111100000000000100
000000000000001000000000010000000000000000000000000000
000000001100000101000010100000000000000000000000000000
000001000000000111000000000011101110000011110000000010
000000100000000111000000000000000000111100000000000000
000100100000000111000000000001111110000011110000000001
000000000100000000000011010000100000111100000000000000
000000000000001000000000000001011010000011110000000001
000000000000001001000000000000010000111100000000000000
000010000000100011100000000011011101000001000000000000
000001000000010000000011010000011000000001000010000000
.logic_tile 6 7
000000000000000000000110011101101100000001000000000000
000000000000000001000011011001011100000000000000000000
111100000000001011000000010001001110000011110000000000
010100001010000111100010000000000000111100000000000001
010000001110001111100111111001001011100000000010000000
010000001110001011100111110011101010000000000000000001
000100000000001111100000001011111000000010000000000000
000000000000000001100000000001101011000000000000000000
000000000001001000000011100011101111000010000000000000
000000000000001011000010011111011111000000000000000100
000010100000001111000000010011001010000011110000000000
000001000000000101000011100000110000111100000000000010
000000000001010111000010010111101011000000000000000000
000010000000100001100111000101101010000010000000000000
000000100001000000000111000000000000000000000100000000
000001000000000000000011100111000000000010000000100000
.logic_tile 7 7
000101000000100111100110110111011010000000000000000000
000110100001010011000011001111001101000010000000000000
111000101010001011000111011101101010000010000000000000
000000000000000111100010000001011000000000000000000000
011010000000100001100111101101001000100000000000100000
010001000001010011000000001001011010000000000000000000
000010000000001001000000010000000000000000000000000000
000001000010001101000010000000000000000000000000000000
000000000000001001100000001101101100100000000000000000
000000000000000001000011111011101000000000000000000000
000001100000000000010000010011011001100000000000000010
000000000000000000000011100000001111100000000001000000
000000000100001000010011100000001110000011000000000000
000000000000001101000100000000001111000011000000000000
000000000000000000000000011000000000000000000100000000
000000100001000000010011101001000000000010000000000010
.ramb_tile 8 7
000000000000000000000000001000000000000000
000000010000100000000000000101000000000000
111000000000000101100000000000000000000000
000000000000001111100000000111000000000000
000000000000000000000000000000000000000000
000000001000100000000000000111000000000000
000010100001000111000000001000000000000000
000001001100100000000000001111000000000000
000000100000000000000000011111000000000000
000000000010000000010011001111100000000000
000110100001010011100010011000000001000000
000101000000100000100011110111001101000000
000000100000001011100000000000000001000000
000000000000000011100010111011001101000000
010010000011101000000111011000000001000000
010000000001100011000011000001001100000000
.logic_tile 9 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000110000000000000010000000000000000000000000000
010001000100001011000011110000000000000000000000000000
000000000000100000000000011101101011000010000001000000
000000000000000000000011110001111001000000000001000000
000000000001000000000000000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000110000110000000010000000000000000000000000000000000
000101000001000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000001000000011110000000100
000000000000000000000000000000010000000011110000000010
.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100001000111000110000011101011000110100001000000
000000000000000000000000000111001100001111110000000000
110000001000000001000011000000000000000000000000000000
010000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000111011001010110100000000100
000010100000000000000011101101011100101001000000000000
000000000000000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 11 7
000000100000010000000011111011011010110100010100000100
000000000001001111000011111111111000110000110000000000
111000000000000111000110111011111001110100010100000000
000101000000001001000111101011101001110000110001000010
010000101100000000000110111011001011110100010101000000
010000000010000000000111001111111011110000110001000000
000001000000001011100011000000000000000000000000000000
000010100000000111100011100000000000000000000000000000
000000001010000011100010001011001100110100010101000000
000000000000000000000011111111101011110000110001000000
000000000000000000000111011011111000110100010100000000
000000000000000000000111101011111001110000110001000000
000000000000000000000000001011011010110100010110000000
000000000000000000000000001111101101110000110000100100
000011100000100000000111001011111011110100010100000000
000000001000000000000100001011101000110000110001000001
.logic_tile 12 7
000010000000011000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
111000000001001000000111000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000001100000101000000010000000000000000000000000000
010010000001010000000011100000000000000000000000000000
000011100001010000000111000000000000000000000000000000
000000100110000000000011000000000000000000000000000000
000001000000000011100000010000000000000000000000000000
000010000000000000100011100000000000000000000000000000
000000000000000111000000000101011001010110100000000000
000000000000001001000010000011001011000000010001000000
000010100001010000000000001001111100110100010100100000
000000000000000000000010010011101000110000110000100000
001000000000000000000000000101111100110100010101000000
000000000000000000000000001111111011110000110000100000
.logic_tile 13 7
000000000000000111100000010011100001001100110000000000
000000000000000000100011110000101100110011000000000000
111001100000101000000000000101011001110100010101000100
000010100000011011000000001111101100110000110000000000
110010100000001101110111100001011110110100010101000000
110001000100000001100100001011011110110000110000000000
000000000000000011000000000101001010110100010101000001
000010001110000000000000001111101010110000110000000000
000000100000000000000010000001001101110100010100000000
000010000000000000000011101011011111110000110000100001
000000000000100101100011100101011010110100010100000000
000110000000001111000000001111101110110000110000100000
000000000000000101000111100000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000001000001010000000110110101001001110100010100100000
000000100010000101000011011111111110110000110001000000
.logic_tile 14 7
000100000000000000010000000000001000001100111001000000
000000000000010000010000000000001111110011000000010000
000000101000000000000000000000001000001100111000000000
000001000000000111000000000000001100110011000001000000
000010101000000000000000000000001001001100111001000000
000000000000000000000000000000001000110011000000000000
000001000000000000000010000000001001001100111010000000
000010000001000000000000000000001110110011000000000000
000010000000000011000010000000001001001100111000000000
000001000000000000100110000000001011110011000001000000
000000000000000000000011100000001001001100111000000000
000000000000000000010000000000001101110011000000000000
000010100000000000000011000000001000001100111000100000
000000001100100000000000000000001101110011000000000000
000000000000001000000000000000001000001100111000000000
000000001110001011000000000000001101110011000000000000
.logic_tile 15 7
001000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
111001000110000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
110000000001010000010000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000011000000000000000000000000000000000000
000010001010000000010011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 16 7
000000000000101000000111010000001100000000110000000000
000000000000001111000010000000001100000000110000000000
111000000000000011100111001111111100010110100000000010
000010000000000000100100001001111011000000010000000000
110011000000011000000110010001101001101001010000000000
010001000000100001000011110001011010010000000000000000
000000000000001001000110010000001110000000110000000000
000000000000000001100011100000011101000000110000000000
000111100000101011000111100101011010101101010110000000
000001100001001111100111111001001110111111110000000100
000100000011000000000010000000000000000000000000000000
000100000000000000000011110000000000000000000000000000
000001000000000001000011000000000000000000000000000000
000010100001010000010100000000000000000000000000000000
000000000000000000000110101101011011101101010101000000
000011100000000000000100001101111101111111110000000000
.logic_tile 17 7
000000000000000111100000000011001011101000010000000000
000000000000000000000011100000001011101000010010000000
111010000100000000000111010011011000100000000000000100
010001000000001101000111110000011111100000000000000000
010000000000100111100010010000011100000000110000000000
110000000001011001000010000000001010000000110000000000
000000001010001001100010110000000000000000000000000000
000000001001011111000010000000000000000000000000000000
000000100000100111100000001101101110000001000000000000
000000000000011001000000000111001100000000000000000100
000000000000000111000000000000011000000000110000000000
000001000000000000010000000000001000000000110000000000
000001000000000101100000010101011010101101010101000000
000010000000000011000011010111111001111111110000000000
000010100101000011100110011101111111101101010101000010
000000000000000000000010101111011001111111110001000000
.logic_tile 18 7
000000000000001000000011101101111110010110100000100000
000000100010101111000000001111001000100000000000000000
111100100000001011100000000111001110101001010000000000
000101001010000011100000000111101101010000000000000000
010011100000000111100010000000000000000000000000000000
110010000000000001100000000000000000000000000000000000
000000000001000000000000000111001110101001010000000000
000000001110000011010011011111101101010000000001000000
000000001010000111100111000001111011001011100000000000
000000000000000000000100000000011000001011100000000000
000001000000011001000010011011111111000110100000000000
000000000010001101100111011011111100001111110001000000
000000000000000111100111100101001101101001010000000000
000100100000000111000110100101001100010000000000000000
000001000110011000000111100000000000000000000100000010
000010101000001011000000001001000000000010000000000000
.logic_tile 19 7
000010100100100001000010001001111110010110100000000000
000001000011010001110110000001111110100000000000000000
000010000000001011000110100101011011000000000000000000
000000000000110001000100000101011110000110100000000100
000000000000001111000111100001011010010010100000000000
000000000000000001000011001011111100000000000000000000
000000000000100111100111010111011011001011100000000000
000000000000010000000111010000001100001011100000000000
000000001010011000000000011111011000001001000000000000
000101001110001001000011010111101000000010100000000000
001110000000000101000000001001001100111101010000000000
000000001110000000100000001101101000111001110000000000
000000000000001001000000000111001111001011100000000000
000101000000001111100010010000101111001011100000000000
000000000100000011110011100111001010001011100000000000
000000000000000001000010000000011011001011100000000000
.logic_tile 20 7
000000100000000001010000010101111111101110000000000000
000000000000000000000010100000001001101110000000000010
000000001000000001100000010001111000111000100000000000
000000000000001001000010000000011110111000100000000000
000001000000001001100110100001101010010110000000000000
000000000000001001000010001111001001000000000000000000
001000000000000101000000010111111100111000100000000001
000000000011001001000010100000001101111000100000000000
000101000000000000000111110101001111101001000000000000
000010100101000000000111000000111010101001000000000000
001010000000001111000010000111101011101000000000000000
000001000010001101000000001111001100010000100000000000
000000001011011000000110110001011010111000100000000000
000000001111011001000111000000011011111000100000000000
000000100001001001000000001011001011010000100010000000
000001000000001101000000001011101100010100000000000000
.logic_tile 21 7
000000000000000111000110001001011000001001000000000000
000000000000101001000000001111001000000010100000000000
111010101111010111100010001101001011001001000000000100
000000000010101111000110010111011100000010100000000000
001000000000000111000010011111001100010110100000000000
000000000000000101000110001101101010000001000000000000
000011101100001011100010011001101100000000000000000000
000001000000000101000011011001001010000110100000000000
000001000000000101100111110000000000000000000000000000
000010001000001111100110110000000000000000000000000000
000010000000000111000000000011011010111111110100100000
000010000000000000000000001001101101101101010000000000
000000000000011101110000000101101011111111110100000000
000000000100000101000011100111011110111001010010000000
000000000000000101100010000001111011111111110100000100
000100000110001001000100000111101011101101010000000000
.logic_tile 22 7
000000001110100011100111110001111100000000000000000000
000000000000001101010110010001001011010010100000000000
000010000000000111100000011101111001000000000000000000
000001000000001001000011001101111010010110000000000000
001000000000001011100111011111101011000001010000000000
000010100001011001000010011111111100000110000000000000
000010100000000001000111110011101010110100010000000000
000000000000001101000110000000101001110100010000000001
000100000000000000010011111111101111001001000000000000
000000000000000000000011101111111010000010100000000100
000010000000001111100011101001101000101011110000000000
000100000110000101010010001111011000101111010000000000
000000000000000011100000000111101100110110100000000000
000000000001010000000011111011011110110000110000000000
000010001110000101100011101011111110001001000000000000
000000000100001001000010001011101010000010100000000100
.logic_tile 23 7
000000000001000101000000000011111001001011100000000000
000000000001111011000000000000111101001011100000000010
000001000000010011100011110111001100110100010000000000
010000101100100101100110000000101011110100010000000000
000000000000000001100000010011111100001011100000000000
000010100000000000000010000000101000001011100000000000
000010000000000011100000000101111000110100010000000100
000000000000000000100010100000011000110100010000000000
001101001010001000000011100111011000100001010000000000
000000100000000001000000000000101010100001010000000000
000010000000000001000010010101111111110100010000000000
000100001000000000100111010000001111110100010000000000
000000000000000000000011110011001011110100010000000000
000000000110000000000010100000111000110100010000000000
000010100000100101100000010101101011110100010001000000
000001101111010000000010000000001011110100010000000000
.logic_tile 24 7
000000000110000011100000010011101010001011100000000000
000000000000001011000011000000111111001011100000000000
000110100000000001100000010001111011010010100000000000
000100001011001101000011110011101000000000000010000000
000010100000001001000111100101101110010110000000000000
000000100000000111100111000000101010010110000000000000
000000000001011001010111111001011000000010000000000000
000000000011000001100110000011101010000000000000000000
000000000000001011100111100111111110110110100000000000
000000000000000001000011110111101011110000110000000000
000000000001000101100111000111101100110100010000000000
000000000000000000100110010000001000110100010000000000
000000100000101111100011100011101101100000010000000000
000011000000010001000100000001111101010100000000000000
000000000000001001000000001101101100000000000000000000
000000001010101111000011110101111010010110000000100000
.ramb_tile 25 7
000000000000000000000111100000000000000000
000000010110001001000110010001000000000000
111001100000100000000010001000000000000000
000010000110111001000100001001000000000000
000011001101000000000000000000000000000000
000010100000000000000000001011000000000000
000000000111000000000000001000000000000000
000000000010100000000011000111000000000000
000001000000000000000000000111000000000000
000010100100000000000010011001000000100000
000000100000000000000000001000000000000000
000001000001000000000010011111001111000000
000000000000000000000000001000000001000000
000000000000001111000010010001001101000000
110001000110000111000000001000000000000000
110110100000011011000010001101001001000000
.logic_tile 26 7
000001100000100111100000000000011010001100110000000000
000011001100011111100011010000011000001100110001000000
000000000000000001100111101001001100010110100000000100
000010000100001001100110010111101000100000000000000000
000000000000001001100111101111011001100000010000000000
000000000000001111100111100001101111010100000000000010
000000000000000111010011100101111001010010100010000011
000000000010000000000111110000011100010010100000000000
000000001010000001000000000101001110010110100000100000
000000000000000111100010001011001011100000000000000000
000000000000000011110010001011101011100000010001000000
000000100110001001010010001111001001010100000000000000
000000000001010111010000000000011101000011000000100010
000100101111110111000010010000011101000011000000000010
000000100001011000000011100111011010100000010000000000
000000000000001111000111001101011100010100000001000000
.logic_tile 27 7
000000000000000011000011110001101001001100111000000001
000100000001000000100110110000101110110011000000010000
000001001110000000000111000001001001001100111000000000
000000100000000111000011110000101011110011000000100000
000000000000000000000000010001001001001100111000000000
000010001001010000000011110000001010110011000000000000
000000001110000001000000000111001001001100111000000000
000100000000001001100010010000001100110011000000000000
000001000001010000000011100101001001001100111000000000
000000001100100000000100000000101000110011000000000000
000000000000100011100000000011101000001100111000000000
000000000001110001000000000000001001110011000000000000
000000000111000011100000000101101001001100111000000000
000001000010100000100000000000001001110011000000000000
000001000010000001000110100111101000001100110000000000
000000100000000000000100000000101101110011000000000000
.logic_tile 28 7
000000100101110001000010000011011101001111110001000000
000001000000010000000010011101011111001001010000000000
000000000001001011100010110000011000000011110010000000
000000001000001111100011000000000000000011110001000000
000010000110000000000010010101111011100000010000000000
000001000000000000000110101001101010010100000001000000
000010000000001111100011110000011010000011110000000010
000101001011010011100011000000010000000011110000000000
000000000000000011000000000001111100001111110000000000
000000001000000111000010101101111100001001010001000000
000100001010001000000010000001111101100000010000000000
000010000000001001000010010001101110010100000001000000
000001000010000000000011000101101010100000010000000000
000000100000000000000000001001111101010100000001000000
000000000000001000000011000111011101001111110000100000
000000000000000101000000001001111000001001010000000000
.logic_tile 29 7
000000000000000111100110100111101000001100111000000000
000000000000000000100011100000001100110011000001010000
000010100000000001000111100111001001001100111000000000
000001000000000000100000000000001000110011000010000000
000000000000000101100000000001101000001100111000000000
000000000000000000000000000000101010110011000000100000
000010100000000000000000000011101000001100111000000000
000000000000000000000000000000101001110011000000100000
000000000000000000000010100001001001001100111000000000
000000000000000111000000000000001111110011000000000000
000010100001001000000000000011101000001100111001000000
000001000000001111000011100000001101110011000000000000
000000000000001001010000010111001001001100111010000000
000000001110001001100010110000101110110011000000000000
000000101011010101000010100001001000001100111000000000
000001001110001001000000000000101110110011000010000000
.logic_tile 30 7
000010100000001101000011100011100001000000001000000000
000000000000000011100010110000101000000000000000010000
000000000000000000000111000001000000000000001000000000
000000000000001101000000000000001000000000000000000000
000010100000000111000010000101100000000000001000000000
000001001110001101000100000000101010000000000000000000
000000000001010011100000000101000000000000001000000000
000000000010100000100011010000101001000000000000000000
000000100101010111100111000001100000000000001000000000
000010001100110111000100000000101001000000000000000000
000000000000000011100111100101100001000000001000000000
000000100000000000100100000000001100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001111000000000000000000
000110000001000000000111000011001000110000111000000000
000101000000100000000100000101001101001111000000000010
.logic_tile 31 7
000001000000010001000000010000001001001100111000000000
000000100000100000000011110000001100110011000000110000
000000000000001111100000000000001000001100111000000001
000000000000001011100000000000001100110011000000000000
000000000000000000000000000000001001001100111010000000
000000001110000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111010000000
000000001010000000000000000000001101110011000000000000
000101000000000101000000000000001000001100111000000100
000010001100000000100010110000001101110011000000000000
000000100000000000000111100000001000001100111001000000
000001000000001101000100000000001000110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001001110011000000000000
000001000000000000000000000000001001001100110000000010
000000100000000000000000000000001000110011000000000000
.logic_tile 32 7
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111100101101001001001010000000000
000000000000000000000000000000111001001001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
.logic_tile 3 8
000000000000001001100110010000001000001100111110000000
000000100000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000100
000000000110000001000010000000001000110011000000000000
110000000001110000000000000000001000001100111110000000
100000000001010000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000100000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000001010000000000000000001000110011000000000000
000000000000000000010000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111100000000
000010000000000000000000000000001001110011000010000000
010000010000000000000000000000001001001100111100000000
100000010000000000000000000000001001110011000000100000
.logic_tile 4 8
000000000000000000000000010011101110000011110001000000
000000000000000000000011000000110000111100000000000000
000010000000010011100111010101011010000011110000000000
000001000000101011000011010000000000111100000000100000
000010100000001111000000000111111000000011110000000000
000000001000000011000000000000010000111100000000000000
001010100001010101000011000001111000000011110010000001
000001000100100011000100000000010000111100000000000000
000010001111000011100000000011001010000011110010000000
000000000000000000000000000000000000111100000000000100
000010000000000000010110100000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000010101111000000011110001000000
000000000000000000000010110000000000111100000000000000
000010100000000000000000000101101000000011110000000001
000001000000000101000000000000110000111100000000000010
.logic_tile 5 8
000000000101001001000011101001101111000010000000000000
000010100000000011000011101001011010000000000000000000
111100000000001001000011111111001010000010000000000000
000000000000000001100110101011111011000000000000000000
000000000001011001000111010111001100000011110000000000
000000000010000001100111010000010000111100000000000100
000001100110000101000000000111011001100000000000000001
000010100000001111010011100101001111000000000000000000
000011000001000001000110000101111000000010000000000000
000010101010000001000111001001111000000000000000000000
000000000000000111100110100011011110000010000000000000
000000010010000000100100000011101001000000000000000010
000010000000001001100110110101111100101001110100000010
000001000000000011000111110101001101000000010010000000
010000001010010111000011110111101101101001110100000000
100000010000000000000111110001101001000000010010000000
.logic_tile 6 8
000000000000000111000111110000000000000000000000000000
000000000000000011000111000000000000000000000000000000
111110000000001101000010000101101010101001110100000001
000000001010000111000111100011101110000000010000000110
001000000000000001000000000101011000101001110100100101
000000000000000001100000000111011001000000010000000000
000000001011010111100111100011001011101001110110000001
000000001000000000100100000011101000000000010000000000
001010100000010011100111000011011000101001110110100100
000001000000100000000010000111111000000000010000000000
001010000011010000000010000101101010101001110110000000
000000010000100000000100000011001001000000010000100000
000000000000001011100000000011111001101001110110000010
000000000000001111000000000111111001000000010000000000
010010100000100000000000000001101010101001110110000000
100001011110000000000000000011001000000000010010000000
.logic_tile 7 8
000001100010000111000000000000001101000000110010000000
000010100000001001100011100000011100000000110000000011
111000000001000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000110000000
010010100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100001000000000000000000000000000000101000000
000000000000001101000000000001000000000010000000000010
000001000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
.ramt_tile 8 8
000000010000101111000011100000000000000000
000000010001001011000011100001000000000000
111000010000000011100000001000000000000000
000000010000000111100000000001000000000000
110000000000000000000000001000000000000000
010000001010000000000010000001000000000000
000100000000000000000111000000000000000000
000101000100000000000100001001000000000000
000000000000010000000111110111100000000000
000000000000000000000011101001000000100000
000000000000000000000000000000000000000000
000000001000000111000000000001001011000000
000000000000001000000010001000000000000000
000000000000000011000100001101001111000000
110001000000101000000000000000000000000000
010000010000001011000000001011001110000000
.logic_tile 9 8
000000000000000000000000000111011001000110100000000100
000000000000000000000000000111001100001111110000000000
111000000000110111000000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
010001000101010000000010001000000000000000000100000000
110010000000100000000100001111000000000010000001000000
000100001110000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010100000100000000000001101000000000010000000000000
000100000001001000000000000000000000000000000000000000
000000000010001001000000000000000000000000000000000000
000000000100100001000000000000000000000000000000000000
000000000000011111100000000000000000000000000000000000
000000000100000000000110100000000000000000000000000000
000000011010000000010000000000000000000000000000000000
.logic_tile 10 8
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000111100000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
111010100000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011101000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000100000100011100000000000000000000000000000000000
000000000000011001100000000000000000000000000000000000
000010000001000000000000000000011101110000000000000000
000001000000100000000000000000001100110000000010000000
000000001100000000000000001000000000000000000100000000
000000010001010000000000000001000000000010000000000000
.logic_tile 11 8
000000100000000000000000010000000000000000000100000000
000000100000000000000011001001000000000010000000000000
111010100001100000000000000000000000000000000000000000
000000000011010000010000000000000000000000000000000000
110010100110100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100001000000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000010111100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
.logic_tile 12 8
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000011101000000000000000000110000100
110000000000000000010000000011000000000010001000000010
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000000000000000000000000110000000
000010000011000000100000001111000000000010001000100000
000000100001000000000000000000000000000000000100000000
000000010110000111000000000011000000000010001000000001
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000
.logic_tile 13 8
000000001000100001100111110001011000101001010000000000
000001001110010111000111111001111000010000000000000000
111100000000000111100111011011111010010110100000000000
000010000000000000100110001011001110101001000000000000
110000101000001011100110010000000000000000000000000000
110001000000000001100011000000000000000000000000000000
000000000000010101100110001011001011000110100000000000
000000000101000000100011010011001000001111110000000000
000000000000000000000000001001011010010110100000000000
000010100000001111000011111111011011000000010001000000
000000000000100001000011100000000000000000000000000000
000000000000011001100000000000000000000000000000000000
000000000000000000000110100000001110000000110000000000
000000001001011111000110100000011101000000110000000000
000100100000000000010011000001111010101101010100000001
000001010000000000000000000101111011111111110011000000
.logic_tile 14 8
000100000000100000000010000000001001001100111000000000
000100000000000000000111100000001111110011000000010000
111010000000000000000000000000001000001100111000000000
000001000000000000000000000000001001110011000000000000
010000000011111000000111000000001001001100111000000000
110000000000111101000000000000001101110011000001000000
000010000001000000000000000000001000001100111000000000
000011000000000000000000000000001100110011000001000000
000000000010000011000010010000001000001100111000000000
000000001100000000100010110000001001110011000000000000
000100100001010000000010001011001000000101110000000000
000100000000000000000011101011101010011100010000000001
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011000000000000000000000101000000
000000010000000000000000001011000000000010000000000000
.logic_tile 15 8
000000000000001011100000001111101010101001010000000000
000000000010100001000011100001001001010000000000000000
111000000000000011100111100000001011000000110000000000
000000000110010011100100000000001111000000110000000000
110001001001000101000011110000001101000000110000000000
110010100001100111100010000000011101000000110000000000
000100000000001101000110010011001011111111100000000000
000100001110000111100010000001111010010110000000000000
000000000000001001000110001001101110101101010110000000
000010100000000111000011111111001100111111110001100000
000100001000000111100000001101111110101101010100000010
000100000000000000010011000011001100111111110000000000
000000000000101001100010000101011010101101010100000000
000000000000011111000000000001111100111111110001100000
000000000000001001100011101111011010101101010100000100
000000010111110111000111001001011100111111110011000000
.logic_tile 16 8
000010101000001000000011110111111101111111100000000010
000001000000000111000110001111111001010110000000000000
111100000000001000000111010101111110101001010000000000
000100001010000011000011001001101110010000000001000000
010000000000001011000011100011011100111111100000000000
110000000001111011000011011111111000010110000000000000
000010100000000001100111010000000000000000000000000000
000001000000001011000011100000000000000000000000000000
000001000100001000000111101101001010010110100000100010
000010001110000111000100000001011100000000010000000000
000000000111010111100010000000001001000000110000000000
000000000000000000100111110000011011000000110000000000
000001000001010000010010000001101111101001010000100000
000000101011100001000010000101111111010000000000000000
001000000000000111000010011101111101101101010110000000
000000010000000000000011110101011100111111110000100000
.logic_tile 17 8
000000001011011111100011100000011010110000000000000000
000000001100101011000011100000001000110000000000000000
111010100001001111000011110011111110111111100000000000
000000000000100111100011001001111111010110000010000000
010001000000001000000010100000011010000000110000000000
110010000000000001000100000000011111000000110010000000
000000000000001011100110001001101001101001010001000000
000010001000010111100010010111011001010000000000000000
000000000000001101100000000011111100111111100000000000
000000000000000111100000000011011110010110000000000000
000110101010100111000111000001101001101001010000000000
000001000100010000100111110001011001010000000000100000
000010110000000111100011101011011111101101010100100010
000000100001010000000111000111011001111111110000100000
000001000000000011100111010101111011101101010100000010
000010010000000001100110000101011000111111110000000010
.logic_tile 18 8
000000000000001111100000000011011101101001010000000000
000010101111111111100010010011011001010000000000000001
111001001100001000000000000000011001000000110000000000
000010100000001011000011100000001111000000110000000000
110010001100001001100110011011011101101001010000000000
010001000000001111000010001111011001010000000000000000
000000000000011001100111110000011011000000110000000000
000000000000000001000010000000011111000000110000000000
000000001101010111000000000011011101101001010000000000
000100000000101111100011100111011001010000000000000000
000000000000000000010010000101011010101101010100000000
000000000111000000000000001101001010111111110011000000
000000000001010101000000000001011010101101010101000001
000000000001110000000000001001011000111111110000000010
000000000000000111100010011101011110101101010101000000
000000010000000000000111100101101010111111110000000000
.logic_tile 19 8
000000001100100000000000010001100000000000001000000000
000000000000010000000011110000001001000000000000000000
000000000000100111100000010001101001001100111000000000
000000000000010000000011110000101100110011000000000010
000001000000000000000000000011001000001100111000000000
000000101100000000000010000000101101110011000000000000
000000000000001000000111100101101000001100111001000000
000000000000001011000000000000101100110011000000000000
001000001001001011000011100111001000001100111000000010
000000000110101011100011000000101110110011000000000000
000100000001110011000000000011101000001100111000000000
000100001000000000100010010000101011110011000000000000
000000111100001011000011100111001000001100111000100000
000010001110001111000111010000001100110011000000000000
000001000000000000000000000111001001001100111010000000
000000110000000000010000000000101010110011000000000000
.logic_tile 20 8
000001000001000101000110000001111011000110100000000000
000000101100100111000011111111111101001111110001000000
111000100000000001000111110001111011111000100000000000
010010000000001001110011100000101101111000100000100000
110000000000001011110010100111001011010100000000000000
010000000000001011000110100001001111010000100000000000
000011101110001011100110001101001110101001010000000000
000001000000001111000010000101001111010000000000000000
000001000000001000000010000101011001000000000000000000
000010100100001101000010011001101000000110100000000000
000000110000100001100010000001111010101110000000000000
000000010001010000100011110000101000101110000000000010
000001010000111111000111000011101100010110100000000000
000010000001111101000110000011011000100000000000000000
000000100000000000000111100101011011101101010101000000
000001010000000011000100001001111110111111110000000100
.logic_tile 21 8
000000000000000111000110001101011001000000000001000000
000000001100000000100100000001011010000110100000000000
111000000000001000000111000011001010010110100000000000
000010100000000001000011100001011111000001000000000000
000000000000000111100111000000001000000000110000000100
000000000000000101000100000000011101000000110000000000
000000000000100001000010011101111101110110100000000000
000000000001000000000010100011111110110000110000100000
000000000000000001000110101011111101101000010000000000
000000000000101111100010011001011011010110000000000000
000000000000000011100010010011001110111110110100000000
000000010000000000100111011011011111101001010010000000
000000000000000001100110000101101101111111110100000001
000000000001010000000111010101101010111001010000000001
000000000100000000000000010000001111001111110100000010
000000011100000001000011100000001111001111110000000000
.logic_tile 22 8
000000000000010111000111100111111101101000010000000000
000000100000100111000110100101011011010110000000000000
111010000000001000000011011101111101110110100000000000
000000000000001011000010000111111010110000110000000000
111000001100000001100010101001011100000000000010000000
010000001110000000000110011001111011010110000000000000
000000000001001111000111000001001100000000000000000000
000000001000101011000111001011101011010010100000000000
000010100000000001000110100000001100001100110000000000
000001001000001011100011100000001000001100110000000000
000000000000000000000111010000001111001100110000100000
000010110100000000000111000000001011001100110000000000
000000011100000001000000001001011111110110100000000000
000000000010000000100000000101011000110000110000000000
010000000000001000000000011000000000000000000100000010
100001010000000111000011001001000000000010000000000000
.logic_tile 23 8
000000101110000001100110010000001111001100110000000000
000000001101011101000110000000011100001100110000000000
000100100000001000010011111101111010110011000000000000
000011100010000011000110000011101100000000000000000000
000001000001000011100111111111011110110011000000000000
000000000000100000000110110111001010000000000000000000
001000000001011011100010000101011001000000000000000000
000000000100100001000011111011101111010110000000000000
000000000000101001000110100101011101000001000000000000
000000000001010001000000001001111001000000000000000000
000001000001001011000110100111101101000000010001000000
000010011001010011010000000001101001000010000000000000
000000000000100011100010000000011010001100110000000000
000000001111001111000010000000011111001100110000000000
000010000000100001000111010001001111100000000000000010
000001011001000001000110001001001010000000000000000000
.logic_tile 24 8
000001001100011000000011110001101111000000000000000010
000010000000001111000011000001101001010110000000000000
000010100000001111100111101111111000010110100001000000
000000000001000111100111011101001100100000000000000000
000000000000000111000111100001111011100000010000000000
000000000000000111000100000111001011010100000001000000
000010000001000111100011000101001111110110100000000000
000000000001011111000110001001111100110000110000000000
000001000000000001000111100000011101001100110000000000
000000100000001111100000000000011101001100110000000000
000000000000000011100010000101001000101001110000000010
000001010000001111100011100000011101101001110000000000
000010000000000001000010011111001011100000010000000000
000001000000001001000111000101101100010100000000100000
000000000000000001000000000000001100001100110001000000
000000010010100000000000000000001111001100110000000000
.ramt_tile 25 8
000000010000100000000010001000000000000000
000000010000010000000100000111000000000000
111101110000000000000011100000000000000000
000101010010000000000000001111000000000000
110000000001010000000010001000000000000000
010001000000000000000100001111000000000000
000000001111010000000000001000000000000000
000000000010101011000000001001000000000000
000000101000000000000010000101100000100000
000001000000000000000010001111000000000000
000000000000111000000000000000000000000000
000010000001110011000000001011001001000000
000000000001010001000010000000000000000000
000000000000000000000010000111001011000000
110010100000000001000010011000000001000000
010001010000001001000010110111001111000000
.logic_tile 26 8
000000000000000000000011111001001101110110100000000000
000000000000000001000111100011101001110000110000000000
111110100001001000000000010101011001000000000000000000
000000000000100011000011011111001111010010100010000000
110001000000001111100110000101101111101001010000000000
010010000000000001000011001101101101000010000000000000
000010000000010000000111111111101110111110100000000000
000000001000000000000111010111001101110000110000000000
000000000110000011100011101011101101110110100000000000
000000000110000000100011101101101001110000110001000000
000000001011011001000010000001001110000000000010000000
000100011100100011100110000101111011010110000000000000
000000000000000011100011110000000000000000000100000010
000000000000000001100010000001000000000010000000000000
011010000000000001000000001000000000000000000100000010
100000010100010001000011110011000000000010000000000000
.logic_tile 27 8
000000000000000000000010100011111101100000010000000000
000000000000000000000011101001011100010100000001000000
000101000000010111100111000111111011100000010000000000
000000000100000101100010101101111000010100000000000100
000000000000001000000000000011101000100000010010000000
000000000000001111000011101001011110010100000000000000
000010001110000101000010110111111010100000010000000001
000001000010001111000011001101101100010100000000000000
000000000001010111000000010011111011100000010000000100
000100100000100000100011111001011101010100000000000000
001001001100000011100010000111111001100000010000000100
000000110000001111000010011101111010010100000000000000
000000100001110111100000000011111000100000010000000000
000001000000010000000000001001011101010100000001000000
000000000011010000000111000111111000100000010000100000
000110010100000000000000001101101010010100000000000000
.logic_tile 28 8
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111000000000000111000111111001101010100000010000000000
000000000000000000000111110111111011010100000001000000
000000000000000000000110010011000000001111000000000000
000000000000000111000010000000101101110000110000000000
000010100101000000000110000111000000001100110000000000
000101000000000000000000000000101100110011000000000000
000011100000010011100011100000011000000011110010000100
000011100000100000000111000000000000000011110000000000
000000111000000000000000000000000000000000000000000000
000000010001010000000010000000000000000000000000000000
000000000000000000000011100000001010000011110010000000
000000001000000001000100000000000000000011110010000000
010010000001010000000000001101111100101001010100000010
100000011010000001000000001001111110011111110011000000
.logic_tile 29 8
000000000000000000000000000111101001001100111001000000
000000000000000000000000000000001100110011000000010000
000000000110010101000000010111001000001100111010000000
000000000000000000100010100000001100110011000000000000
000010000001010001000000000111001001001100111000000000
000000001110000000000000000000101001110011000000000000
000001000010001001000010100011101001001100111000000000
000010100000000101100110110000101010110011000010000000
000000000001010101100000010111101000001100111000000000
000100001100100000000010100000101101110011000001000000
000000000000001000000111010101001001001100111000000000
000000011010000101000111000000001011110011000010000000
000000000000000001000000000011101001001100111010000000
000000000000000000100011100000101011110011000000000000
000001000000000000000000000101101001001100111000100000
000010010000000111000010010000001000110011000000000000
.logic_tile 30 8
000100001100000000000111000000001000111100000000000000
000000001110000000000110000000000000111100000000010000
000000000000000000000000000000011010000011110000000000
000000000000001001000000000000000000000011110000000000
000000000000000000010000000000001100000011110000000000
000000001100000000000000000000010000000011110000000000
000000000001010111000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000010
000010100010000000000111100000001000000011110000000000
000001000000000000000100000000010000000011110000000000
000000010000001000000000000000001000000011110000000010
000000010100001011000000000000010000000011110000000010
000010100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000011000000011110000000010
000000010000000000000000000000000000000011110000000010
.logic_tile 31 8
000000000000000000000000000000011110000011110000000000
000000001100000000000000000000010000000011110000000000
000010100000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000100000
000100000001110000000000000000011110000011110000000000
000000000001100000000000000000000000000011110000000001
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000110110000000000000000000000000000
000000011100000000000010100000000000000000000000000000
000000000000000000000000010000001110000011110000000000
000000000000000000000010100000010000000011110000000000
000000000100011101100000000000011100000011110000000000
000000010010100101000010000000010000000011110000000000
.logic_tile 32 8
000100000000000111000110010001000000000000001000000000
000100000000000000000011000000000000000000000000001000
111001001000001001100110010000000001000000001000000000
000000100000000001000010000000001100000000000000000000
001000000000000000000000010000001000000100101101000010
000000000000000000010011001001001101001000010000000000
000000000001000000000000000000001000000100101110000010
000000000000100000000000001101001001001000010000000000
000000000000000000000000010000001001000100101101000000
000000000000000000000010001001001000001000010000000000
000000000000000011000000000000001001000100101100000010
000001010000000000110000001101001000001000010000000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000001001001001001000010000000100
010000100110000000000000000000001001000100101100000000
100011110000000000000000001101001001001000010000100000
.io_tile 33 8
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000100000001000000000111011101000110100000000010
000000000100001001100000001011101101001111110000000000
000000000000001001100111101111011100000110100000000000
010000001000001001100100001001001100001111110000000100
001000000000000001000110000111011100000110100000000000
000000000000000000100110000001101100001111110000000100
000100000000000000000000000111011100000110100000000010
000111101010000000000011011101001101001111110000000000
000000000000001101100110100111011100000110100000000100
000000001000000101000010001111101011001111110000000000
000000000000000001000000010111011101000110100000000000
000000000000001001100010100001001000001111110000000000
000000000100000111000010010111011101000110100000000100
000000000000001111100111100101101000001111110000000000
000010000000000000000000000111011101000110100000000010
000000000110000000000000000111001011001111110000000000
.logic_tile 3 9
000000000011011001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111010100000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
110000000000000000000000000000001000001100111100000001
100000000000000000000000000000001001110011000000000000
001000000000010000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000100
000100010100000000010000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000010001010000000000000000001001001100111100000000
100000010000000000010000000000001001110011000000000100
.logic_tile 4 9
000000000110001000000000001101011111000010000000000000
000010000110000001000011101011001011000000000000000000
000001001000001001100110100000000000000000000000000000
000010100000000001000110010000000000000000000000000000
000000000000000111110011010001111011100000000000000000
000000000000101011100110110001011000000000000000000100
000000000001010000000111110000001100110000000000000000
000000000000100001000110000000001111110000000010000000
000000001101110000000111101111101011000010000000000000
000000000000100001000000001111111100000000000000000000
000000000000001101000000001101001001000010000000000000
000000010000000101000010001001111010000000000000000000
000000000001010001000111000011011100000010000000000000
000000000000100000100011001111101010000000000000000000
000100000100000000000010000111011000000011110000000000
000100010000000101000110100000010000111100000000000000
.logic_tile 5 9
001000100000100111100000000011101010000011110000000000
000000000001001101100010100000010000111100000000000100
111000000000000011000110100111101010000011110000000000
000000000000000000100000000000100000111100000000000000
000000001110000011100000000011011010000011110010000000
000001001010001101100011000000010000111100000000000000
000000000000001000000000001001001101000010000000000000
000000000000001011000011100101111001000000000000000000
000000001000001001000000010001011110101001110100100000
000000000000001101000010010001011101000000010000000100
000000010000000001110000000111011100101001110100000000
000000010000000000000010110101011110000000010001000000
000100000000001001000000000001111110101001110100000100
000000000000000001000000000001011100000000010000000000
010000100000000000000110100000000000000000000000000000
100000010000000000000010110000000000000000000000000000
.logic_tile 6 9
000000001000100101100110000000011101110000000000000010
000000000011011111000011100000001000110000000000000100
111000000000011011000011100111011011000010000000000000
000000000000100001000110010001011111000000000000000000
000001000000101111100110100001001101100000000001000000
000000100001000011100011101101101010000000000000000000
000000100001000001100111101111011111000000000000000000
000000000000100000000000000001111001000010000000000000
000010000000000001100011100000001011110000000000000000
000011101010001101000000000000001101110000000000000010
000010110000000001000011110101011000000010000000000000
000001010000000001000011011011011011000000000000000000
000010100000000111100111000011101110101001110100100000
000001000000001101000110000011111001000000010001000000
011000000000100000000011110001011100101001110101000010
100000011100010000000111110111001000000000010010000000
.logic_tile 7 9
000000000000000111100110001011111010101001110100100101
000000000000000111100000000101001011000000010000000000
111000000000001111000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000010100110001000000111001001011011101001110101000001
000001000010001111010110010101001100000000010000000000
000000001010001111000000011011111000101011010101000001
000000000001011011000011100001101001000001000000000000
000000000010000000000000011101011010101001110100000010
000000000010000000010011110101101101000000010010000000
001100010000001111100000011001011000101001110100100000
000000011110001111000011010001001010000000010000000000
000100000000000011000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
010000000100100000000000001111011001101001110100100000
100000010000000000000000000001001011000000010001000010
.ramb_tile 8 9
000000000000000000000000011000000000000000
000000010000000000000011000111000000000000
111000000000000011100000001000000000000000
000000000010000000100010011111000000000000
000000001010000011100000000000000000000000
000100000000000000100000000101000000000000
000000101100001000000111011000000000000000
000001000000000011000011001101000000000000
000000000000100001000000001011000000000000
000000000001000000000000001101000000000000
000010000000001000000010001000000001000000
000000001100000011000100000101001101000000
000001000000001000010000000000000001000000
000010000000001011010000001001001001000000
110010100000000111010000000000000001000000
010000010110000000000011110111001000000000
.logic_tile 9 9
000001000000000000000111000101111010000110100000000000
000000000000010000000010000000101011000110100000000000
111000000000000011100000001101011001010110100000000000
000000000100000101100000000011001000101001000000000000
011000000000000001000011000000000000000000000000000000
010000001000000000100100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001010010110000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000001000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010001000100000
010000000000000001000000000000000000000000000100000000
100000010000000000100000001001000000000010001001100010
.logic_tile 10 9
001010000000100000000011110000000000000000000000000000
000000000000011111000110000000000000000000000000000000
111000000000001000000000010001011001010110100000000000
010010000000001011000010110011101010100000000000000000
110000000000110000000111101011101110001111110000000000
110000000001110000000100001001001000001001010000000000
000000001010001011000000010111011001010110100000000000
000000000000000001000010000011001011100000000000000000
000000000010000001000010001000000000000000000100000010
000000000100010000100000000101000000000010000000000000
000000101010000001010000000000000000000000000100000100
000000010000100000100000001011000000000010000000100000
000000000000101101100111000000000000000000000100000010
000000000001010111010000001101000000000010000000000000
010010001110000000000000000000000000000000000100000100
100001010000000000000000001001000000000010000001000000
.logic_tile 11 9
000000000001000011000010000101111000010110100000000001
000000001001000101000110001001101111101001000000000000
111000000000000001100000000011111110001111110000000000
000000000000000000000000000001001001001001010000000000
110101000000000000000000000000001101110011000001000010
010000100000000000000000000000001011110011000001000000
000000100001000000000111110000000000000000000000000000
000001001000000000000111010000000000000000000000000000
001000000000000111110000000000000000000000000100000000
000000001100000000000011000001000000000010000000000001
000000010000000000000000001000000000000000000100000000
000000010000000001000000001111000000000010000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111100000010000000000000000000000000000
000010010000000000100010110000000000000000000000000000
.logic_tile 12 9
000000001000000000000011000000011111000000110000000001
000000000000000000000011100000011010000000110000000000
111000000000010000000000000000011001000000110000000000
000011000000100000010010010000011011000000110000000000
011100000000000000000110000000001000000000110000000000
010000000000000000000010100000011011000000110010000000
000000000000101001100110010000001010110000000100000000
000000000110000001000010000000011001110000000001100000
000000001010110000000000000000011010110000000100000000
000000000110110000000011110000001101110000000000000100
000000010000000000000000000000011011110000000100000001
000000010000000000000000000000001111110000000001000000
000010000000000000000000000000011011110000000100000000
000001000000000000000000000000011001110000000000000001
010000100000010000000000010000011010110000000100000110
100000011111000000000011000000011011110000000000000010
.logic_tile 13 9
000000100000000000000010001001101101101001010011000100
000001000000001011000100000001101001010100100000100001
111000100000000000000011010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
110001000000010000000000000000000000000000000000000000
010010100000100000000000000000000000000000000000000000
110000100000000111110000000001011100110100010100000000
100001000000000000100000000000011001110100010001000000
000010101110000011100011100000000000000000000000000000
000001001110000000000111110000000000000000000000000000
000000010001000000010000000000000000000000000000000000
000000010010000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010110100010110000000
000010110000000000000000000000001101110100010000000000
.logic_tile 14 9
000000000000000001100000000011001010110100010000000100
000000000000000111000000000000111000110100010000000000
111100001110001111100111100101011010101001010000000000
000100100110001111100100001111001010010000000000000000
010000000000000001000011011001111110111111100000000000
110010100001001011100011110001111101010110000000000000
000000000010001001000110010111101111110100010000000000
000001001010000011000010000000111100110100010000100000
000100000000011000010111110000011010000000110000000000
000000000111001111000011100000011110000000110001000000
000000000000000011010000000101100001001100110000000010
000000011010000000100000000000101010110011000000000000
000000100010000001000011101111111111111111100000000000
000011100000000000000011000001011110010110000000000000
000000100110000011100011110011011011101101010110000100
000000011100001001100111110001011000111111110000000010
.logic_tile 15 9
000000000000100111010110000000001001000000110000100000
000000000000010000000011110000011110000000110000000000
111110101000000000000011110011001001111111100000000000
000000001010001011000010000011111100010110000000000000
110000000000000111100011100000011011000000110000000000
110000000000100000110011110000001110000000110000000000
000000001011001000000000000101001001111111100000000000
000000001000100001000010010011111111010110000000000000
000010001010010111100000010011101011111111100000000000
000000001100010000000011000111111101010110000000000000
000000000000000111000010000000011000000000110000000000
000000010000000001000110000000011000000000110000000000
000001000110000111100011100001101010111111100000000000
000010100000000000000100000111111010010110000000000000
000001000000000011000000000001111101110100010100100000
000010010000010000000010010000001011110100010000100000
.logic_tile 16 9
001100000000000001100000010011101110101001010000000000
000100000000100111000010000001001110010000000010000000
111011100000100011000000001111101100101001010000000000
000010001101010000100010010001001100010000000000000000
010000000110000011100111010000011101000000110000000000
110000000000001101100110100000011001000000110000000000
000001000001010001100110011111101100101001010000000000
000010000000100000000010000111001100010000000000000000
000011100010001111100110000000001011000000110000000000
000001100000001011100000000000001001000000110000000000
000000000000001111000111010001011011101101010110000000
000001011110000001000011011011101111111111110000100100
000010100001011111100000000101011011101101010100000010
000101000000101011100000000101111101111111110010000000
000100001000100111000000010011111011101101010100000000
000000010001000001000011010001011111111111110010000010
.logic_tile 17 9
000000000000001000000111000000011010000000110010000000
000000000000001011000100000000001111000000110000000000
111000000100000001100010011111101100111111100000000001
000000001110001111000011001101011110010110000000000000
000001001110000000000010001011101111111111100000000000
000000000110000111000000001001111101010110000001000000
000000001000001111000000011001011001101001010000000000
000000001100000001100011001001001111010100100000000000
001000100000000000000000011001001111111111100000000000
000001001000000000000011001001111111010110000000000000
001000010000000000000010001101001101111111100000000000
000000010001000000000111101101111110010110000000000000
110000000000001111100111010000011000000000110010000000
100100000000001111000111000000001111000000110000000000
010001000000000111100010000111011010010110110110000000
100010110000001001100110010000001010010110111000000000
.logic_tile 18 9
000100000000000111100000001101011010101001010000000010
000000001100000001100011100111001010010000000000000000
111100000001000000000111100001001100101001010000000000
000010100000001101000000000111001000010000000000000000
011010000000100111100011000101011010101001010000000100
110001000100111001100111111111001010010000000000000000
001000001110000001100111111001001100111111100010000000
000000000000100011000011101101111011010110000000000000
000000000000001001100011111111011111101101010100100000
000000000000001111000111110011101011111111110000000010
000110010010001111000000010111011011101101010110000000
000100011010001101100011000011001001111111110010000000
000000000001001111100110101011111111101101010101000010
000001000000100101100010001011011011111111110000000000
001000000000001111100110010001111111101101010100000010
000000010000000001000010001011011001111111110000000000
.logic_tile 19 9
000001001001000001000011100001101001001100111000000000
000000100100000000000000000000001110110011000000010000
000000000000001101100110110111101000001100111000000000
000010000000000101000011010000101011110011000000000000
000010000000000000000111010101101001001100111010000000
000011000000100000000011100000101001110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000010011100000001101110011000000000000
000001100000000000000000000001101001001100111000000000
000010001010001111000000000000101100110011000000000000
000000100000001000000011000101001001001100111001000000
000000010000001101000110010000101111110011000000000000
000000000001010000000000000001001000001100111000000000
000100000000100000000000000000001100110011000000000010
000010100000010101100110000011101000001100111000000000
000001011000000000100111010000101001110011000000000001
.logic_tile 20 9
000000000000000001000000011011011110101001010000000000
000000001110000000000011000001101110010000000010000000
111000000110011011100111010000000000000000000000000000
010000001110100101000011010000000000000000000000000000
000000000000101101000111001011011110101001010000000000
000000000000011101000111010111101110010000000000100000
000011000000000000000000010000011100000000110000000000
000011000000000101000011000000011000000000110000000000
001000000110000101100011101101111000010110100000000000
000000000000000000000010011001111001100000000000000000
000100000000000000000000010011001011111110110100000000
000101010000100111000011110101101000101001010010000000
000000010000000111100111100101101011010110110100000010
000000000000000000100000000000011100010110110000000000
001010101110101001100000000101001110010110110100000010
000000010001000011100000000000111100010110110000000000
.logic_tile 21 9
000000000000000000000011101011011110110110100000000000
000000001000000001000010110011011010110000110000000000
111000000010101000000000000000011011001100110000000000
000000101011010001000010010000011101001100110000000000
000001000000000001010000010000011100001100110010000000
000000100000001101000010000000001110001100110000000000
000000100000001011100111000011111000101000010000000000
000000001001000101000100000111011100010110000000000010
000010001110000001000111100000001101000000110000000000
000001001010000000100000000000011110000000110000000000
000100110000100011100110000001001110111111110101000000
000000011001000001000100000101011111111101110000100000
001000000000001111000110110001011011111111110100000000
000000000000000001100110011001101000111101110000100000
000000100000000101000000010101111000010110110100000100
000001010000000000000011000000011011010110110000000000
.logic_tile 22 9
000000001100001001000110000001001111000000000000000000
000000000000000001000010010111001111010110000000000000
000001000000100001000110001011001011110110100000000000
000000100000010101100000000101011111110000110000000000
000001000000011101100011111111101101000001000000000000
000010000110100011000011110111001010000000000000000000
000000001010000101000011000000011011001100110000000000
000000001010000011000110110000011100001100110000000000
000000001110010111100000001001011000000010000000000000
000010100000101001000011100001111010000000000000000000
001000011110000111000000011011001000110011000000000000
000000011001010000100011110001111011000000000000000000
000000000000100001100000000101011011000000000001000000
000000000000000011000000000001011101010010100000000000
000010100000001001100110010000001101001100110000000000
000000010001010001000010110000001010001100110000000000
.logic_tile 23 9
000010100000000111100111110101001001000000010000000000
000001101110011011000010000101011100000010000000000000
000010000000000000000110011111101100110011000000000000
000000000100001111000011100011001000000000000000000000
000010100000100001100111111111101100000000000000000000
000000000001011111000011110101001011010110000000000000
000000100000111001100000001001011001000000000000000001
000101000000011001000010111001011010010110000000000000
000000000110000111010010010101111101000000010000100000
000000001110011011000111010000111101000000010000000000
000000000010001111100011100011001110110110100000000000
000100010000001101100010111111111011110000110000000000
000000000000001001000011100111011110000000000000000010
000000000000000111100111101001011110010010100000000000
000000000001001011100000000001101110110110100000000000
000000010000010111100010111011011011110000110000000000
.logic_tile 24 9
000010001110001001000000010011111011001001000000000000
000000000000001011000010001111101000010100000000000000
000000000110101001000111100001001100110110100000000000
000000000001000001100011111111011100110000110000000000
000000000001001001100110000111011000101000010000000000
000000000000000001000000000101101000010110000000000000
001001000011000111000011110011111001001001000000000000
000010001100100011100011100111001100000010100000000000
000000000001000111000000000111111111110100010000000000
000000000000000000100010010000011001110100010000000000
000001000000000111000010000101101010000001000000000000
000000010100011001100100000000111000000001000000100000
000001000000010000000010000101011011000000000000000100
000010000000100001000010001001011111000010000000000000
000000100000001000000011110000011011000000110001000000
000000010100001111000011110000001001000000110000000000
.ramb_tile 25 9
000000000000010111100000000000000000000000
000010110010000000100000000111000000000000
111001000110000111100000000000000000000000
000000100001000000100000001101000000000000
000000000001110000000000000000000000000000
000000000000000000000010001011000000000000
000010001000000000000000000000000000000000
000000000001000000000000000111000000000000
000000000001010001000000001011100000000000
000000000100100000100010001111100000000010
000101000000001000000011101000000000000000
000110000000001111010110000001001111000000
000011100100000111100000001000000001000000
000010001100001011100010000011001101000000
110001001110000111000111100000000000000000
110011010001000000100000000011001000000000
.logic_tile 26 9
000000000000100000000111100111111101010010100000000000
000000000101000000000011001001011101000000000000000000
000111000000001111100011110111101110110100010000000001
000010000000111111000011110000011001110100010000000000
000000000000000001100000010011111011110100010000000000
000000000000000000000010000000111001110100010000000000
000000100010100000000111011111011011101000000000000000
000000000101001101000111100011011010000110000001000000
000010100000001111000000000011111001001011100000100000
000000000000000001100010010000101000001011100000000000
000000110001110011100010001111001100001001000001000000
000000011010110000100110001001001011000010100000000000
000001000000000001000111100011001010101011110000000000
000010000000000000100011100111011010101111010000000000
000010000100001001000000000000001100001100110000000000
000011010000000101100000000000011111001100110001000000
.logic_tile 27 9
000000000000000011000010110111011000110100010000000000
000000100010000000100111000000111010110100010000000010
000010000001010000000110010111101000001011100001000000
000000000100001111000010000000011100001011100000000000
000000001010010001100000000111001011110100010000000000
000000000000001001000011000000111001110100010000000000
000000000010000000000110000011011000110100010010000001
000000000000000000000100000000111001110100010000000000
000001000001000011000000010011111101100000010000000000
000010100000101001000011100011011100010100000000000000
000100000000001001000010000101101110001111110010000000
000001001110001111000100000001111010001001010000000000
000000001100010000000010010011111111001011100000000000
000000000000000000000011100000011111001011100000000000
000001000000000001000111100111111001001011100000000000
000000010110001001000011010000001110001011100000000000
.logic_tile 28 9
000000000000000000000000010011111101110100010000000000
000110000000000000000010000000101011110100010000000000
000001100000001111000111110111101001110100010000000000
000001000000010001000110000000111010110100010000100000
000100000000000111000111110001111110001011100000000000
000000000000000000000110000000011011001011100000000000
000001000010101111000110100111111000110100010000000000
000000100101000001000000000000111011110100010001000000
000000100000000000000000000001101110001011100000000000
000001000100000111000000000000011010001011100000000000
001000000001010001100111100101101101001011100000000000
000010010000010000000100000000001110001011100000000000
000000000000000011100000010001111000001011100000000000
000000000000000000000011000000011110001011100000000001
000000000101100000000111100111111001110100010000000000
000101010001000001000110000000101100110100010001000000
.logic_tile 29 9
000000000010000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010010
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000011010000011110000000001
000000000000100000000000000000000000000011110000000010
000000001111000000000000000000000000000000000000000000
000000000100100001000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000011110001011000000000000000000000000000000000000
000001100000100000000000000000001100000011110000000001
000011110001010000000000000000000000000011110000000010
000000000000011000000000000000001110000011110000000000
000000000000000011000000000000000000000011110010000010
000000000000000011000000000000011110000011110000000001
000100010000000000000000000000000000000011110000000010
.logic_tile 30 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010100000000000000000011110000011110000000000
000000000001010000000000000000010000000011110000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000001000000011110000000000
000001001110000000000000000000010000000011110000000000
000010000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000010000000000000000000000000000000
000000011110000000000100000000000000000000000000000000
.logic_tile 31 9
000010100000000011100110110011100001000000001000000000
000001000010001001100011010000001010000000000000001000
000010000100000000000000000101000000000000001000000000
000001000110000101000010100000101010000000000000000000
000000000000000000000011100011100001000000001000000000
000000000000000101000010010000101001000000000000000000
000000100001010101100010100111000000000000001000000000
000000000010100000000000000000101001000000000000000000
000000000000000111000000000111000001000000001000000000
000000000001010000100000000000101000000000000000000000
000000000000000111100010000001000000000000001000000000
000000000110000000000000000000101011000000000000000000
000000000000000000000010000011000001000000001000000000
000000000010000000000110000000001011000000000000000000
000000000000100000000000000001000000000000001000000000
000000000101010000000000000000001000000000000000000000
.logic_tile 32 9
001000000010001001100110010000001000000100101100000100
000000001100000001000010000011001000001000010001110000
111000000000101001100110010000001000000100101100100100
000000000000000001000010000111001000001000010000000000
000000000000000000000000000000001000000100101100000010
000000001010000000000000000011001001001000010000100000
000100000000010000000000000000001000000100101110000010
000100000000000000000000000111001001001000010000000000
000000000000000000000000000000001001000100101111000000
000000000000000111000000000011001000001000010000000000
000000000000010000000000000000001001000100101101000100
000000010010000000000000000111001000001000010000000000
000000000000000000010000000000001001000100101110000000
000000000000000111000000000011001001001000010000100100
010000000001010000000000000000001001000100101110000000
100000010000000000000000000111001001001000010000000100
.io_tile 33 9
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000010101011110001001010000000000
000000000000000000000010000000101101001001010000000000
111000000000000111100110000001111111101111000000000001
000000000000000111100011011011111010000110000000000000
000000000000100000000011100111001011000110100000000000
000000000001010111000010111101101110001111110000000000
000000000001011000000110000001011001001001010000000000
000000000000100001000011010000101011001001010000000000
000000000000000000000111100011111000001001010000000000
000000000000000000000011010000101101001001010000000000
000000000000000000000010010001111010101111000000000010
000000000000000000010110001011111110000110000000000000
000000000000101000000000000000011001001100110100000100
000000000001000001000011010000011101110011000000000010
011000000000000101100011000000011010000011110100000100
100000000000000001100000000000010000000011110000000000
.logic_tile 2 10
000100000000011101100000010101101101001001010000000000
000100000000000001100011000000101100001001010000000000
000000000000000011100000011011111001010110100000000000
000000000000001001100011110101111101100000000010000000
000000000000001101100000010001011000101111000010000000
000000000000011111100011010111001000000110000000000000
000000000000001101000000010011111111000110100000000000
000000000000000001000010001111001100001111110000000010
000000000000000101000010000000001100000000110000000000
000000000000000111000000000000011010000000110010000100
000100000000001111000011100101101000001001010000000100
000100000000001011000110110000011110001001010000000000
000000000000000111100011101101001110000110100000000000
000000000000000001100010100001001111001111110000000000
000100000000010001000000000101001100101111000000000000
000100000000100000010000001011001011000110000000000010
.logic_tile 3 10
000000000000001001100110010000001000001100111100000000
000000000001000001000010000000001000110011000000010100
111000000001101001100110010000001000001100111100000000
000000000000110001000010000000001000110011000000000100
111000000000000000000000000000001000001100111100000000
100001000000000000000000000000001001110011000010000000
000000000010010000000000000000001000001100111100000010
000000000010000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000010100000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000001010000000000000000000001001001100111100000100
000000000000000000000000000000001001110011000000000000
010000000011100000000000000000001001001100111100000000
100000001110100000000000000000001001110011000000100000
.logic_tile 4 10
000101000000000000000111100111001100000010000000000000
000100100010000000000111101011111110000000000000000000
000000100000001001100111110101001001001001010000000010
000001000000000001100110011001011110000000000000000000
000000000000001111100011111101101111000010000000000000
000000000000000001000110001001001111000000000000000000
000000100000000001100110010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000010000011110110111101001011100000000000000000
000000000000000111000011101101011010000000000000000000
000000000010101000000111011011011101000010000000000000
000000001010000011000011001101001001000000000000000000
001000000000001011100000010000001101110000000001000000
000000000000010011100011000000001000110000000010000000
000000000000001000000110101011101011000010000000000000
000000000000001011000000001011111000000000000000000000
.logic_tile 5 10
000000000000001011100000000000001010110000000000000000
000011000000000001000010000000001110110000000001000010
111000000000000001000010010011011001101001110100000010
000000000000000000100110100111011010000000010000000100
000010000000000000000000000101011011101001110100000010
000001001111000111000011110001111011000000010000000100
000000000000001000000111010011011001101001110100100001
000000000000001011000010100111111000000000010000000000
000000000000001000000111010001111010101001110100000000
000000000000001111000111000001111111000000010000100000
000000000000010011100000000001011000101001110100000000
000000000000101001010000000111111000000000010010000000
000000000000001111100110100011111011101001110100000000
000000000000000001000100000001011111000000010000000100
010000001001000000000110000011111000101001110100000000
100001000000100000000100000111011101000000010000000100
.logic_tile 6 10
000000000000001011100000000011101010101001110100000000
000000000000100101000010000001101100000000010001000000
111000000000000011110000000000000000000000000000000000
000100000010000111000000000000000000000000000000000000
000010000100000111000000000011001010101001110101000011
000010100011010011100000000001001001000000010000000000
000000000001000000000000000111011101101001110100000100
000000000000100000000011100001101000000000010011000000
000000000000100011100000000000000000000000000000000000
000000000001001111100000000000000000000000000000000000
000000000000011000000110100101011101101001110100000010
000000000010000111000100000001001011000000010000000000
000000000100000000000111000111001011101001110111000100
000000000000000001000100000001001000000000010000000000
010001000100000000000000000000000000000000000000000000
100010100000110000000000000000000000000000000000000000
.logic_tile 7 10
000000000000001000000111010001101010000110100000000000
000000001100010001000011111101111010001111110000000000
111000000000001001000011110001011001101001000000000010
000000000000101111000011010000001101101001000000000000
110000100000000011000010010001101101110110100000100000
010001000000000000100111110000011111110110100001100000
000100000000001001000011100101101000000110100001000000
000000000000001001010000001111111100001111110000000000
110001000100011111000111101001101010000110100001000000
100000101110111101100010110101111110001111110000000000
000010100000000000000111000011011001000110100000100000
000000001010000000000000001001011010001111110000000000
000000001111100111100111000000000000000000000100000000
000000000001110000000111101111000000000010001000000010
010001000000000000000111101000000000000000000111000000
100000100000000000000011011111000000000010001000000000
.ramt_tile 8 10
000000011000000111100000000000000000000000
000000010000000000100000000111000000000000
111000010000100000000010001000000000000000
000000010000010111000100001111000000000000
110000001100000000000111100000000000000000
010000000000000111000110000011000000000000
000000000000000000000000000000000000000000
000010001110000000000000001011000000000000
000001001000100000000011111001000000000000
000010000001000001000011000011000000010000
000000000000000000000000000000000001000000
000000000000000111000000001101001001000000
000000000000011011100000001000000000000000
000000000000100111100000001111001011000000
010001000000000000000011110000000000000000
010000000000000000000011010101001110000000
.logic_tile 9 10
000000000000000001000111100101111110101001000000000100
000000000000000101000011011011001001010110100000000000
111000000101111011100111000101001011101001010000000001
000100001101011111000111100001011011111111100000000000
000100000000010101000110000001101101000110100000000000
000000000000101111000111100111111010001111110000000000
000000000001011011100000000001101111000010000001100000
000000000000000001100011010000111000000010000000000000
000000000000100000000111000101011100010110000000000000
000000100000001001000011110000111100010110000000000000
000000000000100000010011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000011100010000001001011010110100100000100
000010100000000000000100000001101000101001000000000000
010000000000000000000000000000000000000000000000000000
100000100001000001010000000000000000000000000000000000
.logic_tile 10 10
000000001010001111100111001011001001000000000000000010
000000000000001011000110010001011111000110100000000000
111000000110101001000011110111111011000110100000000010
000000000101010001100111000111111111001111110000000000
110000001000000101000010010101111111000110100000000000
110010000000000000000011011101101001001111110000000000
000100000000000011100011100000000000000000000000000000
000100000000000000000110010000000000000000000000000000
000010100011100011000000000001011000001111110000000000
000011100001110000100000000111011001001001010000000000
000000001000000000000000000101101010101001010010000000
000001000000000000000000001101001111111111100000000000
000000001010001001000010010000000000000000000100000010
000010000001010111000010000001000000000010001001000000
010000000000100000000010011000000000000000000101100000
100000100001010001000010100001000000000010001000000000
.logic_tile 11 10
000000000001010000000000010000011010000000110000000000
000000000000100111000011110000001010000000110000000000
111000000000001000000011111001001100000000000001000000
000011000000100001000011101111011110000010000000000000
010100000000000011100011110001101011000110100000000010
110000000001010000100011110111111000001111110000000000
000000001010001101100011100101101001000110100000000000
000000000000001111100010011111111011001111110000000000
000101001000000011100111011000000000000000000100000000
000000000100000000000011111001000000000010001000000000
000000000000000000000000000000000000000000000110000001
000000000000000000000000000011000000000010001000000000
000100001010001111100000011000000000000000000100100000
000010000000000001100011000101000000000010001000000000
010000000000000000000000010000000000000000000100000010
100000001000100000000011101011000000000010001000000000
.logic_tile 12 10
000001000010000011000000010111101010000000010000100000
000010000000000000100011110000111101000000010000000000
111000000000001000000000001101011001111111000000000010
010010100100000101000000001111001010101001000000000000
010101000000000111100000000000001111000000110001000000
010100000000000000100011000000001010000000110000000000
000010000001001011100110010011111000000000010000000000
000000001110000001100010100000001111000000010000000001
000001000000000000000000010000011011110000000110000010
000010101110000000000010110000001000110000000000000000
000000000000001000010000000000011110110000000100000101
000001000110000001000000000000001000110000000000000000
000101001010001000000000010000011110110000000100000000
000000000000000111000010110000011010110000000000100000
010001001010000001100000010000011011110000000100000010
100010100001010000000010000000011011110000000000000000
.logic_tile 13 10
000000000000000111000000000000011101000000110010000000
000110000000000111000000000000001011000000110000000000
111000101010001001000110100111111010111111000000000000
000001100000001101000000000101001101101001000000000000
010000001100001000000111011101011110000010000000000000
110000000000000111010110100001111110000000000000100000
000000000000000111100110010000001101000000110010000100
000000001100000000110011100000001001000000110000000000
110000000000101111100111010001111011111111100000000000
100000000001011101000011000000011100111111100000100000
001000000000000111000110011111001100000110100000000010
000001000010000011100010001101011000001111110000000000
000000000000100001100000000000011101000000110000000000
000000000000010000100000000000001100000000110000000000
010000000001010011100000010001011101101001110100000000
100000000000010000000010110011011101000000110000000010
.logic_tile 14 10
000000000110000111100010010000011010001111110010000000
000010101011010000100011110000001011001111110000100000
111000000000101111000000010001011100110100010000000000
000000000000111101100010000000101110110100010000100000
110000100000000001000110010001001101000110100000000000
010000000000001001100010000011001101001111110000000000
000000000001000111100110011101111000010110100000000000
000000000010001111100010000001001101101001000000000000
000000000000100111000011110000011101000000110001000000
000000000001001111100111110000001001000000110000000000
000000000000001011100000010111101010111111110010000000
000000000000000111010011001101101010111001010000000000
000010100000000000000000000000011011110000000110000000
000011100000001011000000000000011110110000000000000000
010010100000000011100011100000011010110000000100100000
100001000000000000000100000000011001110000000000100000
.logic_tile 15 10
000100000000000001000010101001011010100000010000000000
000110000000000001000111111011011101010100000000000000
111000000110001011000011011101001111000110100000000000
000010100000000011100011011111101100001111110000000000
000001001100001001110011000011111101110100010000000100
000010101110000001000111010000101001110100010000000000
000000000000000000000010011101111000100000010000000000
000000000000000001000111011011111111010100000000000001
000010000001010000000011110101011000111111110000000010
000011100001010000000111100101001000111001010000000000
000000000000001001000011100101111110100000010000000000
000000000000011011000110010111111101010100000001000000
001000000001100001000011011101111000010110100000000010
000000000001111001000111100011011001000000010000000000
010000000000000000000111010111011000111111110100000000
100100000110000000000111101001101011101101010000100000
.logic_tile 16 10
000000000000000111000010001111111101111111100000000000
000000000000000111100110011011011010010110000000000000
111010000000011101000111110111111111111111100000000000
000001000000000001100111101111101011010110000000100000
110000000000000111000111110000011110000000110000000000
010001000000000001000111110000011011000000110010000000
000000000000010001000110000001111110111111100000000100
000000000010100000100010011111101000010110000000000000
000001001100000000000111000000011000000000110000000000
000000000000000000000010000000001011000000110000000000
000000000001000000000010000001011110111111100000000010
000000000000000000000010011111001010010110000000000000
000000000000000000000000000001011000000110100010000000
000000100000000000000010011001111010001111110000000000
000000000001001001010010010001111010101101010110000000
000000000010000011000110111101011101111111110000100000
.logic_tile 17 10
000000000000000001100111011001011000111111100000000100
000000000000001011000111011011111101010110000000000000
111100000000001101000111010001111100101001010000000000
000000000000001111100110110101001100010000000000000000
010000000000001000000010010000011000000000110000000000
010000000000000111000110000000001100000000110000000000
000001000000010001100111010000011010000000110000000000
000000000000101111000110000000001110000000110000000000
000100001110001111000000011111111000111111100000000000
000110000000000111000011111011011011010110000000000000
000110101110001000000111011001011011111111100000000000
000001001100001011000011011111011010010110000000000000
000000101110011111100110000101011011101101010101000000
000001000000100111000000000111111111111111110000000000
000000001010001000000111010111011001101101010101000000
000000001010001111000011010001111101111111110000000000
.logic_tile 18 10
001000001100001111000111111111101000100000010000100000
000000000000000111000011100011011001010100000000000000
000000000000000001000000000001111101101001010000000000
000000001000100001100011101011111101010000000000000001
000000000101000011100000001011111111101001010000000000
000000000000000000000000001101011111010000000001000000
110001000000001000010111001001011110111111100010000000
100010100000010101000100000001001111010110000000000000
000100000000001101100110100000011010000000110000000000
000000000001011111000000000000001111000000110000000000
000000000110001001000011000001111101101001010000000000
000000000000000011000111110011111101010000000001000000
000001000000100000000111100011111111101001010000000000
000010000000010000000111010011011111010000000001000000
000000000111011001000011000001101010110110100000000000
000000000000101011100110010000001000110110100010100000
.logic_tile 19 10
000000000000000111000000000101001000001100111000000000
000000101100000111000000000000101110110011000001010000
000000000000001001000111100001101000001100111000000000
000000001010001111110000000000001000110011000000000000
000001000000000111100000000011001000001100111000000000
000000000000000000000011000000101100110011000000000010
000000000001110011100000000101001001001100111000000000
000000000001110000000010000000001100110011000000000000
000010101110011000000011100111001001001100111010000000
000000000000000011000000000000101101110011000000000000
000000000000000001000000000111001001001100111001000000
000000001010000000000011010000101001110011000000000000
000000000000110011010010000101101000001100111000000000
000010000000110000000010000000101000110011000000000100
000000101000000000000000000101101001001100111000000001
000000000000000000000000000000001000110011000000000000
.logic_tile 20 10
000000000000001011100111010000011001000000110000000000
000000001000000011100111010000011001000000110000000000
111100001100001001000111010000011101000000110000000000
000110100000000001100111110000011011000000110000000000
110000000000001001100010010000000000000000000000000000
110000000000000001000111110000000000000000000000000000
000001000000001001100110010111101011000110100001000000
000000100001001011000011111001111101001111110000000000
000100000000000000000000000111101110101001010000000000
000000000010000011000000000001111110010000000000000000
001000000000000000000010010101011011101101010101000010
000000001100000000000011111101001000111111110000000000
000000000110010001000011101101011010101101010100100000
000000001110100000100010010001001100111111110000100000
000000000000100000000111110001011011101101010101000000
000000000001010000000111000001111000111111110000100000
.logic_tile 21 10
000000000000001111100011101101111100101000010000000000
000000000000010111000010000101011010010110000000000000
111000000110010111000110010111001001101001110010000000
000000000000110000000010000000111001101001110000100000
010010000001100111000111001101111101101000010000000000
110001000000000000100000001001111111010110000000000000
000000101110000001100011010011101101100000010000000000
000000001010001001000110100001001100010100000000000001
000000000000000000000000000111011111100000010000000000
000000001110001111000000000001111110010100000000000000
000000000000000101100010011101011101110110100000000000
000000000110001001100011100101011110110000110000000000
000001000010000001000011001111001000110110100000000000
000010000000000001100010011101011110110000110000000000
010000000000010001000010011000000000000000000100000000
100000000000101001000011110001000000000010000000000000
.logic_tile 22 10
000000000000001001100000001001001011100000000000000000
000000000000001111000011000001011100000000000000000010
000000000000101000010111111011111110110011000000000000
000000000000010001000111011011111010000000000000000000
001011101100001011010000001111001100000000010000000100
000101000001011101100010101101011100000010000000000000
000001100001100001000010010001001111110011000000000000
000001100001110000100011011111111110000000000000000010
000000000000001000000111101011111110110011000000000000
000000000000000011000000000101011010000000000000000000
000000001000001011100011100000011001000011000001000000
000000000100001101000010010000011001000011000000100010
000000000010000000010111010000011010000000110000000010
000010100000011001000011100000011000000000110000000010
000000000010001000000011010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
.logic_tile 23 10
000001000000000111100011110001111010110110100000000000
000010000000001011100011100001111011110000110000000000
000010000001000101100011110001011100000000000000000001
000000000010000000000111100101101101010110000000000000
000000000001101000000011100001011110101000010001000000
000000001000000001000011101111001101010110000000000000
000000001100001000000111110011011000110110100000000000
000000000000000001000111100001111001110000110000000000
000000100000100000000010010011101011001011100000000000
000000000001000000000011000000111011001011100000000010
000000000000001000000111110000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000010100000100011100110000000011010000000110000000010
000100001111000000000000000000001110000000110010000000
000000001101011000000000000000011101000000110000000000
000000000000100011000000000000011000000000110000000010
.logic_tile 24 10
000100000000001011000111110001001110010110100001000000
000000000000000111100111001101001110100000000000000000
000010101111100101100011110000001111000011000000000000
000000000000000000100011000000011110000011000010000000
000100000000001011100010001001101100111111110000000001
000100001110001011100110010101101101101001110000000000
000000001101001111000110000111111010110100010000000000
000000000001110111100000000000111010110100010001000000
000000000000000001100010000101011001011101000000000010
000010000010000111000011100000101001011101000000000000
000010100001000000000000001001001011101000010000100000
000001000000100000000000000111001010111101110000000000
000001000000011111100110000101001001110100010000000000
000000000000000011000000000000111110110100010000000100
000000000000100001110010000001001100001011100010000000
000110000110001001010100000000101101001011100000000000
.ramt_tile 25 10
000000010000100000000000010000000000000000
000000011111000000000011111001000000000000
111000011111001000000000001000000000000000
000001010100000011000000001111000000000000
110000100000000000000000001000000000000000
010000000111000000000010011011000000000000
000000000001010000000000000000000000000000
000000000110100111000000000011000000000000
000011101100001111000000001101100000000010
000011000001010111000010010011000000000000
000010000000110111100000000000000001000000
000000000001011001100010011101001100000000
000000000000000001000000010000000000000000
000000000000000000100010110111001100000000
011010000000000000000000001000000000000000
010000000001010001000010010111001111000000
.logic_tile 26 10
000010100001001001100010000111011100110100010000000000
000001000000000011000110010000001000110100010001000000
111000000001001001100111100001001010110110100000000000
000000000010001011000010100011101101110000110000000000
000010001001001011100011011101011010010110100000000000
000000000000101111100110000001011001000001000000000000
000000000001010111000000001011001001101001000010000000
000000000110001001000011010001111101010110100000000000
000000000000001011100011100001011110110100010010000100
000000001010000001100011110000101100110100010000000000
000010101000110101100111100111111011101000010000000000
000000001000100000000011110001001010010110000000000000
000010100000001101000000000001111100000000000000100000
000111100000001111000000001101111110010010100000000000
000000000000000011100000000011111000110110100100000000
000100000010001111000000000000111011110110100010000000
.logic_tile 27 10
000001100001000001000110000001101001110100010000000000
000111000000100000100010100000011010110100010000000000
000000001011010111000000000111101000110100010001000000
000001000000101001100010010000111110110100010000000000
000000000000001111000000000111001111110100010000000000
000101000001001001100000000000101101110100010000000000
000000000100001001100000010011011000001011100000000000
000100000010000011000011110000011000001011100000000000
000000000000110001100000001011101101000110000000000000
000000000000010001000000000011101000101011110001000000
000011100011001000000010000011001011001011100000000000
000001000000000011000111110000001010001011100000000000
000000000001111111100111010111001010110100010000000000
000000000001100001000011000000101001110100010000100000
000000000100001000000111001111001111001111110000100000
000110100000001011000000000111101011001001010000000000
.logic_tile 28 10
000110100000000000000111010101111010110100010000000000
000000001100000101000110000000101011110100010000000000
000000000010000001100111000011101001110100010000100000
010000000000000000000000000000111001110100010000000000
000000001111001011100110000101111000110100010000000000
000000001110101011000011010000101100110100010000000000
000000001001001111100000010101001101001011100000000000
000000000000100001100011110000011110001011100000000000
000000000010100000010000010101001010001011100000000100
000000000000001001000011110000011110001011100000000000
000000101110000001000000000101011100001011100000000000
000000001010001011100010010000001001001011100000000000
000000000000000001000000000011111000110100010000000000
000000000000000000000000000000011000110100010000000100
001000100000010000000000000101101011110100010000000000
000001000000000001000000000000011000110100010010000001
.logic_tile 29 10
000000100010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011101100000000000000000000000000000000000000000000
000011101100000000000000000000000000000000000000000000
.logic_tile 30 10
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000001010011000000000000000000000000000000000000
000000100100100000100000000000000000000000000000000000
001000000000000000000000000000011000000011110000000000
000000000100100000000000000000000000000011110000000000
000000000001000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
001000000000000111100011110000001100000011110000000000
000000000000000000000011100000010000000011110000000000
001010001110000000000011100000011110000011110000000000
000001000000010000000000000000000000000011110000000000
000000100000100001000000000000011100000011110000000000
000000000000000000100000000000010000000011110000000000
001000101010100011100000000000001100000011110000000000
000000001001000000100000000000010000000011110000000000
.logic_tile 31 10
001010000110001001000110100101100001000000001000000000
000000000000000101000000000000101011000000000000010000
000010101001001101100111010011000000000000001000000000
010000000000100101000010100000101011000000000000000000
000000000000000000000010010011000000000000001000000000
000000001100000000000010100000101000000000000000000000
000100000000000000000110110011100000000000001000000000
000000000000000000000011110000001001000000000000000000
000010000000001000010111010011100001000000001000000000
000101001010001011000011000000001000000000000000000000
000000000001001001000000000011000000000000001000000000
000010101100100011000000000000001000000000000000000000
000000000010010000000000000001100001000000001000000000
000000001100000000000000000000101001000000000000000000
000010000000000000000000000101000001000000001000000000
000101000110000000000000000000101000000000000000000000
.logic_tile 32 10
000000000001011001100110011000001000000100101100000000
000000000000100001000010000111001000001000010001010100
111010000000001001100110011000001000000100101110000100
000000000000000001000010000011001000001000010000100000
000010000000000000000000001000001000000100101110000010
000000000000000000000000000111001001001000010000100000
000000000001000000000000001000001000000100101100000000
000000001010100000000000000011001001001000010001000100
000000000000000000000000001000001001000100101110000010
000000001100000000000000000111001000001000010000100000
000000000000010011100000001000001001000100101110000010
000100001010000000000000000011001000001000010000000000
000000000000000000000000001000001001000100101100000010
000000000000000000000000000111001001001000010000000000
010001000010000011100000001000001001000100101110000010
100100000100000000000000000011001001001000010000100000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000010001100110011101111000000110100000000000
000000000000001001000011001001001011001111110000000000
000000000000001011100000010111111101001001010000000000
000000000000001011000011100000001000001001010000000000
000000000001011111100111011101111000000110100000000000
000010000000100001000111010101001100001111110000000000
001010000000001001000111100011011001001001010000000000
000000000000000111000000000000101000001001010000000000
000000000000001011000000001011011001000110100000000000
000000000000000011110010001101001101001111110000000000
000001000000001000000000000001001010101111000001000000
000010000000001011000011011101001000000110000000000000
000000100000100000000000000101001110001001010000000000
000011000000000000000011000000011000001001010000000000
000000000000000101100000000001001000101111000001000000
000000000001010000000000001101011001000110000000000000
.logic_tile 2 11
000000000000000111100111000111101001101111000001000000
000000000000001001100110000111111011000110000000000000
000000000000001011100111010001101001001001010000000000
000000000000000101100011100000011111001001010000000000
000000000000000001100010000101111001001001010000000000
000000000000101001000100000000011001001001010000000100
000100000000001011100011101101001101010110100000000000
000100000000001011100011100001001100100000000000000010
000001000000001111000110000011011110000110100000000100
000000101010000111100100001101001000001111110000000000
000000000000000101100000000011011100000110100000000000
000000000000000000000010000001011010001111110000000000
000000000001000001000000001011001101010110100000100000
000000000000100101100000000101101111100000000000000000
000000000000000000000110100011011101000110100000000000
000000000000000001000011010111011011001111110000000000
.logic_tile 3 11
000010101110001001100110010000001000001100111110000000
000001000110000001000010000000001000110011000000010000
111010000001011001100110010000001000001100111100000000
000000000110010001000010000000001000110011000000000000
110000000000010000000000000000001000001100111100000000
100000000000100000000000000000001001110011000000000000
000010000000100000000000000000001000001100111100000000
000000000001010000000000000000001001110011000001000000
000000000001010000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000001011000000000000000000001001001100111110000000
000000001010100000010000000000001001110011000000000000
010000000001000000000000000000001001001100111100000000
100000001100000000000000000000001001110011000000000000
.logic_tile 4 11
000000001100000001100010010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000010100011111000000000000101111100000110100000000000
000000001100000001000011001011011001001111110000000000
000000000000101011100000000000000000000000000000000000
000100000001001011100000000000000000000000000000000000
000000000010000001000000000001101000001001010000000000
000000000000000000000000000001011111000000000000000000
000000000000000000000011101011101010000110100000000000
000000101010010000000100001001001010001111110000000000
000000000000110001000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 5 11
000000000000001101000010010001011011000001000000000000
000000000000000001100011001001101110000000000000000000
111000100000001011100000000001001010100000000000000000
000001000000000111100010000000001000100000000000000000
010010000001111011100111000011001101100000000000000000
100000000001010111100000000000101001100000000010000000
000010100001000101000010010000000000000000000000000000
000001000100101001100010000000000000000000000000000000
000000001010000001100111000101111100101001000000000000
000000000000010001000100000000101110101001000000000000
110000000001010011100000001011101011000001000001000000
100000000100001001000000000011011000000000000000000000
000001000000000011100000001101011001000110100000000000
000000000001010000100000001111001011001111110000000000
010100000000000001010110100101101100111110110100000010
010000001110000000110100000000001100111110111000000000
.logic_tile 6 11
000000001100000000000000010101101101000110100000100000
000000000000000101000010000001011011001111110000000000
111010000001011001000000001011001111001111110000000000
000000000110001011000000001111011011001001010000000000
010000000110000000000000010001111110110110100001100000
010000000000000000000011000000001111110110100000000000
000000000000001011000110010101111001000000000000000001
000010001010001111000010010011001010000110100000000000
110000000000001001100011101101101100000110100000000010
100000001000001011000000000111011110001111110000000000
000100000000010000000011101000000000000000000100100000
000100001010000001000000001011000000000010001001000000
000001000010000011000011101000000000000000000100100000
000010000000000000100000000011000000000010001001000000
010000000000000001100000000000000000000000000101000000
100000000000001001100010001101000000000010001000000000
.logic_tile 7 11
000001001110111011100011100000011001000000110000000000
000010001110010011000010100000011001000000110000100000
111010100000000011100011110000001011110000000000000000
000000000110000111100111110000011110110000000001000000
010001000000010001000010010111011010000000010000000000
010010100000000000100011100000111101000000010010000000
000000000000000101100010110000011011000000110000000000
000000100110000000000010100000001101000000110000000010
000001000000001111100011100000001100110000000001100100
000010000000001111000110000000011100110000000000000000
000000100000010000000110000001001011000000000010000000
000000000000100000000000001101001000010110000000000000
000000000000000000010000001011001001000110100000000010
000000001010000000000010000001011011001111110000000000
010010000000100000000110000000011110110000000110000000
100001000101001011000000000000011000110000000000000000
.ramb_tile 8 11
000000000001111111100000000001101010000000
000000010010001111000010000000010000000100
111001000000001101100000000101101000000000
000011000000000011100000000000010000000000
000000000000000111000011000011001010000000
000000000000000000000010010000010000000000
000010000000000011100111101101101000000000
000100000100000000100000000111110000000100
001001001100001011000000000111001010001000
000010100001001111000000000011010000000000
000000000001000000000011100101001000000000
000000000010000000000000001111110000010000
001000000000000000000000010001001010000000
000000000010010011000011110101010000000000
010000000001000000000000001001001000000000
010000000000011011000000001011010000010000
.logic_tile 9 11
000000000001011011100000000001011011000110100000000001
000000000001111011100010101111001100001111110000000000
111000000000000111000000011001011000000110100000000000
000000000100001011000011010001011110001111110001000000
010000001010000111000011010000011110000000110000000000
110000001110000000000110000000001010000000110000000000
000000000000000000000000000000011000110000000000000001
000010000000100111000011010000001101110000000000000000
000000000000010000000111000101101011000000000001000000
000000000100100000000100001001111111000010000000000000
000000000000001011000000001000000000000000000101000000
000000000000000101100000000011000000000010001001000000
000011001010110000000010000000000000000000000000000000
000001000000111111010100000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
100000000000000011000100000000000000000000000000000000
.logic_tile 10 11
000100000110000111100000001011011110010110100000000010
000100001000000111100011100001001001100000000000000000
111010000000000000000110010001111111000110100000000010
000000001010100111000011110101111001001111110000000000
010010000000000000000010000001011101000110100000000000
110000001110000001000000000011011110001111110000000000
000000000001001011100000011111011111001111110000000010
000000001000000111100011011101011010001001010000000000
000000000000001101100111100000000000000000000110000000
000000001110001011000000000001000000000010001000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100001111000000000010001001000000
000010000000000111000000001000000000000000000100000000
000001001000000000000000000101000000000010001010000000
010000100001001001100111000000000000000000000100000000
100001000001011011000110011011000000000010001010000000
.logic_tile 11 11
000000000001001011000111100011001100000000000000000000
000000001101010001100111111101101111010110000000000000
111000000000000101100011001011111000001111110000000000
000000000000001001000011100011001001001001010000000000
010110100001110000000010100011111000101001000001000000
010001000101110000000000000000111000101001000000000000
000000000000101001100110110000011000110000000110000000
000001000001010001000010100000011000110000000000100001
000010000010000001000011000000011011110000000110000000
000000000000000000100000000000001110110000000000000000
000000100000100011100111000000011011110000000100000001
000001000001011001000100000000001011110000000000000010
000000000001000000000011100000011111110000000100100000
000000000001110000000000000000011011110000000000000000
010000100000000111100110010000011111110000000110000000
100000000000000000000010000000011000110000000010000000
.logic_tile 12 11
000001000110000111100110110000011110000000110000000000
000100100000000001100010000000001011000000110000000001
000000000000001011100000010001011111000010000000000000
000000000000000101000010110111011000000000000000000000
000000000000101000000111001101001111000010000000000000
000000000000010011000100000001011110000000000000000000
000000001110100111100111110000011101000000110001000000
000000001001010000100110100000011011000000110000000000
000110000010000001100010010011001100100000000000000010
000001000000100000000111001001101111000000000000000000
001000100000000000000000010000011010000000110000000000
000000001000000000000011100000001001000000110010000000
000010100000100000000110100000011111110000000001100100
000000000000000111000011000000011011110000000010100000
000000000110001111000111101001101100000110100000000010
000010000000000111100011010001111000001111110000000000
.logic_tile 13 11
000000001110101101000111010000001011000000110000000001
000010000111010101000111110000011011000000110000000000
111000000000001001000010111101111000100000000000000000
000001000000100001100011111101001001000000000000000000
110001000000000000000110100011101101000000010000000100
110000100000000101000011000000011001000000010000000000
000010100000101001100110011001011111000010000000000000
000101000001011001000010001111111001000000000000000000
000000000001001111000011100101011011000010000000000000
000000000000100001000011101101001100000000000000000000
000000000001010001110111010011001101000000000000000000
000000000000000111100011000001011101010110000000000000
000000001000000000000111101001101100000010000000000000
000000100000000000000000001011001000000000000000000000
010100000001000000000111000000011010110000000111000000
100000000010000000000011110000011011110000000000000000
.logic_tile 14 11
000000000000001111100010011111101111000000010000000000
000000001100001111100111011001101011010110100000000000
111000000000011000000011110011011111110100010000000100
010000000001111011000010000000011100110100010000000000
011000000000100000000000010001001011110100010000000000
010010100000000001000011110000101110110100010000100000
000000001000100111000111110011011100000110100001000000
000000000011010000000111101011101010001111110000000000
000000000000000101100111110111011111000110100000000000
000010000000101001100011101111101010001111110000000000
001101000010000101000000001011111000000110100000000001
000000100000001111100011101101101011001111110000000000
000000001010001111000111110001011000000110100000000000
000000000000000011100011010111011000001111110000000000
000000100011010011100010000000000000000000000100000010
000000000000001111100010000011000000000010000000000000
.logic_tile 15 11
000000000000001011000010010111011110100000010000000000
000001001100000001000111011101111111010100000000000000
111100000000000011100000010011101100000110100000000000
000000000000001011100011101101001000001111110000000000
000000000000010101100010001011001001000110100000000100
000010100001000111100111001001111010001111110000000000
000010101000001101100111111011101100000110100000000000
000001000000000101110110000011001010001111110000000000
001000000000000111000110100111001101110100010000000000
000000000000001001100000000000001111110100010000100000
000000000000010111100111011001011011111111110000100000
000000000000101111000010010101011000111001010000000000
000010001000001000000111101011001000000110100000000000
000000001100001011010010001011111010001111110000000000
010001001110010000000110001001101001111111110101000000
100010000000100000000011101101011101101101010000000000
.logic_tile 16 11
000000100000000011100010000101111101111111110000000000
000000000000000001100011011001111010111001010000100001
111000000000101001000111100001111110100000010000000100
000000000000011011100100001011001000010100000000000000
110000000000011011100111000111001011000110100000000000
010000000110100111100110011101001011001111110010000000
000000001010001011100010010111101101000010000001000100
000000000010001011100010000000101001000010000000000000
000100100000101001000111010101111001100000010001000000
000000000000001011000111010001001101010100000000000000
000001000000101111000010010111001110111111100000000000
000011100000010011100011111001011011010110000000000000
000000001010010001000111101101111100100000010000000000
000000000000101001000100000011001010010100000000000000
000000100000000111000111100000000000000000000100000010
000100000000000000100000000011000000000010000000000000
.logic_tile 17 11
000000000001010001100010010011101011111111100000000000
000000000000000001000110001111101101010110000000000000
111000000000000011100011101101101110101001010000000000
000000000000000000100111110111101001010000000000000000
110011100100001111100111010000011010000000110000000000
010010000000000111100111010000011011000000110000000000
000010000000001111000011010000001101000000110010000000
000000000001010011000010000000001010000000110000000000
000001000000101111000111010001101101111111110000000010
000000001111110001010011110101101010111001010000000000
000001000000000000000010010011111000111111100000000000
000000100000101001000111001011011011010110000000000000
000000000000000011100111000111001010111111100000000000
000000000100000000000010001111101000010110000000000000
000000000000011000000110000001011111101101010110000000
000000000001000111000000000001111000111111110010000000
.logic_tile 18 11
000001000001000001000011110001000000000000001000000000
000000100000100000010011100000101101000000000000000000
000000000000000001000010000111001001001100111001000000
000000000001000000100100000000101001110011000000000000
001000001110100000000010000101001001001100111010000000
000000000001000111000010010000001101110011000000000000
000000001110000000000011100101101001001100111001000000
000000000000000000000100000000101000110011000000000000
000100000000100101100000010101001000001100111000000100
000100000001000000100011000000101011110011000000000000
000000000100101011110000000011101001001100111000000000
000000000001000011100010000000001100110011000000000010
000000000000000000000011000011001001001100111000100000
000000100000000000000100000000001110110011000000000000
000010100000010001000000000001001000001100111001000000
000000000000100000100000000000101000110011000000000000
.logic_tile 19 11
000100000000000000000010000111101001001100111001000000
000000000101011111010011100000101111110011000000010000
000000100000000000000010100101001001001100111000000000
000011100000000000010100000000001101110011000001000000
000000000001001111100000000001101000001100111000000000
000000000111101111100000000000101000110011000000000000
001000000011000001100111000101101001001100111010000000
000000000000100000100000000000001110110011000000000000
000100000100000111000000000101001001001100111000000000
000010100000001111100000000000001011110011000000100000
000000000000001000010011000001001000001100111000000000
000000000001001011000100000000101100110011000000100000
000010101000000000000000000001001000001100111000000000
000001000000000000000011110000101100110011000000000100
000010100000000000000010010011101000001100110000000100
000011100001001011000111100000001111110011000000000000
.logic_tile 20 11
000010000000101011100111110101011100111001010000000010
000001000000001111100111010000011010111001010000000000
111001001110000011100000000001011110111111100000100000
000010100010001111100011111101001101010110000000000000
010000000000100111010111100011011100111001010000000000
010000000001010011100010010000011011111001010000000001
000000000000101011100111100101111100001011100000000100
000000000100010111100111110000011110001011100000000000
000100000100001011100010010001111111100000010000100000
000000000000000111100111011011011000010100000000000000
000000001010000000000010010000001110111100110000000000
000000000000100000000011100000001001111100110000100000
000000000000000001000000001101111010100000010100000000
000000000000001111000000001101101100010100000010000000
010000000000000111100110000001111110100000010100000000
100000001000000000100011111001111000010100000010000000
.logic_tile 21 11
000000000000001000000110000101111000111001010000000000
000000000000000111000010000000011000111001010010000010
111001001110100001000111000111011001111001010000000001
010010100001000111100100000000001111111001010010000000
010000000000001111100011100101011001111001010010000001
110000001110101111100011010000011100111001010000000000
000000000000000000000011100001011001111001010000000001
000000000000000101000100000000101110111001010010000000
000100000111000000000000001001101010100000010000000000
000100000000010000000000001101011010010100000000000001
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000010001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000100000000000000000000000000000000000000101000000
100001001111000001010010001001000000000010000000000000
.logic_tile 22 11
000001000000101000000000000011111111101000010000000000
000010000001000001000000001101101001010110000000000000
111000000000100000000000010000000000000000000000000000
000000000100010001000011010000000000000000000000000000
000000001110001000000110000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
110000000000000000000111101001111100110110100000000000
100000000000000000000100001011111111110000110000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000001100000000000010010001101101110110100001000000
000000000000000000010111010000011111110110100000000010
000000000010100000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000001100001000000000010001011010011111110100000100
000000000000001101000011000000011010011111110001000000
.logic_tile 23 11
000101000000000000000111100101001100110110100001000000
000100100000000001000111010011001011110000110000000000
111001000000001111000000001101101111110110100000000000
000010001100000001000010011111101011110000110000000000
000001000000100001100111011011001000101000010000000000
000100100010111001000010001011111000010110000000000000
000000001100000000010111010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001101111111100111000111101001101000010000000000
000000000001010011000100000101111011010110000000000000
000000000000100001100111110000000000000000000000000000
000000001001010000110111100000000000000000000000000000
000000000000100111100011001011111000101001000000000000
000000000000000000000000000001001111010110100000000000
000000000000000000000000000001011001111111110100000000
000000000000000000000011101101111101111101110000000100
.logic_tile 24 11
000000000000100111100011101101011100010110100000000000
000000000001000011100111000111111100000000010001000000
111000101101000101100011111011111100101000000000000010
000001000000000011100111010011011101000110000000000000
000000000000101000000111101101011101000000010000000000
000000000001001011000110001001111011010110100000000100
000000000000000111100111100111001101000001100001000000
000000001100000101000100000000011001000001100000000000
000000001110000011000011100101011111101000010001000000
000000001100001001000011110001011111010110000000000000
000001000000010001000111010101001111111111110100000000
000010101110100001100010010011111010101101010000000100
000010000000100001000010000000001000111111000100000000
000000000001000000000100000000011001111111000010000000
000000001010100001000111000001111011111111110100000000
000000001011000000000111110001001000101101010001000000
.ramb_tile 25 11
000001000000000111100010000000000000000000
000010010000000001100110000001000000000000
111000000001000000000000000000000000000000
000000000000001001000000001001000000000000
000010100000000000000010000000000000000000
000001000000000000000100001101000000000000
000001100101100000000000001000000000000000
000011100110010000000000000111000000000000
000100000000000001000000000011100000000000
000000000110000000000000001001000000000000
000000000000000011000010001000000001000000
000001000010000000100010011011001111000000
000010000000000000000000001000000001000000
000000000110000000000000000001001101000000
110000001110000111000000000000000000000000
110000000000000011000011100011001000000000
.logic_tile 26 11
000000000000000000000010000011001000000001000000000000
000011100000000000000010110000111110000001000000000000
111000000000000111000010011101111011110110100000000000
000001000000001001000111111001101111110000110000000000
000000000000001001100010000111001110110110100001000000
000000000000000001000010011111101011110000110000000000
000000100001011111100110111011101000000001000001000000
000000001110011101000111000001111011010110100000000000
000010000001010001000011101011001110110110100000000000
000001000000100000100000000011001011110000110000000000
000000000000000000000000000111111101001001010000000000
000100000110000001000011000000011110001001010000000010
000000001110000001000010000001111011101000010000000000
000000000000000111000111100101111011010110000000000000
000000000000001111000000011001111000111111110100000100
000000000000000101100011000101101010111101110000000000
.logic_tile 27 11
001010000001000111000011110001001010000001000000000000
000000000000100111000110000000111000000001000000000000
111000000000101011000000010001001010110100010001000000
000000001111000101100010000000001011110100010000000000
000011000000001011100110000011001010000001000000000000
000011000000000001000010100000011000000001000000000000
000000000010000011100000010001101001000001000000000000
000000000000000111000010100000011000000001000000000000
000000101000000111000000000011111011010010100000000000
000001000000000000000000000000001110010010100000000000
000000000000000101000000001101111000000000000000000000
000010100000100001000000001101011010000010000000000000
000000101010000111000000000001001110001001000000000000
000001001010001001000000000111001010000010100000000000
000000001110000001000000000101011101111110110100100000
000010100000100000000010000000101111111110110000000000
.logic_tile 28 11
000010100000100111000010001101111100000110100000000001
000000000000000000000010101011101100001111110000000000
000000000110000000000000010101101010010010100000000000
010000000100000000000011011011111010000000000000000000
000000000000000101000010000001001010110100010000000000
000000000000000101000110010000101001110100010000000000
000000000100000000000110000111011000100000010000000000
000010000000000000010010011101011111010100000000000000
000010000000000001100110010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000100000100001000010011111001100001001000000000000
000000000000011001000111101011111000000010100000100000
000000100000000111000010011111101100001001000000100000
000000000000001011000011100011101010000010100000000000
000010100000001011100000000111011111100000010000000000
000000000000100011100010000111001110010100000000000000
.logic_tile 29 11
000001000000010000000010010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000000000000000000000000010011111000001011100000000010
000000000001010111000011010000101001001011100000000000
001000000000000000000000000000000000000000000000000000
000000000100000111010000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000111101010001011100000000010
000000001010000000000000000000101001001011100000000000
000010100000000000000000010011111000001011100000000010
000001000000000000000010110000111100001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001110000000000010000000000000000000000000000
000001000000100000000010110000000000000000000000000000
.logic_tile 30 11
000010000010000000000000000000011100000011110000000000
000001000110000000000000000000010000000011110000000000
000000000000000111000000000000001100000011110000000000
000000000110000000100000000000000000000011110000000000
000000001010000001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000010000000000000000011110000000000
000000001110000000000000010000011000000011110000000000
000000000000000111000011000000000000000011110000000000
000010000001111001000111000011001111001011100000000000
000001000001010011100100000000111011001011100000000001
000000000000000111100010010111011100001011100000000010
000000000000000000000011000000101010001011100000000000
000010000000000000000000000000001110000011110000000000
000000000010000000000000000000000000000011110000000000
.logic_tile 31 11
000000000000001111100110100111100000000000001000000000
000000000000000101100010010000101000000000000000010000
000010100011000000000110100111100000000000001000000000
000000000000100111000000000000101110000000000000000000
000000000000000101100000000001000000000000001000000000
000000000000000000000010010000001001000000000000000000
000000000000111001000000000001100000000000001000000000
000000001001100101000000000000001001000000000000000000
000000000000001000000000000011100000000000001000000000
000010000000001011000000000000101010000000000000000000
000010100000000000000111100011000001000000001000000000
000001000110000000000000000000001010000000000000000000
000010100000000101000000000101000000000000001000000000
000000000000100101000000000000101110000000000000000000
000111000000000000000010010101100001000000001000000000
000011100010000000000011010000001001000000000000000000
.logic_tile 32 11
000010000000000001100110010000001000000100101110000100
000000001110000111000010000001001100001000010000010000
111000000001011001100110010000001000000100101100000100
000000001010000001000010000101001000001000010000000000
000001000001010000000000000000001000000100101110000100
000010100000000111000000000001001001001000010000000000
000110000110100000000000000000001000000100101110000100
000001000000000000000000000101001001001000010000000000
000000000000001000000000000000001001000100101100000010
000000000000000001000000000001001000001000010001000100
000000000000000000000000000000001001000100101101100010
000000001010000000000000000101001000001000010000000000
000001000001000000010000000000001001000100101100000010
000010100000100000000000000001001001001000010000000000
010100000111000000000000000001001001000100100110000100
100000101010100000000000000000001001000100100000000000
.io_tile 33 11
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000011100111100111111110101111000001000000
000000001010000000100100001111101010000110000000000000
000001000000000000000010000101111101001001010000000000
000010000000000000000100000000101101001001010000000000
000000000000100001100110000111111001101111000010000000
000000000000000000000000001111111110000110000000000000
000000000000000001000110000011001100001001010000000000
000000000000000000000100000000101000001001010000000000
000100000000001000000011000111101110101111000001000000
000000000000000111000110011111101011000110000000000000
000001000000000000000011110101111101001001010000000000
000010000000000011000011000000011101001001010000000000
000001000000000001000111100000000000000000000000000000
000000100000000011000000000000000000000000000000000000
001000000000001001100011100111011110000110100000000000
000000000000001101000010001001011101001111110000000010
.logic_tile 2 12
000000000001010111000000011001011011000110100000000010
000000000000000001000011000111001011001111110000000000
000000000110001000000111010101001111001001010000000010
000000000000001011000010000000001100001001010000000000
000000000000000011100111001001011011000110100000000000
000010100000000000100000000011001010001111110000000100
000000000000001001000010001001111101000110100000000000
000000000000001111000000001111011001001111110000000100
000001000000001000000000000101111100000110100000100000
000000100000001011000010001011001001001111110000000000
000100000000000001000000010001101101001001010000000000
000100000000000101110011100000101100001001010000100000
000000000000000011100111100001011010000110100000000000
000000000000000000100000000001001011001111110000000000
000000000000000101000111110111101110001001010000000000
000000000000000000000010100000111000001001010000000100
.logic_tile 3 12
000010000000001001100110010000001000001100111100000000
000001000000000001000010000000001000110011000000010000
111010000000111001100110010000001000001100111100000001
000000000000010001000010000000001000110011000000000000
110010000100100000000000000000001000001100111100000100
100000000000000000000000000000001001110011000000000000
000001100000000000000000000000001000001100111100100000
000001100000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000100
000000100000000000000000000000001000110011000000000000
000000000000100000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000010100000000000010000000000001001001100111100000000
000001000000000000000000000000001001110011000000000000
010000000000100000010000000000001001001100111100000000
100000000001010000000000000000001001110011000000100000
.logic_tile 4 12
000001000000001000000010100000000000000000000000000000
000010000000011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000010100000011111000000000000000000000000000000000000
000001101011000000000000000001001100001001010000000000
000010100000100000000000001001001101010110100010000000
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 5 12
000010000001010001110010001101111000101000010000000100
000001000100101001000110011011011010010110100000000000
111001000000111000000010011001001010000010000000000000
000010000000100001000110001011011100000000000000000010
010100000001100111000111011011101111000000010000000010
010100000000110000000010000101001000000000000000000100
000010000001000111100000010000000000000000000000000000
000000101110000101100011100000000000000000000000000000
000100000000000111000111100001001000000001000000000000
000000000000000111000100000000011100000001000000000000
000010000000000011100010000000011000000011000000000000
000000001011000000100011100000011011000011000000000000
000000000000000000000000001111011011000000010000100010
000000000000000001000000000111011000000000000000000010
000000000000000011100000000000000000000000000100000000
000000000000000000100000001011000000000010000000100000
.logic_tile 6 12
000000000000011001000011100011111000000000000001000000
000000100000111111000010101011001000010110000000000000
111010001000011111000111011101111001001111110000000000
000000000000000001000011101001011011001001010000100000
011000000000000111000011010111011011000110100000000000
010000000000000000100010000111101110001111110000000000
000000000000001111000000010001111010000000010000000000
000000000100001111000010000001001001010110100000100000
000000000100000000000110110101011110000001000000000000
000000001110000000000011100000111011000001000000000000
000000000000010011000000000000000000000000000101000000
000000000000000000000000001001000000000010001000000000
000000000001000011000000000000000000000000000100000000
000000000001010000000010010101000000000010001010000000
011000001010000001100000000000000000000000000101000010
100000000000000000000011101011000000000010001000000000
.logic_tile 7 12
000000000010000111100011111001011011010100000000000001
000000000000001011110010010001111010010000100010000001
111000000000001011100000011001101011010100000000000100
000000000000000011100011010101101000010000100000000000
000000101110101001100111100011011100010110000000000000
000001000110011111100100000000111011010110000000000000
000000000000001111100000011001101110010100000001000000
000100000000000011000010010101101100010000100000000001
000010000111000011000111110001011100000000010000000000
000001001010100000100010000000001101000000010010000000
001000000000000111100010001001101000010100000000100000
000100000000000000000000000101111010010000100000000001
000000000100100111100000001001011110010100000010000010
000000000001011111100000000001111000010000100000000000
001010000000000000000000010000000000000000000101000001
000001000000000000000010100111000000000010000000000000
.ramt_tile 8 12
000000100000011000000000000111011100000010
000000000110100111000011100000010000000000
111000000000000000000000000011011100000010
000000000000000000000011110000010000000000
110000000000000111000000010011011100000000
010000000001010000100011010000010000000001
000100100010000000000000010101011100010000
000101000000000000000011101111010000000000
001000100000011011100010000011111100000000
000011000000100011000110011111010000000000
000100000000011111100010001001011100000000
000000001110101011000010001101010000001000
000010100100101000000111101011011100000000
000001000111011011000111111001110000000000
110010000001000000010000000001011100000000
010000000000010000000000001101110000000000
.logic_tile 9 12
000000000000001000000010011111011001010100000000000001
000000000000001111000011100111001011010000100000000100
111000000000101011100110100011111000010100000000000000
000010100000010101000000000011001011010000100000000010
000011000000000000000000001111011001010100000000000010
000101001100001001000011000111011010010000100001000000
000000000000000001100110000000000000000000000101000000
000010100000000000000000001001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000000001000000000010000001000100
000001000000100000000000001000000000000000000100000000
000000101001010001000000000111000000000010000000000000
000010100000000000000000000000000000000000000100100000
000011100000000001000000001001000000000010000000000100
000001000000100001000000000000000000000000000100000100
000000001111000001110000000101000000000010000000000000
.logic_tile 10 12
000101000000000000000110101101001101010100000000000000
000100001110000111000100000111011011010000100000000100
111000000001000001100110001001011101010100000000100000
000000000010101101000000001011011001010000100000100000
000000000010010000000000000101101001101001000001000000
000000000000000111000000000000011100101001000000000000
001001100100000000000010101001011111010100000010000000
000010000010001001000111011011011000010000100000000001
000100000000000111000111101101011011010100000010000000
000010000000000000000000000111011000010000100000100000
000000000000000000000011000000000000000000000100000000
000010100000000011000111100011000000000010000000000000
000011100010000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000100000000111000111001000000000000000000100000001
000001000000000000000110011111000000000010000000000000
.logic_tile 11 12
000000000110100011000010001011111100000110100001000000
000000000000011101100000001001011011001111110000000000
111000000000000111000000000000001111000000110000000001
000001000000000101000010010000001010000000110000000000
110001001000000000000010000000011111000000110000000000
010000000000000000000000000000011111000000110000000001
000001000000001000000000000001111100000000010000000000
000010100100101011000000000000001001000000010010000000
000000001011010000000111010001111111000000000000100000
000000000110000000000111010001001000010110000000000000
000000000000001011100011100111011110000000000000000000
000000000010001001100100001111101101010110000000000000
000000000110100111100011110000011010110000000100000000
000000000000010000000110010000001110110000000010100000
010000000000001001010110000000011110110000000100000000
100000000000001001000011110000011000110000000000000001
.logic_tile 12 12
000100001110000001100011010000011101000000110010000000
000010100001000000100110000000001111000000110000000000
111110101010001101100011101101001000100000000000000000
000100000110011011000011101101111000000000000000000100
000000000000001101100110011001001010000001000000000000
000000000000000001000010101011111010000000000000000000
000000000010000000000111100011011001000010000000000000
000000000110000001000110000101101001000000000000000000
000100000000000111000011101011101100000010000000000100
000000000001010001100011100111101100000000000000000000
000000001001100111000111000001111100000110100000000001
000000000001011111000011000011101110001111110000000000
000000001000000011000000000101101100010110110101000000
000000000000000001100000000000011110010110110000000000
010000000000000001100111011111011011011111110101000000
100000000000000000100110111111011000101001010000000000
.logic_tile 13 12
000100101110010001100110001011001000000010000000000000
000000000110001001000010010111011101000000000010000000
111000100010000101100011001001001111000110100000000000
000001100000001001100100000011001000001111110000000000
000000000000000011100010010001101110001111110000000000
000000000000000000000110000011101011001001010000000000
000000001110001111000010000000001111000000110010000000
000000001100000001000010010000011111000000110000000000
000010100000100111000111101101101110000110100000000000
000001000111010111100011110101101001001111110000000000
000000101101010011110000000101111111111111110100000100
000000000000100000100000001101111011111001010000000000
000000000000001111100011100101101111111110110101000000
000000000000001111100111000000011000111110110000000000
010010000101010001100111000101001100111111110101000000
100001000000000000100110010001001101101101010000000000
.logic_tile 14 12
000001000000111001100111100111011101110100010000000100
000010001110111101000011110000011001110100010000000000
111000000000001000000000010101011110101001000000000000
000000001100000111000010100000011100101001000000000000
000000001100000001000111101111101000000110100000000100
000000000000000000100111000001111011001111110000000000
001010000000000111100010000111111100110100010000000000
000000001001001011100000000000001011110100010000100000
000000000000000111100000010111101000000110100000000000
000000000110001111100011110011111000001111110010000000
000010101010000001000111000011011011000110100000000001
000000000000000111100100001111101110001111110000000000
000001001000000001000010000101111101111111110100000010
000010001110010001000111111001001011101101010000000000
010000000000100001000011110111001110111110110100000011
100000000000010111000011000000011000111110110000000010
.logic_tile 15 12
000011000000000000000111100111101010110100010000000000
000010100000100000000011000000111001110100010000000100
111000000000001011000000011101011001000110100000000010
000000001110000011000011110011111011001111110000000000
000010000011000101000110011011111001100000010000000000
000001000000000000000111111011101100010100000000000000
000000000000000011000110001111111010100000010000000000
000000001100001011000010001111101111010100000000100000
000000100001100111000111010111101001110100010000000100
000000000000110000000010000000111011110100010000000000
000000000000000011000010100011011001111111110000000000
000000000000000001100010001011101110111001010001000000
000001100000001011100000000101101100111111110100000000
000011000000001001100010000101001110101101010001000000
010000000000000101100010100000011110111111000101000000
100000000000001111100010000000001110111111000000000000
.logic_tile 16 12
000000101111011001000010001001101110111111110001000000
000001000000100011000100000011011000111001010000000000
000000000000011101100111110000011100000011110000000000
000000001000101111100110100000010000000011110000000000
000000000000000011100011110001011011110100010000000001
000010001111010000100110110000001001110100010000000000
000100000000100111100000010001111111000110100000000000
000000000010001111100011110000011111000110100000000001
000010000000000111010000000101011100111111110000100000
000001000110001111000000001101111000111001010000000000
000000000000000000000111100101111111000110100000000000
000010100000000011000110010011001011001111110000100000
000000100001000111000010010111111110000110100000000010
000000000000000000000110100111011010001111110000000000
000000000000000111100011111011001110111111100000000000
000000000100001111100111101001011001010110000001000000
.logic_tile 17 12
000000000000000101110111100101100000000000001000000000
000000001010000011000100000000101101000000000000000000
000000000001111111100000000001001000001100111000000000
000000000011011111100000000000001000110011000010000000
000000000000000001000011100001101000001100111000000000
000000000000100000010000000000000000110011000000000000
000001001100010000000000000101001000001100111000000000
000000100110100000000010010000100000110011000000100000
000000000000010000000000000111001000001100111000000000
000000000000000000000011100000100000110011000000000100
000000000110000000000000000101001000001100111010000000
000000000000000000000000000000000000110011000000000000
000000000000010000000000000001001000001100111000000000
000000000001000000000010000000100000110011000000000100
000100001010000000000000000001101000001100111000000010
000110100000000000000000000000000000110011000000000000
.logic_tile 18 12
000000000010111001000000000011001000001100111001000000
000000000000011111100000000000001010110011000000010000
000000000011000111000011100001101001001100111000000000
000000000000000000100011100000101111110011000001000000
000000100000000001000011110001101000001100111000000000
000000000110000000000111100000101101110011000001000000
000000000000100000000111100101101001001100111001000000
000000000000010000000100000000101000110011000000000000
000010100000101111110000010101001000001100111000000000
000010100000001011010011010000101110110011000000100000
000000001010000000000011100001001000001100111000000000
000000001100000000000100000000001110110011000001000000
000000000001010001000000000011101000001100111000000000
000001000000001111100000000000101100110011000010000000
000100000000000000000000010101001000001100111000100000
000100000000000000000011010000101000110011000000000000
.logic_tile 19 12
000000100000101001100111110000001101000000110000000000
000001000000001011000110000000011110000000110000000000
111000000000000111000011100011101111101001010000000000
000000001010000111010011111101101001010000000000000000
110000000001101111100000001001011001111111100000000000
110000000000100001010010101001101100010110000000000000
000000000000001011100110000000001001000000110000000100
000000001100000001110011100000011100000000110000000000
000100000000001000000111100111111011101001010000000000
000010100000001101000011000011111000010000000000000000
000000000000000011100000011111101100101101010101000010
000011101100000101000011110101111111111111110000000000
000000100100000001000010010101011110101101010110000000
000001000000000000100010100001001010111111110000000100
000000001010000011100010010101111010101101010100000010
000000000001011111000111110001011111111111110000000000
.logic_tile 20 12
000000000001011001000010000101101011100000010000000000
000000000000100011000011101001011011010100000000000000
111001000000101000000011101001001010100000010001000000
000010001000011011000011101001001111010100000000000000
110000000111010011000011010111101100111111000010000101
010000000000000000110111101111101110101001000000000010
000000000100000111100111000001001010001011100000000010
000000000000001111100100000000011101001011100000000000
000100000000100111000010011101101011100000010000000000
000000000000010000000011111001011011010100000000000001
000101001100100111100000000001001010100000010000000000
000010000000010000000000000001001111010100000000000000
000000000001000001000010001001011101000110100000000000
000000000000100001000011000111101111001111110010000000
000000000000000011100010000001111010110100010101000000
000010100000010000000111100000001110110100010000000100
.logic_tile 21 12
000000000001010011000011110001011001010110000001000000
000000000000100101100110000000111001010110000000000001
111011000000000101100011110011111010100000010000000000
000011000000000000000111010011101000010100000000000000
010000001010000000000111100001111010111001010000000000
110001000011010000000010100000001111111001010000000101
000000000001110111100000001011111010100000010001000000
000000000001011111100010000011101000010100000000000000
000000000000000011100000000000000000000000000100100010
000001000010000000000000001001000000000010000000000000
000010100100100111100000000000000000000000000100000000
000000001010010000100010001101000000000010000011000000
000010000000000000000011100000000000000000000100000000
000001000000000000000100000001000000000010000011000000
011001001110000000000000001000000000000000000100000000
100010100110000000000000001101000000000010000010000001
.logic_tile 22 12
000001000001000101110000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111010100001010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
010000000000101000000111100000000000000000000000000000
110001000000001111000100000000000000000000000000000000
000001000000101000000000000000000000000000000000000000
000110100110010001000000000000000000000000000000000000
000000000100000000000000000001001011111001010010000000
000000000000000000000000000000001100111001010000000100
000000100000000000000000001000000000000000000110000100
000000000000001011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
.logic_tile 23 12
000001001000000011100000010001101100111000100000000000
000010100000100011100011100000011000111000100000000010
111000000000000011100000000101101100010100000000000001
000000000000000000000010101111001010010000100000000000
000010000000001001010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001001000110000001000000000000000000000000000000000000
000010100010100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010101011100000000110100001101110111110110100000000
000000000000110000000100000000101000111110110001000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000001001001010111110110100000000
000000000001010000000000001011101111101001010000000100
.logic_tile 24 12
000000000011010001000111000101101001101110000000000000
000000000000000000000111100000011000101110000000000000
111000000000001001000111110001101100010100000000000000
000001000000001011100111001101111010010000100000000000
000000000000101011100010100101111101010001110000000001
000000000000010001100111100000001100010001110010000000
000000000000011101100011110011001110111110110110000000
000000000111001111100010110000001100111110110000000010
000001000000000011000000010001101010111110110100000100
000000100000000011100011100101101001101001010000100000
000000000001000111100000000000011010111111000100000001
000000001000101111100010000000001000111111000000000000
000000000000100001100000001001101011111111100100000010
000000000001000000000000001101111110101001010000000100
000011000000100011000000001011101011111111110100100000
000011101101000000010000000001111011111001010000000000
.ramt_tile 25 12
000000010000000001000111110000000000000000
000000010000100000000011111001000000000000
111010010000000000000000001000000000000000
000010010111010000000000001111000000000000
010010000000001000010010001000000000000000
110001000000000011000010001011000000000000
000000000000000000000000000000000000000000
000001100100000000000000001011000000000000
001010100000000000000011001001000000000000
000000000000001111000000001111100000000000
000011001111111000000000000000000000000000
000001001100110011000010001101001000000000
000000000001000001000000000000000000000000
000000001100101001000000000111001100000000
110001000000010000000010000000000000000000
010010100000010000000010000111001010000000
.logic_tile 26 12
001000000000000000000011011011011010000110000000000001
000000000000000000000110000111001011000010100000000000
111000000000011000000011001011101110000110100001000000
000000000001001111000000001011001110011111110000000000
000000000000000000000010100101001101111000100000000000
000000000000000001000100000000011101111000100000000000
000001000111001001100110000101101001010110100000000000
000000101010000001000000000011011101100000000000000001
000000000100000111000111100101011000010001110000000000
000000000000000101100010100000011101010001110000000001
000000000000100011100010010111101101111101010000000000
000000000001001111100011100101001111111001110000000000
000000001111010111100000001001011111010110000000100000
000000000000100101100000000001101011111111000000000000
000001000110101001000000011000000000000000000100000010
000000100000111001000010100011000000000010000010000001
.logic_tile 27 12
000001101010000011100110011011001110000010100000000000
000010000000000000100011011111111011000110000000000010
111010100000101101000011100111011111010010100001000000
000000001111000011000100001101111010000000000000000000
000000000001111101000110010101111000010010100000000000
000000000001011011100010110000111101010010100000000000
000010000100000000000000000001101101110100010000000000
000000001011000101000010110000001100110100010000000000
000010000111001101000111100101011111111000100000100000
000000000100100101000110010000011100111000100000000000
001000000000101101100000000111101100010100000001000000
000000000000000101000000000001111110010000100000000000
000010000000101000000111110101001100111000100000000000
000001000000010101000110000000001010111000100010000000
000000000101010000000010011001011110111111100100100000
000011000000000000000011110001111001101001010000000000
.logic_tile 28 12
000000100001111001100110000101111000111000100000000000
000001000000111111000011110000101010111000100000000000
000000000001011111100110010001011100111000100001000000
000000001011000111100011110000011100111000100000000000
000001000000000101000000001001001000111110110001000000
000010100000000000100011111001011001010100100000000000
000010000000010111000110010000011001000000110000000000
000100101100000000000011110000001001000000110000000000
000000000001010011000000000111101011111110110000000000
000010100000100000100000000001111011010100100000000000
000000000101001000000000010001011000010110000000000000
000000000000010011000010000000111001010110000000000000
000000000100001000000000010111101111001011100000000000
000000000000010011000011100000011010001011100000000000
000000001110001000000000010000011100000000110000000000
000000000000000011000010000000001110000000110000000000
.logic_tile 29 12
000000100000000000000000000011101101001011100000000010
000000000000000111000000000000011011001011100000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000100000101100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000010000001000000000000000011101110001011100000000010
000000000000000000000010000000011000001011100000000000
000000000000100000000000000000000000000000000000000000
000010000111010000000000000000000000000000000000000000
.logic_tile 30 12
000000000001000000000111000001101000001011100000000100
000000000000100000000000000000111010001011100000000000
000000000000000000000111000000000000000000000000000000
000000000110010000000100000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000111000111000101111010001011100000000010
000000000000000000000100000000101100001011100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
.logic_tile 31 12
000000000000010000000011100011100000000000001000000000
000000000000000000000000000000101111000000000000010000
000010000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000010000000000000000000000101000001000000001000000000
000000000100001101000010010000101111000000000000000000
000000000000000000000010100011000001000000001000000000
000000000000000000000100000000101111000000000000000000
000011100000010000000000010001000001000000001000000000
000001100000000000000011000000101011000000000000000000
000000000000000000000111110011100000000000001000000000
000000000111000000000111110000101010000000000000000000
000010100000000001000110110111000001000000001000000000
000000000000001001000010100000001110000000000000000000
000101000000000101100110110000001000111100000000000010
000011101010000000000010100000000000111100000000000000
.logic_tile 32 12
000010100000000000000010100000011100000011110000000000
000001000010000000000010100000010000000011110000000000
000000000000000000000111000000001100000011110000000000
000000000000000000000010100000000000000011110000000000
000000000000000000000000000000001100000011110000000000
000000001110000000000000000000000000000011110000000000
000000000110000000010000000000011110000011110000000000
000000000010000000000000000000010000000011110000000000
000000000000000101100000000000011000000011110000000000
000000000000000011100000000000010000000011110010000000
001000000001000000000011100000011000000011110000000000
000000001010100000000000000000010000000011110000000000
000000000000000000000000000000001000000011110000000000
000000000110000000000000000000010000000011110000000000
000001100001000000000011000000001000000011110000000000
000001001010100000000100000000010000000011110000000000
.io_tile 33 12
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000010000000000011100111010001000000000000001000000000
000000000000000000100110000000100000000000000000001000
111000000000001001100110010000000000000000001000000000
000000000000000001000010000000001000000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001101110011000000000000
000000000000100000000110000000001001001100111100000100
000010000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000001000000000000000000000001001110011000000000100
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000100
.logic_tile 2 13
001010000000001001100111100001011110001001010000000000
000000000000000011000110010000011010001001010000000000
000000000001000001100000000011101000000110100000000000
000000000000000000000000000011111001001111110000000000
000000000000001011100000000001111010001001010000000000
000000000000000001000010010000011010001001010000000100
000000000000001000000111000011001111101111000001000000
000000000000001011000010010111101010000110000000000000
000001100001100001000010000101001110001001010000000000
000001000000100011000111011011001000101011110000000001
000000000000000101000111000011101001000110100000000000
000000000000000001100110011101111101001111110000000000
000001000000000111000000001111011101101111000010000000
000010100000001001000011010011101011000110000000000000
000010000000000011100000000011011110001001010000000000
000010000100000000100010100000001101001001010000100000
.logic_tile 3 13
000000000000011001110110010000001000001100111100000000
000000000000100001000010000000001000110011000000010100
111000000000001001100110010000001000001100111100000000
000010001100000001000010000000001000110011000001000000
110000000000000000000000000000001000001100111100000000
100000000001010000000000000000001001110011000000000001
000000000001000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000001000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000010100001000000000000000000001001001100111100000000
000001000000100000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
010100000000000000000000000000001001001100111100000000
100110100000000000010000000000001001110011000000000100
.logic_tile 4 13
000001000000000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
111000000000001111100000000101001101111000100100000100
000000000000000111100000000000001000111000100000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001000111101000000000000000000000000000000000000000
000010000011100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
.logic_tile 5 13
000100000000000111000010010101001111001111110000000000
000000000000011111100111111101001101001001010000000000
111000000000000101000011100001001101001111110000000000
000000000000000001000111111111001111001001010000000000
110000000001000001100011110001001100000000000000000000
010000000100001111000010000101011110000110100000000000
110000000000000011000000001001111100000110100001000000
100000000000000111110011100101101100000000000000000000
000001000000010011100011111001101001101000010010000010
000010100000100111100011010001011110010110100010000000
000000100000011111100000000111001000101001000000000000
000001000000101111000010010000111011101001000000000001
000000000001110011100111011011111010000110100000000000
000000000001100111100111110101011110000000000000000000
000000000000000111000000011000000000000000000100000000
000000000000000000100010101001000000000010000000000001
.logic_tile 6 13
000101000000000000000011000111111001001001010010000000
000100101110010111000110010000011001001001010000000000
111001000000010001000111010011001011000110100000000000
000010101100000000100010100011111101001111110000000000
010001000000100011100011111101101110101001000000000000
010010100101010000000011010011011100010110100000000010
000010000000000000000000000000000000000000000100000000
000001000000001111000000001101000000000010001001000100
000001000000011011100000000000000000000000000100000000
000010000000000011000010010001000000000010001000000010
000000001000000000000110001000000000000000000100000000
000000000000000001000000000001000000000010001000000000
000001000000000000000000010000000000000000000100000000
000010000000000000000011010101000000000010001000000000
010100000000000000000000000000000000000000000100000000
100100000000000001010000001001000000000010001000000000
.logic_tile 7 13
000000100001010000000000000000011011000000110001000000
000000000000000000000011100000011000000000110000000000
111000000100001001000000010000011011000000110000000000
000000000000000001100010100000011000000000110010000000
010001100000000000000110010000001011110000000100100000
010011100000000000000010000000011010110000000001000000
000010000000001101100110110000001011110000000100000000
000000000000000001000010100000011100110000000011000000
000000100000000000000000000000011011110000000101000000
000001000000000000000000000000001001110000000000000000
000000000000000001100010100000011111110000000100000000
000000001011010000100100000000001111110000000000000010
000000000000100000000000000000011001110000000110000001
000000000001010000000000000000001011110000000000000000
010000000000000001100110000000011111110000000101000100
100000000000000000000010110000011101110000000000000010
.ramb_tile 8 13
000000001001010000000011100011001010000000
000000010000100000000011110000110000010000
111010100000100000000000000011111010000010
000001001010011001000000000000110000000000
000000000000100000000011100011101010000000
000000000001010000000110000000010000000000
000100100000000000000010000001111010000000
000101000110000000000000000011010000100000
000000000000001111100111001111101010000000
000000000001011011000100001111010000000100
000010000000001101100111010011011010000000
000000000000000011110011011001010000001000
000001000000001000000000000111001010000000
000010000000000011000000001101010000000000
110011100001011000000111101001011010000000
010001000000101101000000001011110000000100
.logic_tile 9 13
000100100001000000000010000001101111100000010000000000
000100000000100111000111011001011010010100000001000000
111101001111001111100110110111111001010100000000000010
000000100110000011100111001001101101010000100000000110
001011000000000111100011101111001100001111110000000000
000010000000000000100100000111001111001001010001000000
000010100000000101000000010111111001010100000010000001
000000000000000000000010001001111011010000100000000000
000000000000100111000111010011101100110100010010000000
000000000110010000000011100000011000110100010000000000
000000001011000111100110000011001011010110000000000000
000000000000000000000000000000111001010110000000000010
000000001100110000000011110000000000000000000100000000
000000001111110011000111000101000000000010000000000000
001010100000000001000111101000000000000000000100000000
000010101110000001000100000111000000000010000000000000
.logic_tile 10 13
000010000001001000010000001001101111010100000001000000
000000000110101111000011100011001101010000100000000000
111100000000001011100000000111001110001001010001000000
000000000000001111010000000000011111001001010000000000
000000000000110000000000001111111011100000010000000000
000000000000010111000000000111011010010100000010000000
000010000010000101000111000001111011001111110000000000
000001000000000000000111010101011101001001010000000000
000000000000100111000000000000000000000000000100000000
000000100000010000000000001001000000000010000000000000
000000001100000011100110110000000000000000000100000000
000000000000001011000110000011000000000010000001000000
000000000000000001000110010000000000000000000100000000
000000000000001001000011100001000000000010000000000001
000010100010000001000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000000
.logic_tile 11 13
000010101010100011100000001111001010111111000000000000
000000000000010000100000000011101100101001000000000000
111010000010001001100110001011101100010110100000000000
000000000000000011000011001101011101101001000000000000
110000001010001011100000000001111111000010000010000000
110000000000001111100000000011101001000000000000000000
000000000000001001100110010000001011000000110010000000
000000000000000011000010110000001000000000110000000000
000000001101011000000010000000011011000000110010000000
000000001110101111000111100000001101000000110000000000
000000000001001000000010110000011010110000000100000000
000000001110101111000110000000001000110000000010000000
000011100000000000000111000000011111110000000100000000
000011000000000000000011100000011000110000000000000000
010000001101011000000000010000011011110000000100000010
100000000000001111000010000000011101110000000000000000
.logic_tile 12 13
000001001010001001000011011001011100000010000000000000
000000101110000011100011000101011101000000000000000000
111000100000100111000111010111011011000010000000000100
000001000001001111100011110011111011000000000000000000
000000000110001001000111010111011111100000000000000010
000000000000000011100011000111011100000000000000000000
000001001011000101100111011001001001000110100000000000
000000100100100000000110101101011000001111110000000100
000001000001010011010000000101001011000110100000000100
000000100000000000000010001101011001001111110000000000
000100100000001111100110001001111110000010000000000000
000000000000001101110110001001011001000000000000000010
000000000110001111100110110000001111110000000000000000
000000000000000001000110110000011110110000000000000000
010000000000010011100111110011101011111110110101000000
100000000100000000000110000000101100111110110000000000
.logic_tile 13 13
000000000110000000000110000111101111000110100000000000
000000000000000000000000000101101100001111110000000000
111000101101011011100111100101101111000110100000000000
000100001110000001100111011011011110001111110000000000
000000000100000111000000001111001010111111110000100000
000000000000101011100010000001101110111001010000000001
000010000101110111100000011101101111000110100000000000
000000000000111001000011100101011011001111110000000000
000011100000100111110011101001111100000110100000000000
000011000001010011000011111011111100001111110000000000
000010100110000111100111010101101111000110100000000000
000001001010001001100111000011011000001111110000000000
000000000000000111000010010001001010111110110100000001
000000000000001001000111110000111101111110110000000010
010001000000001001100000000111111001111110110101000000
100010001010000111000010000000011100111110110000000000
.logic_tile 14 13
000010000001000011100011100111011101110100010000000100
000000000000100111010011000000001111110100010000000000
111000000110001001100011000001101111000110100000000000
000000000000000011000011100001101011001111110000100000
000001001001010001000011100001001101000110100000000010
000010100000100000100100000001111000001111110000000000
000001000000000000000010100111001011110100010000100000
000000000000000000000111000000111101110100010000000000
001100000000000001010011100111001111110100010000000000
000100000000000000000000000000011011110100010000100000
000100001000000111100110000111111100000110100000000000
000000000000001001000000000000001101000110100000000000
000001000000001111000111100111001100110100010000000010
000010000000001111000011110000001001110100010000000000
010000000000000111000010101101011001110110100100000000
100000000000000000000100000001011001111111111010000000
.logic_tile 15 13
000000000000000001000110000000001001001111110000000010
000010100000000011100011000000011101001111110000100000
111000000000000111100000000111111010100000010010000000
000010100000001001000010010011111011010100000000000000
000000000000000111100010000111101011110100010000000100
000000000000001001000011110000101100110100010000000000
000000100000100011000110111111101010000110100000000000
000001000000000000100011111101001000001111110000000000
000000100010001001000111100111111000110100010000000010
000000001000101101000100000000101001110100010000000000
000100000000000011000000010001011000000110100000000000
000100000000000111000010000111011000000000000000000000
000000000110101000010000011011001110010110000000000000
000001000001000111000010100001111011111111000000000000
010100000000000011110110110011011011111111100100000101
100000001001010000100011110000001100111111100000000000
.logic_tile 16 13
000000000000001111100111100011001011111111110000000100
000000000000000011100110001001001110111001010000000000
111000100001010111000000001101111100000110100000000000
000101000001010000000011110001101000001111110000100000
110000000000000111000110000011111010001011100001000000
010001001010001001100011100000111000001011100000000000
000001000000110011100111100111011001000110100000000000
000010000000110111000111000000011100000110100000000000
000000000000100001000000000001011111111111110000100000
000000000001001011100011111101111110111001010000000000
000000100000100001000110010011101111111111110000000000
000000000001001001100010001101111110111001010001000000
000010100000011111100110101011111010100000010000000000
000000000100100111000000000101101010010100000000000000
010000000000000001000110010011011110101001000110000100
100000000001000111100010100000011110101001000000000000
.logic_tile 17 13
000100000001000111100011000011001000001100111010000000
000000000000000000100000000000000000110011000000010000
000100000001000000000000000011001000001100111000000010
000110100000010000000000000000100000110011000000000000
000010100000000011000011100001001000001100111000000010
000000000000000000000100000000100000110011000000000000
000010100000000011000000000101001000001100111000000000
000001000001000000000000000000000000110011000000000000
000101100000000101100000000111001000001100111001000000
000110000100000000100010000000000000110011000000000000
000000000001010000000000000101101000001100111000000000
000000001100100000000000000000000000110011000000000000
000000000010000000000000000001001000001100111000000000
000000000110000111000000000000000000110011000000000000
000000000000110000000000000101001000001100111000000000
000000000000010000000000000000100000110011000001000000
.logic_tile 18 13
000000000000000111000010000101101000001100111010000000
000001001010001001100110000000101011110011000000010000
000000000000001111100000000001101000001100111000000000
000000000000001111010000000000001001110011000010000000
000111100000001111000010000111101001001100111000000000
000010101000000111000000000000001111110011000000100000
000000000000110011110000010011001001001100111000000000
000000000001110000000011100000101000110011000001000000
000100000110000000000000000111001000001100111010000000
000000000000000000000010010000101000110011000000000000
000100000000010000000000000101001000001100111010000000
000100000000110000000000000000001000110011000000000000
000001000001001000000000000101001000001100111000000010
000010001000000011000011100000001001110011000000000000
000000101011001000000011100101101000001100111000100000
000001000010000011000100000000001110110011000000000000
.logic_tile 19 13
000000000001101001000011100000001101000000110000100000
000000001010000111000111100000001000000000110000000000
111000001010000011100000011011011010111111100000000000
000000000001010111100011101011001010010110000000000000
010100000000100000000011011001001000111101010001000000
010000000000001001000111111101011011101111010010000000
000000000110001111000010000000001111111100110001000000
000000000000001111100000000000001100111100110000000000
000100000101001001100011001101111111100000010000100000
000000000001110011000100001011011111010100000000000000
000000000000100111110011110111011000101001110101000000
000010100001010011100111100000111101101001110000000000
000000000000000001000110110101011001101001110100100000
000000000000000000100110110000101100101001110001000000
000011100000000000000111110001011000101001110101000001
000001100000100000000111010000011111101001110000100000
.logic_tile 20 13
000101000000001000000000000101001111111001010000100000
000010000000000001000011110000001001111001010000000000
111000000010000011100000011000000000000000000100000000
000000000000000000100011110011000000000010000001000000
010000000000100000000010110000000000000000000110000000
010000001101010101000110101101000000000010000001000000
000000001000010101000000000000000000000000000100000001
000010000000000000100000001101000000000010001001000000
000101000000000000000000000000000000000000000100100000
000010100110000000000000000001000000000010000000000001
000101001000010001000000000000000000000000000100100100
000110000000100000000000001111000000000010000000000010
000000000000000000000000001000000000000000000110000000
000000001011111001000010110101000000000010000000100000
010000000010100000000000001000000000000000000111000000
100000000001000000000000000001000000000010000000000000
.logic_tile 21 13
000000000000010000000000001111101010100000010000000000
000000000001010000000011110001011010010100000000000000
111001000000001111000111000011111011100000010000000000
000010000000011011000111010101011000010100000001000000
110000000000001011100000011111111011100000010000000000
010100000000101111010011010001011110010100000000000000
000000001110001111010111000011101001100000010000000000
000000000000000001000111011111011111010100000000000000
000000000100000000000110000011011100111001010000000000
000010000000000011000011100000111100111001010010000000
000000000010001101100011100011111001100000010001000000
000000000001011111100000000101011100010100000000000000
000000000000100000000000001111111001100000010000000000
000000001100000000000011110001011010010100000000000000
010001100000001101100000001000000000000000000100000100
100010100000001111100011110101000000000010000000000000
.logic_tile 22 13
001000000000001001100010010101001110111001010000000010
000000000100000101000110000000101010111001010000000000
111000001110000000000000000001001110111001010000000010
000000100110000000000000000000001001111001010000000000
110010100001010011000000010101101110111001010000000011
010001000000000000100010100000101111111001010000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000010000001000000000000010000011111000000110001000100
000000000000000000000011000000011101000000110000000010
000000000000100000010000000000000000000000000100100100
000000000001000000000010000001000000000010000000000000
000100000001000001000011100000000000000000000110000100
000000001000101001100100001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
100001000000000000000010010000000000000000000000000000
.logic_tile 23 13
000001000000001001000110011011111000000010000000000000
000000100000000001100011101111001001000000000000000000
000000000010000111000111000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000001100000000000011000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000011100110010101011001000010000000000000
000000101000000000110010000001111101000000000000000000
000000000001010000000111010000000000000000000000000000
000000000110001011010111100000000000000000000000000000
000011000000001001000111001001011010100000000000000000
000001001010001111000000001101011001000000000000000000
000100000110100000010000010011011111000010000000000000
000000000001010000000010110011111010000000000000000000
000010100000100000000010010011101101000010000000000000
000000000000010000000011011111011001000000000000000000
.logic_tile 24 13
000000100110000101100000010111101011000111010000000000
000001001100000000100010000000111100000111010000000000
000000001010001001100111011011001011010100000000000000
000001000001111101000010001001011000000110000000000000
000001101100000011100111010000011001000011000000000000
000010100000001111000011110000011110000011000000000000
000001000000000011100011110001101100010110100000000000
000000100000001011000011010111111100000000010000000000
000000000000000001000000001101011110010110100000000000
000000000000000111000010011011001110100000000000100000
000000001000111000000110000111101010111000100000000010
000000000100101011000010010000001000111000100000000000
000000000000000101100000000011111011000000000000000000
000000000000000111100011111001111000010110000000000000
000001000011000001000000001101111010100000010000000000
000000101110000001100010010101101111010100000000000000
.ramb_tile 25 13
000010100001000111100000000000000000000000
000001011110000000100000000011000000000000
111001000001010001000000001000000000000000
000000100000100000100000000011000000000000
001000000101010000000010000000000000000000
000000000000100000000000001101000000000000
000000001100000111000010000000000000000000
000100000000000000000010010111000000000000
000000000000001000000110110101100000000010
000000000011001111000111111011100000000000
000000000000000111100010001000000000000000
000000000000000000100110001011001101000000
000000000000000000000000001000000001000000
000000001110000011000000001101001101000000
010001001010000000000000001000000000000000
110010100000000000000000000001001000000000
.logic_tile 26 13
000000000000000001000000010101101110010010100000000000
000000001110000011000011110000111011010010100000000000
000000000001010111000010101101111010010110000000000000
000100000101100000000100000011011010111111100001000000
000000000000001001000010100101111110010110000000000000
000000000000000001000100001001001101111111000000000100
000010100001010011100110010011111111111000100000000000
000000100010010111100010000000011001111000100000000000
001000000000000111000111000111111001001111110010000000
000000000000001001100010010101101110001001010000000000
000100100011110001000110100011111011001011100000000100
000001000000001001100011100000001101001011100000000000
000000000000011000000111000011001101100000010000000000
000000000100001101000010010001101101010100000000000000
000000000111101001000010100111001100101000000000000000
000000000111111001100010010111101000010000100000000000
.logic_tile 27 13
000000000000000001100010100111011000111000100000000000
000010100000001101010100000000011000111000100000000000
000000000001110001100011100101101101111000100000000000
000001000000000000000000000000111000111000100000000000
000010100001000000000000000111001101111000100000000000
000000000000000111000000000000011100111000100010000000
000000100000001011100111000011011110110100010000000001
000001001011011001100100000000001000110100010000000000
000000001111010001000110110111011010010001110000000000
000000000000100111110010100000001111010001110001000000
001110100110101000000000000111011010001011100000000000
000010000001000101000000000000001100001011100000000000
000000000000000001000110100111101010000010100000000000
000001000000100111000000000011001000000110000000000000
001010000000001011000000000011011100111000100001000000
000000000000101011000000000000001001111000100000000000
.logic_tile 28 13
000100000000010011100011110001011101001011100000000000
000000000100000000100011110000101000001011100000000000
000010000000000111110000000111001101111000100000000000
000000000000001001100011100000001011111000100000000000
000000100010001111000000000001011001001011100000000000
000000000000000001000000000000101001001011100000000000
000000000000000001000110010111011010111000100000000000
000001000100000000100010000000011010111000100000000000
000000000000101111110000010011011010111000100000000000
000000000100000001100010000000011101111000100000000000
000000100000000001000011000001011100000110100000000000
000010000000010000000010001111111110001111110001000000
001100000000000111100000010001011101001011100000000000
000000000111011011100010110000111010001011100000000000
000000000000000000000010000101011110001011100000000010
000000000000000000000000000000011000001011100000000000
.logic_tile 29 13
000010000111000111000000000111001010001011100000000010
000000000000000111000010010000101001001011100000000000
000010100000101000000000000000000000000000000000000000
000001000001010011000000000000000000000000000000000000
000000100000000001000000000111001110001011100000000000
000001000000001011100000000000101010001011100000000100
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000010111011100001011100000000000
000000000000110000100010110000111000001011100000000100
000010000000000000000111100011011010001011100000000001
000000000000000000000100000000111000001011100000000000
000000000010010000000000010111001101001011100000000010
000000000000001111000010110000101000001011100000000000
001000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 13
000000000000010000000110011101111000110011000000000000
000100000000000011000011111111111001000000000000000000
000000000000101011100111110000001100110000000000000000
000000000001010001100111000000001001110000000000000000
001000000001000011100000011111111000110011000000000000
000000001100000000100010001001101010000000000000000000
001000000110000001000000000001011001100000000000000000
000010100000000000010011101101001100000000000000000000
001000000000011000000000001111111101110011000000000000
000000000000100001000000000101011101000000000000000000
000000000100000101100010000000000000000000000000000000
000000001100000000000111110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001001000110010000000000000000000000000000
.logic_tile 31 13
000000001110000000000110000000011110000011110000000000
000010000000001111010000000000010000000011110000000000
000000001001010000000000010000011001110011000000000000
000000001010100000000010110000011100110011000000000000
000000000000000001100000010001001111100001000000000000
000010000000000000000010000000111010100001000000000000
000000000000000001000011000101101101111111000000000000
000011000000000111000100000011111101101001000000000000
000010000001001111100011110000011010000011110000000000
000000000000000111100011000000000000000011110000000010
000000000001010101100010000001001100110011000000000000
000000000000010000000000001011001110000000000000000000
000000000000001000000000000101011111100001000000000000
000000000000001111000010010101101111000000000000000000
000001000000000111100010010000011110000011110000000000
000000100000001001000011000000000000000011110000000000
.logic_tile 32 13
000000000011010000000000000000000000000000000000000000
000000000010100000010000000000000000000000000000000000
111001000000001001100000000000000000000000000000000000
000100001010000001000000000000000000000000000000000000
000000000000100000000000000011011110110011000001000000
000000001101010000000000000011001110000000000000000000
000001000000000000010000000000000000000000000000000000
000100000001100000000000000000000000000000000000000000
000000001010000111000000000000011101000011000110100000
000000000000000011010000000000001000000011000010000000
001001000101000111000000001000011001000100100100000010
000000000000000000000000000011001000001000010000000000
000000000000100101100000000000000000000000000000000000
000000001111010000100000000000000000000000000000000000
010000000000011000000000000000000000000000000000000000
100000000000100111000000000000000000000000000000000000
.io_tile 33 13
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000001001100110010000001000001100111100000100
000000000100000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000001
000000000000100000000000000000001000001100111100000001
000000000001000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000010000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 2 14
000000100011001001000010001011011011101111000001000000
000000000000101111000000000101001101000110000000000000
000000000000000011100110000111001111101111000001000000
000000000000000000000000001101011011000110000000000000
000100000000000000000011000011101000000110100000000000
000100000000000111000010001101111101001111110000000100
000100000000001001000110110111011010101111000000000000
000100000000000101100011001101011000000110000000000010
000000000001000011000010000001101011001001010000000001
000000000000100000110010000000001100001001010000000000
000000000000000011100111000111111100000110100000000000
000000000110000001000111000111101111001111110000100000
000011000000001011000111000001101100001001010000000000
000010100000000101110011100000111000001001010000000000
000000000000001000000111001111111101000110100000000000
000000000000000101000100000111101100001111110000000000
.logic_tile 3 14
000000001110001001100110010000001000001100111100000000
000000001010000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000001
110000000000000000000000000000001000001100111101000000
100000000000000000000000000000001001110011000000000000
001000000000000000000000000000001000001100111100000000
000000000100000000000000000000001001110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000001000000000000000000001001001100111100000000
000000000000100000000000000000001000110011000000000000
000000000000000000010000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100110100000000
100000000110000000000000000000001001110011000000000000
.logic_tile 4 14
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000001010011000000010101011111000000000000000000
000000000001000101100011000001001000000110100000000000
000000000000000001010111000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000000000110001000000000000000001101110000000000000100
000000000000001111000000000000011101110000000000000000
000000000000000111000000000001011011000110100000000000
000000000110000111000000000001101010000000000010000000
000000100000000000000110101111011001000000000000000000
000000000000000000000100000111111000000110100000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000101110000000000001111110000000000000001
000000000000000011010000000000011000110000000000000000
.logic_tile 6 14
000001001000000000000110001111001011001111110000000000
000010000000000000000011100011111010001001010000000000
111010100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
010001100000000101000000000001001010101001000000000000
010011000010001011000011111011101010010110100010000000
000000000000000101000000000011011111010110000000000000
000000000000000000000011110000001011010110000000000000
000000100000000111100110110000000000000000000000000000
000001000000011111000011110000000000000000000000000000
000000001010000000000000000111111001001111110000000000
000000000000000001010000001011011111001001010000000000
000011100000000000000110100000000000000000000101000100
000010000010000000000011101111000000000010001000000000
010000000000000111000000010000000000000000000111000000
100000000000000000000010000011000000000010001000000000
.logic_tile 7 14
000010001000100111100011111001011010100000010000000100
000000001110011001000011010001011000010100000000000000
111000000000011111100010110000001110000000110000000100
000000000110000011100111010000011101000000110000000100
010010100000000111000011011111001000101000010001000000
110000000110000000100011111101111001010110100000000000
000000000000000111000011110011011101010100000010000000
000000000000001111000110010111011001010000100000000000
000100001001100000000111000000011100000000110011000000
000100000000100111000111100000001101000000110000000000
000010000110000001100110101001101011101001000000000000
000000000000000000100110010101101101010110100010000000
000000100000001101100111101101011000001111110000000010
000000000100001011100111000101101110001001010000000000
000010000000101000000000001000000000000000000100100000
000001000001001101000000000111000000000010000000000000
.ramt_tile 8 14
000000000000100001000000000001111110000000
000001000011001111100000000000010000010000
111001000000001011000000000001011100000000
000000101000001011000010010000010000000010
110000000000001000000111100101011110000000
010000000000000111000100000000010000100000
000100000000100000000000000111111100000000
000101000101000000000000000111110000000001
000000101101011001000000011001011110000000
000010100000101011000011111001010000000000
000000000000000111110000000011011100000000
000000001110000000100010010011010000001000
000001000000101011100000010011111110000000
000010100101000011000011000111010000000001
010001000110000000000111000101011100000000
010000000000000000000010011111110000000001
.logic_tile 9 14
000100000000001000000011110011011001100000010001000000
000010000000000011000011000011101000010100000000000000
111000000010001011100010100111011111100000010000000001
000000000000000011100000000111001001010100000000000000
110001001000100111100111100011011010100000010000000000
010010000000010000100100000011101011010100000000100000
000000000000001000000010100111001011100000010000000001
000000001010000101000111100111001011010100000000000000
000101000000001011100011100011101101010100000010000010
000000100000000111000111111111101011010000100000000000
000000001000001111100010000001011101101111000000000000
000000000101000111000100001001101100000110000010000000
000001100000011111100010010011001110100000010000100000
000001001100100111000110010011111000010100000000000000
010000000110101111000000001000000000000000000100000000
100000000100011011100000000111000000000010000000100000
.logic_tile 10 14
000100000001010000000010001111111011100000010001000000
000110100000100001000100000111011000010100000000000000
111000000001110101000000001011101110100000010001000000
000000000100100101000011000011001010010100000000000000
110000000000010000000111110101101011001111110000000000
110000001000000001000111000001011001001001010000000000
000000000000100111100010101011101011100000010000000001
000000000001011111000011010011011000010100000000000000
000100000010000000010111101111101101100000010000000000
000100000010000000000000000111011101010100000000000000
000001000110001111100010011011111010100000010000000000
000010100000001111100010010011001001010100000000000000
001010101101100111100010001111101111100000010000100000
000001100001000000000010010111011011010100000000000000
010000000000001111100000001000000000000000000101000000
100000000000001111100000001011000000000010001000000000
.logic_tile 11 14
000000000110001101000111110000011001000000110000000010
000000001110000111010110100000011110000000110000100000
111000000000000001000110111101001001100000000000000000
000000000010000111000011100101011100010110100010000000
000000000000000011100000011001001110000110100000000010
000000000110000000000011110111101000001111110000000000
001001000100001000000111100000001110001111110000000000
000100100000000001000111010000001000001111110000100001
110010100110010000000000001001001111000110100000000000
100001000000100000000000001111101001001111110000000000
000000000000000111000000010000000000000000000000000000
000010100000000011100011000000000000000000000000000000
000110000000000111000000011111001011000000000000000000
000001000000001001100011100011111011010110000000000001
000001000001000011000111101011111001010110110100000000
000010100000100000000000001101101000101001010000000110
.logic_tile 12 14
000000000000001011000000000001001110000110100000100000
000000000000001111100010011111001001001111110000000000
111011101100001111100000010111011011000000010000000100
000010000000000001000011011011001010010110100000000000
000000000000100111000000000001001110000110100000000000
000000000001011011000010010101001000001111110010000000
000000100000000001000011011011101101000110100000000000
000000000000000111000111101111101000001111110000000000
000000000000000011000110000011101011000110100000000000
000000000000000111000011011011111001001111110000000000
000100000001010000000011100000011001001111110010000000
000000000001000000000011110000001011001111110000000100
000000000010100001000011100111001010000000010000000010
000000000000000111100011100000101101000000010000000000
010010100100000000000000000101101111111111110101000000
100000001110000001000010000011101110101101010000000000
.logic_tile 13 14
000000000001011001000000000101101011111111110000000010
000000000000001111100011001011111100111001010000000000
111000001001101000000111100001011001111111110000000000
000000000001111101000010010111101110111001010000000100
000100000001110101000000000011011011000000010000000010
000100000000010101000010000101001111010110100000000000
000000000001000000000000000011111001000110100000000010
000000000000101101000011001011111001001111110000000000
000100000000000111000011010111101110000110100000000000
000000000000000111000110110001111111001111110001000000
000010101110101000000111010000000000000000000000000000
000000000000000011000111110000000000000000000000000000
000010101010001111000011010011101110000110100000000000
000001101111001111000011000001111100001111110000000000
010000000000001111100010010111101110111111110100000100
100000001010000011000111010101001000101101010010000000
.logic_tile 14 14
000000000000100111100011001001101000111111110001000000
000010100001010000100000001001011011111001010001000000
111000000001010101100000010101011010110100010000000100
000000000000100000100010100000001101110100010000000000
000000100000001111100010000001001110110100010000000100
000000000000001111100111000000011101110100010000000000
000000001100000111000000010101001110110100010000000100
000000100000000000000011000000011011110100010000000000
000010001110001000000111111101111110000110100000000000
000001000000001101000011101111111110001111110010000000
001100000000000000000011110101011110110100010000000000
000101000101011001000111010000001010110100010000100000
000000000000010111100111100001011101110100010000000010
000000000000100000100110010000011101110100010000000000
010000000000001001000010010011011101111110110100000000
100001000000000111000111000000001110111110110010000000
.logic_tile 15 14
000001100000000111100011100101111101000110100000000000
000011001110001011100111111111111000001111110000000100
000001000000001101000000000011111001000110100000000000
000110001010101111000011110000011110000110100000000010
000000000000000000000111100111101000110100010000000000
000000000010000001000100000000111100110100010000100000
000000000100000001000110001101111100100000010001000000
000010100001000001000111010011111000010100000000000000
000100000000000001000000000101111111000110100001000000
000000000000001011100000000111001010001111110000000000
000000000000001001000010011101101010100000010000100000
000000100001010111100011110011111010010100000000000000
001000100001010001000010000001101100110110100000000000
000001000000000001000111100000001001110110100001000001
000000000010000001000000000001011110000110100000000000
000010100000000001000011110111001111001111110000000000
.logic_tile 16 14
000000000000001111000010011111011000111111110000000100
000000000000000111000111001101101100111001010000000001
111000001110000001100000001001001110101111110010000000
000000000111000000110010010111111100001001010000000000
110000000000000000000111001001011101000110100000000000
010000000000000001000010001111111001001111110001000000
000000000000000111100110111001001111101111110000000000
000000000000001111100011100111011111001001010000100000
000010000000000101100000000101001010111111110000100000
000010100000001001000010001101101100111001010000000000
000000001110001111000011110011111001000110100000000000
000100000110000011100111110001011011001111110000000000
000010100000000000000010011101101110111111110000000010
000001000000000111000111110111001100111001010000000000
000000000000001001100110100011111011101001110101000000
000000000100101011000010010000101100101001110000000000
.logic_tile 17 14
000000001101000000000000000111101000001100111000000010
000000000110000000000000000000100000110011000000010000
000000000000001000000000000001101000001100111000000000
000000000000001111000000000000000000110011000000000000
000000000000001000000000000101001000001100111001000000
000000100001010111000000000000000000110011000000000000
000100000110000101100000000011001000001100111000000100
000000000000000000100011000000100000110011000000000000
000000000000000000000000010111101000001100111000100000
000000000000100000000011000000000000110011000000000000
000000000110000000000000000111101000001100111010000000
000010000000100000000000000000000000110011000000000000
000000001000000000000000000101101000001100111010000000
000000000000000000000000000000100000110011000000000000
000100000001011001000000010101101000001100111000000000
000000001010100111100011010000000000110011000000000000
.logic_tile 18 14
000000100000000001000011100101101001001100111000000100
000001000000000111010000000000101110110011000000010000
000000001000000000000111000001101000001100111000000100
000000001000001111000010010000101000110011000000000000
000000000000100000000000000011001001001100111000000000
000000001010010000000000000000001000110011000001000000
000001000010100000000000010011001000001100111000000000
000100000011010000010010110000101101110011000010000000
000000000001010111000011100001001001001100111000000000
000000000110000111100011000000101100110011000001000000
000001000000000000000000000111001001001100111010000000
000010000000000001000000000000101111110011000000000000
000000000000000000000011100111001000001100111000000000
000000000110001011000100000000001100110011000001000000
000001000010000111000000010001001001001100110000000000
000010000000000000100011010000001001110011000001000000
.logic_tile 19 14
000010100000000001000010000111111001010110100000000000
000000000000010111000011110001101011100000000000000100
111000000000001111110000010001101000111111110001000000
000000000000001101000011100101011001111001010000000000
110000000010000001000000000101111101111001010010000000
110000000000000011100010010000001110111001010000000000
000000000001011000000010000101011000100000010000000000
000010100000100001000010000011011011010100000000000000
000100000001010111000111110001001101100000010000000000
000000000000000000100111110111011111010100000000000000
000000000001110011100111000101001101100000010000000000
000000101111001001000000001111011101010100000000000010
000000001000000111000111101001001101100000010010000000
000000000000000000100010010011011111010100000000000000
010000100110000111000011111000000000000000000110000000
100000000000000000000111111101000000000010000000000010
.logic_tile 20 14
000000000000000101100010010101001001111001010010100000
000000000000000001100011000000111011111001010000000000
111000001000001111100000001111011000100000010000100000
000000000000001111000011010111011101010100000000000000
110010100001000001000010010011011010100000010000000000
000001000000100111010110000101001000010100000000000000
000000000010100111000111101101111000111101010000000000
000010100001011111000111010111001000101111010010000100
000000000100000011100111100011011100100000010000000000
000000000000000111000011100101001100010100000000000000
000000000110000111000000000001001011111001010000000000
000000000001010000100011010000111000111001010010000001
000100000000000011100000000011011011100000010000000000
000100000100000000000011001011011111010100000001000000
000001000000001011000011100111111100101001010100000000
000000100011000111100100000101011111010110110010000001
.logic_tile 21 14
000000000000000011100111011111101100100000010001000000
000000001100000001000111101001001000010100000000000000
111000000000001000000000000001101111111001010000000001
000000001000000101000010010000011111111001010000000000
010000001100000001100010010101101101111001010000000001
110000000000000000000110000000011010111001010000000000
000000100000001111100011100011101000100000010000000000
000001000000000001110110010001011001010100000000000000
000000001111000011100111001111101100100000010000000000
000000100000000000100000001101001000010100000000000000
000000000110100000000000001011101000100000010000100000
000000000101011001000000001101011001010100000000000000
000010101000000000010111000000000000000000000100000000
000001000000000000000000000101000000000010000000000001
010010000001010000000000000000000000000000000100100000
100001001010011001000010101101000000000010000000000000
.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000011000000000000000101011011111001010000000011
000010000000000000000000000000101101111001010000000000
110000000000000001100110100000000000000000000000000000
110000000000000101010000000000000000000000000000000000
000010101100000001000000000000000000000000000101000010
000010000000000000100000000101000000000010000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000001011010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
.logic_tile 23 14
000000001110000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001001000001101000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000000000000011100110010101111001100000000000000010
000001000110000000000011111101001101000000000000000000
000000000000001000000000000111111111000010000000000000
000001000110100001000000000001011100000000000000000000
000000000000000000000011100111011111000010000000000000
000100000000000001000000000101101000000000000000000000
000001001100000001000000010000000000000000000000000000
000000100000000000100010100000000000000000000000000000
000100000000000000000111100000000000000000000000000000
000100000100000000000010000000000000000000000000000000
000001100000000001000110100011001110001111110000000000
000000000000010111100100001011011011001001010001000000
.logic_tile 24 14
000000000000000000000010000001111000001011100010000000
000000000000000000000000000000011010001011100000000000
000000001100000011100010000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000101110101111100000000000000000000000000000000000
000000000000001101100010100000000000000000000000000000
000001001100000111000110000111011000110100010010000001
000010100000000000000000000000001110110100010000000000
000000000000100111100000001011011111010110100000000000
000000000011010000010000001101011010100000000001000000
000000000001101000000000000000000000000000000000000000
000001000001000101000010000000000000000000000000000000
000010100000011001000000000101001011100000000000000000
000001000000000001100000000000101101100000000000000000
001000000000000000000000010000011100000000110000000000
000000001000000000000011110000001001000000110000000000
.ramt_tile 25 14
000000011010000000000000001000000000000000
000100010000000000000000000111000000000000
111010110000001000000000001000000000000000
000000011100000011000000001111000000000000
110000000000000000000010000000000000000000
010000000000000000000010011111000000000000
000101000000000000000000001000000000000000
000000000110000001000010011011000000000000
000000000000000000000000011101100000000000
000100100010000000000011000011100000000000
000000000000000000000110100000000001000000
000000000000001001000110011101001010000000
000001000001000000000010001000000000000000
000000000000100001000111011011001011000000
010011100000000001000000000000000000000000
010101100001010000100010010111001111000000
.logic_tile 26 14
000000000000000001100000010001101110111000100000100000
000000000000000000000010000000011001111000100000000000
000010100010011001000000000011101111001011100000000000
000000001000000001100010010000011111001011100001000000
000010101110000000000110010011101010111000100000000000
000000000000000011000010000000001100111000100000000000
000010000001010001010000000011011000111000100000000000
000000000000001001100000000000101000111000100000000000
000000000000001000000000010111111010001011100000100000
000000000000001111000011110000001110001011100000000000
000000001010000111100111100000000000000000000000000000
000000000000001111000110000000000000000000000000000000
000010000000100111000111111111011101000010000001000000
000001000000000001000110101001011101000000000000000000
000000000000100000010000000101101010110100010000000000
000001000000001111000010010000011011110100010000000000
.logic_tile 27 14
000001001100001001100110010101011010111000100000000000
000010000000001011000010000000101101111000100000000000
000000000001011000000111110111001011001011100000000000
000010000000000001000010000000001111001011100000000000
000000000001010111100011110101011011111000100000000000
000010100000100000100111000000111000111000100000000000
000010000110001101000010010101011010111000100000000000
000001100000000001000010000000101000111000100000000000
000000000000000111100000010011011100001011100000000000
000010101100000000100010100000001000001011100000000000
000001000010010011100000000101011000110100010000000010
000000000000000000100000000000111000110100010000100000
000000000001000111100000000011011001001011100000000000
000000000000000000100000000000011011001011100000000000
000000000000010011100000010111101000110100010000000001
000000101110000000000011010000011001110100010000000000
.logic_tile 28 14
000110001010000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
111001000000100000000000010000000000000000000000000000
010010100000010000000011100000000000000000000000000000
010100000000000000000010000101111110001011100001000000
110110001100000000000100000000011100001011100000000000
000000000000001000000000000000000000000000000000000000
000000001000000011000000000000000000000000000000000000
000000000000101000000000001000000000000000000100000010
000000000001001011000000001001000000000010000001000100
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 29 14
000000000010001000000000000011001110001011100000000010
000000000000001111000000000000011000001011100000000000
000010000001000011000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000000011011001001011100000000000
000010100000000000000000000000001000001011100000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010101100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000110100111011111001011100000000000
000000000000000000000100000000001101001011100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 30 14
000001100000001001100011110011101110001011100000000010
000011100000001011000011000000101101001011100000000000
000000000000001001100010001101101101110011000000000000
000000000100110001000100000101001001000000000000000000
000000001110000101000110010001011001000000010000000000
000000001100001111000010001101001000000000000000000000
000000000000000001000111010111101110110011000000000000
000000001000001011100111101001001010000000000000000000
000000000000011101100011110000001100110011000000000000
000000000000000111000111110000011001110011000000000000
000000000000000001000111000000011011001100110000000000
000000000000000000100100000000011011001100110000000000
000000000000010111000111000101001100001001010000000010
000000000000001001000100000001101010010110100000000000
000000000000000001000111000111101111001011100000000010
000000000000000000000100000000111100001011100000000000
.logic_tile 31 14
000000000000000111100110000000001100000011110000000001
000000000000000111100010110000000000000011110000000000
000000000001011001100111010001011001100000000000000000
000000000100000001010010001001101011000000000000000000
000010100000000111000011111001011110111111000000000000
000011001110100000000110000011001000101001000000000000
000000000001000111000110001001111101100001000000000000
000000000000000001100010100001111001000000000000000000
000000000000001111000011111101011101100001000000000000
000000000000001011100011111101101110000000000000000000
000010101101001001000010000000011010110011000000000000
000000000000100111000011110000001111110011000000000000
000000000001010000000000010011011110110011000000000000
000000000000000000000011010101111101000000000000000000
000101001101000111000000011101001101110011000000000000
000010000000100001000011011011101010000000000000000000
.logic_tile 32 14
001000000001011011100011100101100000000000001000000000
000000000000000101100000000000001000000000000000001000
000000000000000000000111000101100000000000001000000000
000100000000000000000000000000001001000000000000000000
000010000000000011100000010111000001000000001000000000
000001000000000000000011010000001100000000000000000000
000000000000010101000000000011000000000000001000000000
000000000000010101000000000000101101000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000111000011000000101110000000000000000000
000000000100000011100000000101000000000000001000000000
000000000110000111000000000000001000000000000000000000
000000000000000101000000000001100001000000001000000000
000000000000000011100000000000101111000000000000000000
000100100001000000000111000011000001000000001000000000
000001000000100000000100000000001100000000000000000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000001001100110010000001000001100111100000001
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100100000
000010100000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000100000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111100100000
000010000000000000000000000000001000110011000000000000
000100000000000000000000000000001001001100111100000000
000100000010110000000000000000001001110011000000000001
010000000001010000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 2 15
000000000001001001100111010011001010001001010000000000
000000000000101111000011010000111000001001010010000000
000000000000001111000111000101011010001001010000000000
000000000000000101000010100000001010001001010000000000
000000001011001011100110010001011000001001010000000000
000010101010101111000011000000101000001001010000000000
000000000000001111100110100011001000001001010000000000
000000000000001011100000000000111010001001010000000000
000001000000000000000011000111111000101111000000100000
000010100000000000000011000111111011000110000000000000
000000000000000000010000000011111000101111000000000000
000000000001010000000011000111101000000110000010000000
000001000000000001000000000111111111101111000000000000
000000101010000001100000000111101001000110000010000000
000010100000000000010000000011111011101111000010000000
000001000000001101000011000111111010000110000000000000
.logic_tile 3 15
000001000000000111100111110011001100100000000000000000
000000000000000011100110100001011101000000000000000000
000000000001001101000111000000000000000000000000000000
000000000000101111000111010000000000000000000000000000
000000000000001000000111001111011010000110100000000000
000000000000000001010010011101011011001111110000000000
000001100001001011100010110011011011000110100000000000
000001100000001111100011011101001100001111110000000000
000000000000000101100110110101101000101111000000100000
000000100000000001000010100111011001000110000000000000
000000000000000011000011101001111000101111000000100000
000000000110000000000000001011011000000110000000000000
000010100000001011000000000111101011100000000000000000
000001000000001111000000000000001110100000000000000100
000000000001011101100000001011011011000110100000000000
000000000100100101000000000001001001001111110000000000
.logic_tile 4 15
000000001100000001100110010001100000000000001000000000
000000000000000000000010000000001011000000000000000000
111000000000001001010000000000001000001100111100000000
000000001100000001010000000000001000110011000000000000
000000001110000000000011000000001000001100111100000000
000001000100000000000000000000001001110011000000000000
000100100001100000000000000000001000001100111100000000
000101000001110000000000000000001001110011000000000000
110100000000000000000000000000001001001100111100000000
000100100000000000000000000000001000110011000000000000
000000000011010001100000000000001001001100110100000000
000000000110000000000000000000001100110011000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000111000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
.logic_tile 5 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000011000000000000101111000101001000000000000
000011000110000111000011010000011010101001000000000010
010001000110000011100000000000000000000000000000000000
010010100000000101000000000000000000000000000000000000
000110100100100101100000000000000000000000000000000000
000000101011000000100000000000000000000000000000000000
000100001010000000000000000011111101101001110100000000
000000000000000000000000000101011101000000010000000010
000000000000000011100110110000000000000000000000000000
000000001010000000100110100000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 6 15
000001000000000011000000000011101101000000000010000000
000010100000000101100000000111001001000110100000000000
111000000000001111000011010000000000000000000000000000
000000000000000001000111100000000000000000000000000000
110001000001000111100000000101111001101001000001000000
110100100000100000100000000000111000101001000000000000
000000000000000111000000011101101010101001000001000000
000000000000000000100010111101001110010110100000000000
000000000000000101100111000001001101000000000000000000
000001000000000000100010010001011001000110100000000000
000000000000000111100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000001011100010000000000000000000000100000000
000000101100001101000000001011000000000010000000000000
010000000001000000000000001000000000000000000100000010
100000000110100000000000000001000000000010000000000000
.logic_tile 7 15
000000000001000001000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000011101101000000000111101111101011100000010001000000
000001000000001001000100000111001010010100000000000000
000100000000000001100000001011111001100000010001000000
000100000000010000000000000011001001010100000000000000
000000000100000000000000000000000000000000000100000000
000000100110000000000000000111000000000010000010000000
000000000000000111000000000000000000000000000100000010
000000000000000111000000001001000000000010000000000000
001100000000000001000000000000000000000000000100000000
000100000000100000100000001101000000000010000010000000
000000000001000111000000000000000000000000000100000000
000010100000000111000000000001000000000010000000000000
.ramb_tile 8 15
000100000110000001000010000101001100001000
000100010100000111100110000000110000000000
111001000000001000000000000011101110000000
000010100000000011000000000000010000000010
000000000010000000000000010001001100000010
000000000000000000000011010000010000000000
000110100001000001000000001001001110000000
000000100101000000000000000111110000000000
000100000000100000000010101001001100000000
000100000000001111000000000101110000000000
000000101100001001000011110011101110000000
000001000001011011000011011111110000000000
000001000000100000000010110011101100000000
000010000000010000000011110001010000010000
010000100000000000010000001011001110000000
010000000010000011000000001011010000000000
.logic_tile 9 15
001000000110001001000110100001011010100000010000000100
000000000000000111100000000001001100010100000000000000
111110100101010001000010001101111010010100000010000000
000001000000100011100010011101011111010000100001000001
000100001110000000000000001001101001010100000000000010
000100000010010011000011111001011000010000100000000001
000000000000001001000110100011011101101000000001000000
000000000000100111100010011101101100010000100000000000
000110100000001011000000000011011111010110000000000000
000100000110000111000010010000001110010110000001000000
000001100000001101100000011101101110010100000000000010
000010100000000111100010001101001110010000100000000000
110000000000001101000000010001100001001100110100100000
000000000000000111100011110000101101110011000000000000
000000000000001001010000000000000000000000000100000000
000000100000001101010000000101000000000010000000000100
.logic_tile 10 15
000000000000101001000011100011011100010110000000000000
000000000000010001000011100000011010010110000000000000
111000000000000001000000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
010110100000000111100000000111111100010110000000000000
010000100001010011100000000000011101010110000001000000
001000100000001001100011001001011100101001000000000001
000001000000001111000011001101011001010110100000000000
000101000000000111100000010101101011101001000000100000
000100100000000000000011110000101010101001000000000000
000100001110000000000111011111101111000000000000000000
000010000000001001000111101111101010000110100000000000
000001001100000111100000011111011001100000010000000000
000000100000000000100011010011101011010100000000000000
000000100000000000000011000000000000000000000100000000
000000000000001001000111000001000000000010000000000001
.logic_tile 11 15
000010101010001111100111110001001110101001110100000010
000001000000000111000111110000101001101001110000000000
111001000000000111100000010001111100101001110100000010
000000100000101011110010100000001000101001110000000000
110000001110000000000000000101101111101001110100000100
110000001110001111000000000000101010101001110000000000
000000000001110111000111000001111100101001110100000010
000000000000100000100011010000101100101001110000000000
000000001111010111100000000111101110101001110100000100
000000001010000000100000000000001000101001110000000000
001000000000001000000011100111111101101001110100000000
000001000000000011000100000000101101101001110010000000
000000000000001000000011100001101111101001110100000010
000000000000000011000000000000001011101001110000100000
000000000000001001100011000111111100101001110100000010
000010001101011001100100000000001010101001110000000000
.logic_tile 12 15
000000000000000111100111100001011101100000000000000000
000000001110010111000100001101001010010110100000000010
111001000000000011000011100101111000000110100000000000
000000001110101111000010111011111111001111110000000000
000000000000101111100111100000001101001111110000000100
000101000001011101000100000000001000001111110000100000
000010100000000011000111010101001101100000000000000000
000001000000001011000011011001011000010110100001000000
000000000000010001100011101101001000111111110100000100
000010100000101111000011110111011100101101010000000000
000000000000000011100000010111111101111110110101000000
000000000000001011100011100000101110111110110000000000
000000001000010000000011100101111000111110110100000000
000001000001000000000111100000111111111110110000000001
010000001010001111000011100001011101111110110100000100
100000000000000111000000000000011010111110110000000000
.logic_tile 13 15
000001000000000001000000010000011010110000000000000100
000000000000000000000010110000011100110000000000000000
111000000000100111000010000001011001111111110001000000
000000000001001111000111001011101000111001010000000000
000001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000111000000001101111100000110100000000000
000000000000000000100011111011011000001111110000000000
000010100000001000000110000000011111110000000000000000
000000000000001111000000000000001001110000000000000000
000000001000100000000010100000000000000000000000000000
000000000001010000000110110000000000000000000000000000
000000100000000011100000000000000000000000000100100000
000001000000000000000000000111000000000010000000000000
000001000001001000000000001000000000000000000100000100
000110100001101111000000001001000000000010000000100000
.logic_tile 14 15
000000000000000000000000000001101101110100010000000100
000010001000000000000010010000001101110100010000000000
111010000000000111100000000101101001110100010000000100
000011000000000000100011110000011101110100010000000000
110010100000000000000011101111101110000110100000000000
010001000000000000000100000111011110001111110000000000
000010000001011111100000011001101011111111110010000000
000000000000100001100010110101111100111001010001000000
000010000000010111000111111011001111000110100000000000
000000000110000000100011110111111111001111110000000000
000000000110000001000010100101111111110100010000000010
000000000000000111000110110000011011110100010000000000
000000001000000111000000001000000000000000000100100000
000000000101000000100011110011000000000010000000000000
000000000000101111000010011000000000000000000100000010
000000000000010111100010111111000000000010000000000000
.logic_tile 15 15
001010100000000011000111010101001011111111110000000010
000000000100000000100010101001011001111001010000000000
111010000000001000000010111111011001111111110001000000
000010100000001101000111010101001100111001010000000000
110000000000001111100111010111011110100000010010000000
110000000100000111000111101011011011010100000000000000
000000000000101101000000000011011111110100010000000100
000000000000010001100000000000101001110100010000000000
000100100110001111000111100001001101000110100000000000
000001000000001111100111110011011110001111110000000000
001101000000100001000010010011101010000001000000100001
000010100000010000000011000000101001000001000000000000
000000000000000101100111010011011101110100010000000100
000000000000000001010010110000011010110100010000000000
000011000001010001000000000000000000000000000100000000
000011000001000000000010011111000000000010000000000000
.logic_tile 16 15
000000000000010000000011100111111000000110100000000000
000001000000000000000011100000111111000110100000000000
111000001000000111100111000001111110100000010000000000
000000000000000000000111100011111011010100000000000000
110000000000010001000011110011011111000010100000000100
010000000000101001000011101101101101000110000000000000
000100000010001000000110110101001001000010100000000000
000000100000001011000010001001011011000110000000000001
000000000001011011100111110001111101111111110000100000
000000000000100001000111010011001110111001010000000000
000100101011010111000000010000000000000000000100000010
000001001100100000100010110101000000000010000000000000
000000000000000000010010001000000000000000000100000000
000000001100000000000000001101000000000010000000000000
000001000000000001000010111000000000000000000100000000
000000101010001001000111010101000000000010000010000000
.logic_tile 17 15
000010000010101000000000000101001000001100111001000000
000001000101011111000000000000100000110011000000010000
111000001000100111000000000001001000001100111000000000
000100000001010000100000000000000000110011000001000000
110000000000000011000000000011001000001100111001000000
010000000110000000100011100000100000110011000000000000
000000001010100000000000000101001000001100111000000000
000000000000010000000011100000000000110011000001000000
000010000000000001000010100101101000001100111000000000
000010100110000000000011100000100000110011000010000000
000100001000100000000000000011101000001100111000000010
000110000111000000000010100000100000110011000000000000
000001100000000000000000000001101000001100110001000000
000010000011010000000000000000000000110011000000000000
000100001110000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 18 15
000010100111110111000000001101111000000010100001000000
000000000001001001100010111001001010000110000000000000
111000000000000111100111100001001000111001010001000000
000000000000000000000110010000011011111001010000000000
110100100001000011100011010011001110101001110100000010
110000001001010000000111010000011100101001110000000000
000100001100001000000111010111111011101001110100000000
000000000000001111000011110000111110101001110000000010
000000000000000111000000010001001111101001110100000000
000001000000000001000011110000011100101001110010100000
000001000000001001000000000011011011101001110101000000
000010000000000011110011110000111001101001110000000000
000001000000000000000110100101101111101001110110000000
000000100100000000000111000000111101101001110000100000
000000000000000000000011000101011011101001110100000001
000000000000000001000100000000111100101001110011000000
.logic_tile 19 15
000000000000000001000010000101001111111001010000000000
000000001010000000100110010000011110111001010010000000
111100000000101000000010000101001100111001010010000000
000100000001001111000111100000111000111001010000000000
010000000000001111000010101101101000010110100000000000
010010000100001111000011001001011010000000010000000100
000000000011101011100000001011101110100000010001000000
000001000001100001100000001001011110010100000000000000
000000000100010000000110100011111101010110100000000000
000000000000000000000110110111101010101001000000000000
000001000000000001100010000000000000000000000100000000
000010001111000001000100001101000000000010000000000000
000000000000010111100010001000000000000000000100000000
000000001000000111000010110001000000000010000000000010
000001000000000111100000000000000000000000000100000010
000000000000000000100000001011000000000010000000000000
.logic_tile 20 15
000010100000000101100011111101111001100000010000000000
000010100000010111000110000011011000010100000000000000
111000001000101111100011101001011010100000010001000000
000010100000010111000000001011011011010100000000000000
110000000000101000000000011101001000111101010010000000
010000000000001011000011110011011110101111010000000000
000110100000001000000011101000000000000000000110000000
000001100000011011000000000001000000000010000000000001
000010100000000000010000000000000000000000000110000000
000000000000000011000011110011000000000010000001000000
000001000100101000000111000000000000000000000100000001
000000000000010111000000000001000000000010000000000000
000000000001010011000000010000000000000000000110000100
000000000000000000100010101001000000000010001000000000
010000001000100000000000000000000000000000000110100000
100000000000010000000000001111000000000010000000000000
.logic_tile 21 15
000010100000010001100011100000000000000000000000000000
000001000000000000000010010000000000000000000000000000
111000000000000000000010101001011010100000010000000000
000000100000000000000100000111101001010100000000000000
110000000000001000000000000001011010111001010000000001
110001000000000011000000000000011100111001010010000001
000000000100010011000000010001011010100000010000000000
000000000000100000100011010101101001010100000001000000
000011101110000001000000001011011100100000010001000000
000010000000000111100011100011001101010100000000000000
000000000100001011100011100001011111100000010010000000
000000000000001011100000000101101101010100000000000000
000000000001000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100001011100000001000000000000000000101000000
100000000000001011100000001001000000000010000000000000
.logic_tile 22 15
000100000000010011100110111101011101010110000000000000
000100000001100000000111000001101100111111000010000000
111000000000001000000011111101111110010110000000000000
000000000100000011000011111011011000111111000000000000
010001000000000001100010010101011101010110000000000000
010100000100000000000011101101101101111111000000000000
000000000001001001000011100101111110010110000000000000
000000000000100111100000001111011100111111000000000000
001000000000000001100110010001001110111001010000000010
000000000001000000100010000000101110111001010000000100
000010000001011001000011000011011011010110110100000000
000000001000001111000111100000111010010110110000000001
000000000000000111010000000011011001010110110110000000
000000000000100001100011110000111001010110110000000000
010000001101000000000010000101011011010110110100000000
100000000000100000000011110000011111010110110010000001
.logic_tile 23 15
000000001111011001000000010001101010010110000000000000
000001000000000001000011111011111110111111000000000000
111000000100000001000111100000000000000000000000000000
000001001100101001100100000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000001100000000000011100000000000000000000000000000
000000001111010111100000000101111000010110110110000000
000000000010000000000000000000001000010110111001000000
000000000000010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000100000000000000001011001010110110100000001
000000000001010000010000000000001000010110110000000000
000010000000010111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000101110000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
111000001110010000010000000000000000000000000110000000
000000000000001101010000000101000000000010000000000000
110000001100001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000001
000001000000000000000000000001000000000010000000000010
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.ramb_tile 25 15
000100000000000111100000000000000000000000
000000010001010000100000000011000000000000
111000101101010000000111100000000000000000
000000000000000000000110011011000000000000
000000000000000001000010001000000000000000
000000000000000000100100001001000000000000
001010100000010000000000001000000000000000
000000001001000000000000000111000000000000
000000000000000000000010000001100000000000
000000000000001001000100000101100000000000
000000000000000001000010001000000001000000
000000000000000000100010011011001100000000
000000000101001000000000000000000001000000
000000000000001111000000001101001101000000
110000000000101011100000000000000000000000
110101000001001101100000000111001000000000
.logic_tile 26 15
001000001110011011100110000011001101110100010000000000
000000000000100001100010000000011101110100010001000000
111000000001000111000000000011011101010110100001000000
000000000000100000100000001001001000100000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000110000000000000000001011000000110000000000
000001000100000000000000000000001111000000110000000000
001000000000000111010010000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000010001000000000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000010100001110000000000010001001110111000100100000010
000001000000110000000011000000011000111000100001000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 27 15
000010001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111001100000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
110000100110110000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000010000111010000000000000000000000000000000000000000
000010000000000000010000010000000000000000000110100000
000000000110000000000011001001000000000010000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 28 15
000000000001010000000000000000000000000000000100000100
000000000001010001000000000001000000000010000000000000
111000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000110010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001001010010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000101000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 29 15
000000000001000111100111000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
111000000000000101000010000011111100001011100000000010
000001000000100001000000000000101000001011100000000000
010010100000100000000010000001101000011101000100000010
000000001111010000000000000000111011011101000000000000
010100100000010000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000001000000000001100110100001111011011101000100000100
000010100000001111000111010000011101011101000000000000
010000000100000000010000000001111100011101000100000001
000000100000000000000000000000101001011101000000000000
000000000000000000000000000001101101011101000100000010
000000000000000000000000000000001000011101000000000000
.logic_tile 30 15
000010100101010000000111000111001001001011100000000010
000001000000100000000110000000111101001011100000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000111011110001011100000000010
000000000000100001000000000000101101001011100000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000010000000111010000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000000001000000000000111001000001011100000000010
000000000000001011000000000000111010001011100000000000
.logic_tile 31 15
000000000000000011100111000000001000000011110000000010
000000001100000000100100000000010000000011110000000000
000000000000001001100111000000001100000011110000000001
000000000000000001000011010000010000000011110000000000
000000000000000001000010011001111100100001000000000000
000000000000000000100011011101011011000000000000000000
000000000000000000000110010000001100000011110000000000
000000000000000000000010110000000000000011110001000000
000000000000011000000111111011001011111111000000000000
000000000000001111000111101001111100101001000000000000
000000000000001111000010010001111101100001000000000000
000000000000001111100011010000011100100001000000000000
000000000001010000000010000000011010000011110000000000
000000000000100000000100000000010000000011110000000010
000000000000000000000000000101001111111111000000000000
000000000000000000000000000001011001101001000000000000
.logic_tile 32 15
000010000000000011100110110001000000000000001000000000
000001000000000000010011000000001111000000000000010000
000010101000000000000111010011100000000000001000000000
000000000000000000000011010000101010000000000000000000
000000000001011000000000000111000001000000001000000000
000000000000100101000000000000001001000000000000000000
000100000011000000000011110011000000000000001000000000
000000000000000000000010100000101001000000000000000000
000000100000010000000000000111100000000000001000000000
000001000000101101000011000000001100000000000000000000
000000000001000101000000000101100001000000001000000000
000101000010100000100011000000101011000000000000000000
000010000000000000000011000001100001000000001000000000
000001000000000011000100000000101111000000000000000000
000000000001000000000111000001000001000000001000000000
000000000000000011000000000000101100000000000000000000
.io_tile 33 15
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000000
000000001010010000000000000000001001110011000000000010
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 2 16
000010000100010001000110010101111111001001010000000000
000000000000000000100110100000011101001001010000000000
000000000000000000000110110111101011101111000000000000
000000000000001001000010000001011110000110000010000000
000100001111111000000110111011111001101111000000000000
000000000001010001000010010001011001000110000000000001
000000000000001111000000010111001110001001010000000000
000000000000001011100011110000011111001001010000000000
000000100001000000000110000001011011001001010000000000
000001000000100000000000000000111101001001010000000000
000000000000000011000011100111111010101111000001000000
000000000000000000000010010001001101000110000000000000
000000000100100101100111000101011101001001010000000000
000000000000000000100010010000111101001001010000000000
000000000000001011000000010111101000101111000001000000
000000000000000001000011010001011010000110000000000000
.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111110011011001100001010000000000
000000000000000111000111110000001001100001010000100000
000000000000000000000000001101101111101111000000000000
000000000000000000000000001011111010000110000010000000
000000000000000001100010100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000111010101111001001001010000000000
000000001100000000000110110000111101001001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 16
001001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000001001110001000000111100000011001110000000000000000
000000000010000011010100000000011001110000000001000000
111000000000001000000011100000011111110000000000000100
000000001110000011000011100000011100110000000000000000
110000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000100000000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001011110111100000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000110100001011100101001000001000000
000000000010000000000100000000111000101001000000000000
010000000000000000000011000011111101101001110100000000
010000000000000000000100000011101011000000010000100000
.logic_tile 6 16
000001000000001000010000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
111010100000000000000011000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
010000000000100000010000000000000000000000000000000000
000000000000000000010000001000000000000000000100000000
000000000100000011000000001001000000000010000000000100
000000000110100000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000100000000000000000000000000000000000000100000100
000000100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
.logic_tile 7 16
000000000000001011100000000001101010010000100000000000
000001000010000111000010000001001001010100000001000000
111000000000000011100000010001111011010100000000000100
000100000000000111100011010001101100010000100000000000
000001000001001011100000000001111011010100000000100000
000000000000101111100000000001001000010000100000000000
000000000000000001100000010000001111110000000000000010
000000000000000001100011110000001011110000000001000000
000100100110000111000111100011101101000000000000100000
000011100000100011100000000011101101000110100000000000
000000000000000001010110100001111110010100000000000110
000000001110000000100111100001101111010000100000000000
000001000000100011100000000000000000000000000100000000
000000100000010000010011010101000000000010000001000100
000000001000000001000000000000000000000000000101000000
000000000010000000000000001011000000000010000000000010
.ramt_tile 8 16
000011000000011000000000000011101100000000
000011000101010111000000000000110000000001
111000100000000000000111100011101110000000
010001000000000000000000000000110000000000
110000000001010111100000010111101100000000
010000000000000000000011000000010000001000
000010100001001000000000000101001110000000
000001000000001111000000001111010000000000
000101000000100111100110101101101100000000
000100000000001011100010011111010000000001
000010100000001000010011111011001110001000
000001000010001011000011001001010000000000
000000000000000111000110110011001100000000
000000001000000000100011100001010000000000
110000000000000000000111100111001110000000
010000000000001011000000001101010000000000
.logic_tile 9 16
001010000010000000010111100011101100101001000000000000
000001000001010000000111000000001100101001000010000000
111000000000100101000110101011101011010100000000100000
000000000001011101100000001111011000010000100000000001
110000100000000011100110101111011111010100000000000000
110001001000000000100000001011001000010000100000000010
000110001100000000000010110000001100000011110000000000
000001000011000000000110100000010000000011110000100100
000001100000100011100011111111011001010100000010000000
000010000001000111000011011011011011010000100000000000
000010100000000011100000001011101010010100000000000010
000001001100000001100010101111001001010000100000000000
000000000000010000000011101111011010010100000000000001
000000000000010001000100001011011001010000100000000000
010000000000001000000000000000000000000000000100100000
100000001011011001000010101011000000000010000000000000
.logic_tile 10 16
000000100100000000000111010011001110000000000000000000
000001000000000111000011000111111010010110000000000000
111000100001100000000110011001011011010100000000000000
000101000001010000000010001101001001010000100001100000
001000000000000011100000001101101001010100000000000000
000000000000001111000000001111011001010000100000000001
000010101110100111110111100011001100101001000001000000
000001000001000111100110110000011110101001000000000000
000000100000010011100111010011101100010110100000000100
000000001101111001000011111111001001100000000000000000
000001000000000111000000001001011101010100000000000000
000010000000000111100000001101001111010000100000000010
000000001011011011000011111000000000000000000100000000
000000000000000001000011001101000000000010000000000000
000100001100100000000011000000000000000000000100000000
000000000001000000000011100101000000000010000000000000
.logic_tile 11 16
000100000000001101000011011011111110001111110000000000
000000100001010001110111100101001101001001010000000000
111010100100000000000000000000000000000000000000000000
000001001110010000000000000000000000000000000000000000
000000001000001101100000000000000000000000000000000000
000100000000001101100000000000000000000000000000000000
000000000000001101100000000011001010000000010010000000
000000000000000001000000000111001010010110100000000000
000000000000001000000000010001001110000000000000000000
000000000000001011000010110001111111000110100000000000
000000000000100001010000000011001001101001000000100000
000000001011000000000000000000011010101001000000000000
000000100000000000000011110000000000000000000000000000
000101000001001011000011000000000000000000000000000000
000000000100000000000000000000000000000000000100100000
000000000000001111000000000001000000000010000000000000
.logic_tile 12 16
000000000000000000000000010000001101110000000000000010
000000000000000000000011110000011000110000000000000000
111000000010000000000010000111011011100001010001000000
000100000100000111000110000000001111100001010000000000
110000001100100000000110001101101100000110100001000000
110000000000010000000000001111101011001111110000000000
000000000000000111000110000001000000001100110000000000
000000000100000000000011100000101111110011000000000000
000001000000000111100011100000011001111111000000000000
000010100000000000000011100000011001111111000001000000
110000000000001001000111011011101101100000000000000000
100000001010000011000111010011111101010110100000100000
000000000000000011000111101000000000000000000110000110
000010100000000000000111110011000000000010000001000000
011001000000001000000010000000011011000000110101000110
100100000000001111000011010000011110000000110000000101
.logic_tile 13 16
000000000001000111000010110101111101000001000000000100
000000000000000011000111100000101110000001000000000000
111010000000001000000011100111101110100000000000000100
000000000000000111000000000001101110010110100000000000
000000000000001101000110011101011100111111110001000100
000000000000101111100011110011111000111001010000000000
000000001100001000000110101011001000000001000000000000
000010100000001111000010010101011101010110100000000000
000100000000000000000010001001101111010110100000000000
000100001010001111000111010001111011101001000000000000
000000000000001101100011110101001111101000010001000000
000000000010000001100111110101111111010110100000000000
000000000000000111000011011001001001111111100100000000
000000100001001001100111011011011111101001010000000100
010000001011010001000010000011001011111110110100000000
100000000000001111000011010000101110111110110010000000
.logic_tile 14 16
000000000000000000000110000111001000101001010010000000
000000000000000111000010110111111100000010000000000000
111001000001110001100111001001001111100000000000000010
000000000000111001100111000011011000010110100000000000
000000000011010111000000000111111011000010100000000000
000000000000000000000010000101001101000110000000100000
000010000000101101000010011101111000010100100000000000
000000100000110111100111111111101101111110110000000000
000000000110011000010111010111001111010100100000000000
000010100000100101000011000000101100010100100010000000
000000000000001001000011000011011011111110110100100011
000000000000001011100011110000101011111110110000000000
000000000001001001000010010011111001111110110100000010
000100000110100101100110100000111001111110110001000000
010001000000000000000111000111101000111110110100000000
100000100000000111000010000000111011111110110010100000
.logic_tile 15 16
000000000000011000000011010000011111000000110000000000
000001000000101011000110000000011100000000110000100000
111000001110000101000111000001001101010100100000000100
000000001000001101000110110000101110010100100000000000
000010001100000000000110010000011001000000110000000010
000101000000101101000010110000011100000000110000000000
000101000000001101000000011111011101100000000000000000
000010000000000111100010110011111000010110100000000000
000010100000001000000000000001011011111111100100000000
000001000000000001000011000000111000111111100000000000
000001001000000011100000000001001011111110110100100000
000010000000000111100011000000011010111110110000000000
000111000100000111000011010101011101111111110100000010
000001100111000000010111001011101010101101010000000000
010000000000001000000000000111011000111111100100000000
100000000000000101000011101111011010101001010001000000
.logic_tile 16 16
000010000000000000000110001011101101000110100000000000
000001000000001001000010111011001100001111110000000000
111101001000001111000111100000011000000011000000000011
000110000000001011100011000000011101000011000000000000
010000000000101000000010001001111010100000010000000000
110000000001111111000100000001001110010100000010000000
000000000000001111100110101011011011010110000000000000
000000001000000101100111001101111111111111000000000000
000001100000011111100111110011101111010100100000000000
000011000010000001100111011001101110111110110000000000
000000000110001111000011010000001100001111110000000000
000000000000001111100010000000001001001111110001000000
000000000000000111000000000101000001001100110000000000
000001000001001011000000000000001111110011000000000000
000100000000000111100110100001011011101001110100000000
000000000000000000100010100000001001101001110010000000
.logic_tile 17 16
000010100000000000000011010111111111001011100001000000
000001000000000000000010000000101001001011100010000000
111100001000000001000110010001001110010110100000000010
000100000000010001000011101011101001000000010000000000
110010100000001101100010001111001111010110100000000000
010001100000000011000000000011101101101001000000000000
110000001000000101100000000001111010110110100001000000
100000001110000000100010110000001100110110100000000000
111010000010100001000111110000011010000000110010100000
100100000010000000000111010000011010000000110001100000
000001100000101000000111100000001011111111000001000000
000001100001011011000111110000011000111111000010000001
000000000001000111000000000101011001101000010000000000
000000001010000111100010010000011111101000010010000000
001000001100000000000110101000000000000000000100000100
000000000000001111000010001011000000000010000000000000
.logic_tile 18 16
000100001100101001100000000101011111010100000001000001
000000000000000001000010110011111010000110000000000000
111000100000100111100110000000001101110000000000000100
000000000000010000100000000000011001110000000000000000
110010101000000101000000000000001110000011000010000000
110011000000001011000010110000001001000011000000000010
000011000000000111100000000000000000000000000100000100
000010000000000000000000000101000000000010000000000000
000000000000010000000000010000000000000000000100000010
000000000000001101000010000001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010000001000000000010000001100000
000010100000000000000011100000000000000000000100000010
000000000000001101010000000101000000000010000000000000
010111101100100000000000011011100000011001100100000000
100000000000000000000010100001101000110000110000000000
.logic_tile 19 16
000010000110000111000110010011001010111001010010000000
000000000000100000000010100000011010111001010000000000
111000000010101111100111111011011101100000010000000000
000000000001010001100011101111011100010100000000000000
110110100000001001000000010001000001001100110000000000
010001100000010001100010100000001001110011000000000100
000000000000000000000111000001101000111001010000000000
000000000000000000000100000000011111111001010010000000
000100000000001001100111111111001101100000010000000000
000000000000011111000111101101011110010100000000000000
000001000000101111100000010000000000000000000110000000
000010100001011011100011110101000000000010000000100000
000010100000011000010000010001111001010110110110000000
000000000000101111000011110000011100010110110000000010
010000000000000011100000000000000000000000000110000001
100000000000000000000010001001000000000010000000000000
.logic_tile 20 16
000100000000000111100000000011111011010110000000000000
000100000000100000100000000111001000111111000001000000
111000000000000111100000000000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000010100000010111110000000000011001110000000000000100
000001000010100101000010000000001110110000000000000000
000000100000001111110000000000011010110000000000000100
000011100000001111100000000000001110110000000000000000
000010000000000000000110111001001010000110100000100000
000001000000000000000111101011011101001111110000000000
000100000110000111100000010000000000000000000000000000
000000000001010000100011000000000000000000000000000000
001010100000001001000000000101011110111001010000100000
000000001100000011000000000000001010111001010000000000
000000000000001001010000000000000000000000000101000000
000000000000001111000000001011000000000010000000000010
.logic_tile 21 16
000001000001000000000010000101001001010110100000000000
000000000000000000000000000101111010100000000000100000
111000000000000001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010010100000000111100111110000000000000000000000000000
110011100000000000000010110000000000000000000000000000
000100000000000111000000001111001110000010000000000000
000100000000000000100000000011011110000000000000100000
110000000000000011100000000001101100110110100000000010
100010100001001111100000000000001110110110100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000010101000000111100010000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000000000000001000000000000011101101110100010100000000
000000000000000111000000000000101110110100010000000010
.logic_tile 22 16
000000000010101111000000001001111110010110000000000000
000010100001010111000010111111101000111111000000000000
111000000000010111000111110101111101010110000000000000
000000001010000000100011010101101010111111000000000000
010010101110100001100111110001111111010110000000000000
110001000000011001000110001001101110111111000000000000
000000000000001111000111100101111100010110000000000000
000100000000100011100000000011101110111111000000000000
000000001110101011000110000101011001010110110100000000
000000000001010001000000000000101001010110110000000010
000010100000001111000000000011011010010110110100100010
000001000000001111100000000000001000010110110000000000
000000000001001111000000000011011000010110110101000010
000110100011011011100000000000101110010110110000000000
010011101000001111000111100101011011010110110100000000
100010000001011111000100000000001100010110110000000001
.logic_tile 23 16
000001101010000001100011111011111000010110000000000000
000011100000010000000111111011101001111111000000000000
111000000000000111000111101011011011010110000000000000
000000100000000000100000000101001001111111000000000000
110010000000001111100011100001001101001111110001000000
010001000001011111100000001101101111001001010000000000
001000000110001111000010001011011011010110000000000000
000000000010000111100110010111001011111111000000000000
000101000000001111000010110111001011010110110100000010
000110000010000111100011100000001110010110110000000000
000000000000010000000011100111001010010110110100000011
000001000000000000000110110000101101010110110000000000
000000000000101000000110000001001011010110110101000010
000010100011000001000000000000001011010110110000000000
010001001100000101000010000000000000000000000000000000
100000100000001101000100000000000000000000000000000000
.logic_tile 24 16
000000000000000000000010010000001100000011110000000000
000010001000001111000011110000010000000011110000000000
111010001100100000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
110000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001100110000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000111100111111101110100010000000010
000001000000000000000000000000101001110100010000000000
000000000100000111100000000001011110010110110100000100
000010100000000000000000000000001111010110110000000000
000000000001010000000111100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
010011000000100111000000010001011110010110110100000100
100010100000010000100011100000101001010110110000000000
.ramt_tile 25 16
000000010011100000000000001000000000000000
000000010000110000000000000111000000000000
111010110111010000000000001000000000000000
000001010000110000000000001111000000000000
110001001010000000000000000000000000000000
010010000000001001000010001111000000000000
000010000000000000000010000000000000000000
000000000101010000000111111011000000000000
000001000000000000000110111011100000000000
000010100000000000000110101111000000000000
001010000110001001000000000000000000000000
000001000100000011100010001101001010000000
000000100000000000000010001000000001000000
000000001100001001000000001011001011000000
110001000000110001000010000000000001000000
010010101000110000000010000111001011000000
.logic_tile 26 16
000000000000000011000000000000011110000000110000000000
000000000000000000100011000000001111000000110000000100
111000000000010000000010010001101100110110100001000000
000000000000000001000110000000011110110110100000000000
010010100000000111100000010000011111110000000000000100
010001000001010000100011110000011100110000000010000000
110000000000001000000000000000011100110000000010000000
100010100100100101000000000000011110110000000000000000
000000101110001000000000011011101011010110100000100000
000000000000001111000011001001011110100000000000000000
000000000001000011100000010101001101010110000000000000
000000000000101001000011011111001001111111000001000000
000000000000000000000010010000011010000000110000000000
000000000000000001000111010000001111000000110000000000
010100001110001111100000010000000000000000000111000010
100100001110001001100011010001000000000010001000000000
.logic_tile 27 16
000000000001100111000111100011001001110100010000000000
000000000001110000000000000000011000110100010000000000
111000000000000000000111100111011101110100010000000000
000000000000000111000100000000011010110100010000000000
110000000001011001100111000000000000000000000000000000
010000000001110001000000000000000000000000000000000000
000001000000000000000000000101011111001111110001000000
000000000010001001010000000001111111001001010000000000
001011100000000111000000000000000000000000000100000010
000000101011000000100011110101000000000010000000000100
000000000000100111000000000011101110111000100101100100
000001000011001001000010000000011010111000100000000000
000001000000100111000111000011111000111000100100000000
000010000000000000100100000000011010111000100010000000
000000000000000000000011100000000000000000000100000000
000000000000000000000110010101000000000010000000000101
.logic_tile 28 16
000000000000000000000000000000000000000000000100000101
000000000000000101010000000011000000000010000000000001
111100001110000000000000000000000000000000000100000010
000000000100000000000000000101000000000010000000100001
110000000000001000000000000000000000000000000100000010
110000000000010011000000000001000000000010000000000000
000000000001100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000001111000011100000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000100000000000000000110100000000000000000000101000010
000000000110000000000100001011000000000010000000000000
010010101110001000000000001000000000000000000100000010
100001000000001001000000000111000000000010000000000001
.logic_tile 29 16
000000000000001000000110000011011011110110110100000000
000001000000001111010000000001011100111101011000000000
111000000000000011100000000111011010110110110100000000
000000001010000000000000000101011011111101011000000000
010010000001001001100010010011001110110110110100000000
110000000000101111000010110001001100111101011000000010
000000000000001000000011010111001011110110110100000000
000000001010000001000010000101001000111101011000000000
000000100000001011100000000011001000110110110100000000
000001000000001001000010000001011101111101011000000000
000000100010000000000000000000000000000000000000000000
000001000000011001000000000000000000000000000000000000
000010100000001011100000000011011011110110110100000000
000001000000000001000000000001001110111101011000000000
010011000100000011100000000000000000000000000000000000
100011000000000000100000000000000000000000000000000000
.logic_tile 30 16
000010100110000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
000010000100001001000110010000000000000000000000000000
010010000000000000000111000001101100001011100010000000
110000000000000001000000000000111000001011100000000000
001000000000000000000111000101111000001011100000000010
000000000000000000000100000000111010001011100000000000
000000000000000000000111101000000000000000000100100000
000000000000000000000100000001000000000010000000000000
000000100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 16
000001000001000000000000000000011010000011110000000001
000010000110100000000000000000000000000011110000000000
000000000000001011100000000000001010000011110000000001
000000000000001011000000000000010000000011110000000000
000010100000010000000011000000001110000011110000000000
000000001010100000000000000000000000000011110000000010
000000000000011000000000000000011110000011110000000000
000000000110000011000000000000000000000011110001000000
000000100000010111100000010000001100000011110000000001
000010000000100000100011010000000000000011110000000000
000000000001000000000000000000001100000011110000000000
000000000010100000000000000000010000000011110001000000
000000000001001000000000000000011000000011110000000000
000000000000000011000000000000000000000011110000000010
000000000000000011100000000000011000000011110000000000
000000000000000000000000000000000000000011110000000010
.logic_tile 32 16
000000000001010000000110100001100001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000001111000000010011100000000000001000000000
000000000000000101100010100000101001000000000000000000
000100100000101011100000000011000001000000001000000000
000101000001011101000000000000001111000000000000000000
000000101100000111000000000101100000000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000011100111010011000001000000001000000000
000000000000000000100110110000101001000000000000000000
000000000001000000010000000101000001000000001000000000
000000001000100000000011000000001110000000000000000000
000000000000001101000000010101000000000000001000000000
000000000000001011110011010000001110000000000000000000
000100100000001000000111000011000000000000001000000000
000001000000000011000100000000101111000000000000000000
.io_tile 33 16
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000110000000100
000000001000000100
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000001110000000000
000100000000000000
000000000000000000
000000000001100000
000000000000000100
000000000000000000
000000000000000000
000000000000100000
000010000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.logic_tile 1 17
001000000000001001100110010000001000001100111100100000
000000100100000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001000110011000000000000
000000000000000000010000000000001001001100111100000000
000000000000000000000000000000001001110011000000100000
011000000001000000000000000000001001001100111100000010
100000000000000000000000000000001001110011000000000000
.logic_tile 2 17
000000000000000000000000010011011001111111000000000000
000000000000001001000011010001101101101001000000000000
000000100001110011100000000000000000000000000000000000
000000000001100000100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000010101100011100000000000000000000000000000
000000001010101011100000000000000000000000000000000000
000010100000100000000000010000000000000000000000000000
000100000011000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100001000000000000000000001001100111111000000000000
000000000000000000000000001111101100101001000000000000
.logic_tile 3 17
000010000010001001000010001011111001100001000000000000
000000000000010011100011010001001101000000000000000010
111000000001011011100110011011101010111111000000000000
000000000000000001000011101001011000101001000000000000
011000000000001001100111010000001101001100110000000000
010000000000000101000110000000011111110011000000000000
000000000100010000000111010011111000111111000000000000
000000001010000000010010001101011110000000000000000001
000000000000101011100010010011001111111111000000000000
000000000001001011000010001111001001101001000000000000
001000000000001101000000000101101011100000000010000000
000000100000001111100011000101101011000000000000000000
000000000000010000000011101001101000111111000000000000
000000000000001011000000000011111000101001000000000000
001000000000001000000110000011001101111000100100000000
000000000000001111000000000000011110111000100000000100
.logic_tile 4 17
000010000000000000000000010000011001000000110000000000
000011000000000111000011100000011011000000110000000000
111000100110001011100010000000001111000000110000000000
000000000000000111100110010000011011000000110000000000
010000000110011000000000000101001100000000000000000001
010000000000100001000000000001001101010110000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011000011111011111001111111000000000000
000010100000001001100110111011001100101001000000000100
000100101010000011000000001011011101111111000000000000
000000000000001111000010011111011100101001000000000000
001001000000000000000011101011111010111111000000000000
000010100000000000000100001011011111101001000000100000
000110000000000000000000000001111000111000100100100000
000010101100000000000011110000101101111000100000000100
.logic_tile 5 17
000000001100000001000110000001001101000000010000000001
000000000000000000100000000000101010000000010000000000
000000000000001000000000000000001101000000110000000000
000000000000101111000000000000011101000000110000000000
000000000000000000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000001000101100000000111111001110011000000000000
000000000000000000000000000001101111000000000000000000
000001001110000001100000001011011111000000000000000000
000000100000000000000011110101011000010010100000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001001000001000000000111000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
.logic_tile 6 17
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
111001000110010000000000000000000000000000000000000000
000111000000000000000000000000000000000000000000000000
110000000000100000000000010000000000000000000000000000
110010101111000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001000000000000001000000000000000000100000000
000010101100000000000000001111000000000010000000000000
000000000000010000000000000000000000000000000100000000
000100000000100000000000001101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000010101000100000000100000000000000000000000000000000
.logic_tile 7 17
000000100000000000000011100000000000000000000000000000
000001000000000000000110000000000000000000000000000000
111010000000000011100000010000000000000000000000000000
000001000010000001100011110000000000000000000000000000
010100000001010000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
110000000000000000000000010001101010110110100000000000
100000000000000000000011010000011001110110100000100110
001000100000000000000000010001111110010110100010000000
000011000000000000000011101011011111101001000000000000
000000000000000000010000001000000000000000000100100000
000000100110000000000000001101000000000010000001000000
000000100000010000000011001000000000000000000100000000
000000000000100000000000001001000000000010001010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
.ramb_tile 8 17
000000000000000000000110000111001000000000
000000010000000000000100000000010000000000
111000000101011000000000010001101010010000
000000000000001011000011010000010000000000
000000001000000011100110000011101000000000
000010100000000000100111100000010000010000
000000100001000000000000000111101010000000
000000001010000000000000001111110000010000
000000000000101011100111000011001000000000
000000000001011111100000000011010000000000
000000000000001111100010000001101010000000
000000000100000011100100001101110000000000
000000000000100001000000010011101000000000
000000000001001011000011100101110000000001
110000000001000000000111100111001010000000
010001000000010000000000001011010000001000
.logic_tile 9 17
000100000000001000000011000101011111100000010001000000
000100000000001011000111011011111010010100000000000000
111000000001101001100000000001001101100000010001000000
000100000000100001000011101111101011010100000000000000
000000000111110000000000000101011011100000010000000000
000000000001100000000011011011101000010100000000100000
000000100111001111100000010001001111100000010001000000
000000000000000101100011001111111000010100000000000000
000000000000000000000000010000000000000000000100000000
000100000110001101000011000001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000001010000000100001001000000000010000000000000
000001000000000000000010111000000000000000000110000000
000000100000000000000111001001000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000001100010000000010111011000000000010000000000000
.logic_tile 10 17
000010000010011000000000000011111011100000010001000000
000001000110100011000000001101111001010100000000000000
111010100000001000000010101011101110001111110000000000
000000000000011011000010100011101100001001010000000000
000000000010010001100011100111111010010110100000100000
000010000000000000000000001011001000100000000000000000
000000000000001111000000001111111101100000010010000000
000000000000001011000011001111101001010100000000000000
000001000000100001000011110000000000000000000000000000
000100000000010000000111010000000000000000000000000000
000000000000001111100110100101011000010110100000000100
000000000000011111100010011111001101100000000000000000
000000000000000111100000011000000000000000000100000010
000000001000000000000011010101000000000010000000000001
110000001010001011000110100000000000000000000000000000
110000000001000101000010000000000000000000000000000000
.logic_tile 11 17
000000000000001111000000001101011110011111110000000000
000000000000001011000011101001111011111111110001000000
111000001110000111100111110001011011011101000000000000
000100101000000000100010000000111101011101000000000010
000000000011111001000110011001011101000111010000000000
000000000011111011100010001111011011111000100000000000
000001000000000111100010100000001101110011000000000000
000010100100000001000000000000001000110011000000000000
000000000000000111000011100111111010001111110000000000
000000100000000111100111100001001010001001010000000000
000000000000101000000111000011011100001111110010000000
000000000000001111000111100101101101001001010000000000
000000000000000000000000001001101101110011000000000000
000001000000000101000000001011101010000000000000000000
111000000000000111000010000000000000000000000100100000
110000000000000001100110010111000000000010000000100000
.logic_tile 12 17
000000000000100011000110110001011101100000000000000010
000000000000010000100111100011101110010110100000000000
111000000000000111000000010001111110001111110000000000
000100000000000000100011111101111101001001010000000000
110000000010000000000111010001101111000001000000000100
110000000000011111000111111101011100000000000000000000
000000000000000011000011010011111000101001110100000000
000000000000000011100011110000111010101001110010000000
000000000110000001100111110001011010101001110101000100
000000000010000001000111110000011001101001110000000000
000010000000000001000000010000011010111111000101000000
000001001100000111000011110000011100111111000000000000
000010100000000000010110110101111010101001110101000000
000000000000000000000111010000011101101001110000000100
000000000000001011100110000000011011111111000101000010
000010000000000101000100000000001110111111000000000000
.logic_tile 13 17
000100000000000000000000000111111010000010000001000001
000100000000000000000011110000101010000010000000000000
111000001111001111100000010001101101100000000000000000
000010000000001101100011000101001000010110100000000000
010000000000001011000011100000001101110000000000000000
110000000110000111100000000000001010110000000000100000
000001000000000111100000000000011101110000000000000000
000000100000001001100011100000001000110000000000000000
000000000110101111100111100011011011001111110000000000
000000000000101111100011101001111001001001010000000000
000001000110001011100000010001111101100000000000000000
000000000000001011100011100101011000010110100000000010
000000001010100000010000000000000000000000000100000100
000000000001000000000000001011000000000010000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000010000011000000000010000000000001
.logic_tile 14 17
000010100000001000000000001101001100101001010000000000
000000001000001001000000000001101000000010000000000010
111000100001110111000010011101111000100000000000100000
000011100000011001100111000101111110010110100000000000
110000000000001000000000011001111000100000000000000000
110000000110101001000010010001011100010110100000000000
000000000000100101000110100111111111010100100000000010
000001000001001001100100000000011110010100100000000000
000010000000001111000111101101001011010110100000000001
000001000110000111000100000001101010111111010000000000
000000000000000000000000011101111100100000000000000000
000000000000001111000011100101111110010110100000000000
000000000000101000000011101000000000000000000100100000
000010100010000111000000000011000000000010000001000000
010000000000000001000111100000000000000000000100000000
100000000001011011000100001011000000000010000000000101
.logic_tile 15 17
000010101011000111010111100101001110010010100011000010
000010100000100101100110110000111100010010100000000001
111010000000001111000010101001001110000000010000000010
000000000001011011100100000111101001010110100000000000
110000000000000000000010001101001110101001010000000100
010000000000000000000010100011101000000010000000000000
000010100000000011100010001101111110010100100001000000
000011100000000000010011000001111001111110110000000000
000010100100000001010000011001101101011111110000000000
000000000010000111000011110011101000101001010000000000
000000001010001000000000000111011011010100100000000000
000000000010000011000000000000101011010100100000000000
000000100001011101100011010000011110110000000000000000
000000000000000101010111010000011011110000000000000000
000010000010001000000011000000000000000000000100000010
000001000001010011000110010001000000000010000000000000
.logic_tile 16 17
000000000000001111100010001011111111010100100000000000
000000001000000111000100000001111101111110110000000000
111000001100001011100000000011101011011111100000000000
000000000000001111100000001101001101111101010000000000
110000000010000001100000010111011110000000010010000000
000110100000001111100011000000001110000000010000000000
000100000000000111000111101011111111100000010000000000
000000000000000000000100000011011000000010100010000000
000000000000100000010011110001001010100000010010000000
000000001110000000000011010001101101010100000001000100
000000000000001101000111000000001110000000110000000001
000000000000011011000111110000011000000000110000000000
000010000110000111000111010000001101110000000001000000
000011001000000111000011100000011011110000000001000001
000001000110000000000011000000011010110000000100100000
000010000000001001000010010000001111110000000000000001
.logic_tile 17 17
000110000000001111100000000000011101110000000010000010
000110000000001011100000000000001011110000000001100100
111000100001001101000010000000011111110000000000000100
000000000001010001000000000000011001110000000000000000
110001000001010000000000000000011000111111000000000000
010010100000101111000000000000001111111111000000000000
000000000110010101100110000101111110010110000001000000
000000000000100000000000000000001000010110000000000001
000000000000100011000111010101001110001001010000000100
000000000001000000000010000000011000001001010000000000
000000000000000111100000000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
111000100000000000000010000000011101000000110000000000
100000000000000000000011100000001011000000110010000101
010000100000000001000110100001111100111111110100000000
100001000010000000000100000011001101111001011000000000
.logic_tile 18 17
000001000000000111100111100001111000101001010010000000
000010000000000111000000001111011000111111100000000010
111000000000001001100111110001111001000010000000000001
000000000000001111000111110000101101000010000000000000
110000000000000011100010000000001001000000110000000000
000001001000000000100100000000011110000000110000000000
000000001111001111000000000001111111010010100000000101
000010100000001111100000000000111010010010100001000001
000000100000001011100000000000000000000000000000000000
000000001100010011000000000000000000000000000000000000
000001001110100001000110000011001011010110100000000000
000000100001000000100000000011011100101001000000000000
000100000000100000000111100000000000000000000000000000
000100000000010000000010000000000000000000000000000000
000000001110000011100110000101101010101001010100000000
000000000000000000100000000001001111111111100000000000
.logic_tile 19 17
000110100001011111100010001001001010010110100000000000
000000000000100011000111101011101111000001000000000000
111000000000000000000011000001011011010110100000000000
000000000001000000000111110011101110000001000000000000
110000001101000001100111111111101010010110100000000000
000001000001011111000110001011101111000001000000000000
000000000110000011100010000111101010111111110101000100
000000000001000000000100001101011000111001010000000000
000010000001011011100011100011101100111111110101000010
000010100001110001100000000011011000111001010000000000
000000000000001101000000010101111000110000000100000000
000010000000000101010011001001111111110110100001100000
000000000000000111000011100011101110111111110100000010
000010000000001001010111110101001000111001010000000100
110010101110100101000000000111011001110110100110000010
010001001001001111000010010000011001110110100000000000
.logic_tile 20 17
000000000000000111000000000011011011111101110000000100
000010001100000000000000000000001001111101110000000000
111101000000000000000010000101001110000000010000000100
000000000000000000000110011111001011000000000000000000
111001000000001111000010010011111111000000010000000000
110100100000000001010110001101011010000000000000000000
000000000000001011100000000000000000000000000000000000
000000000100001111100000000000000000000000000000000000
000001000000000111100000010000001011000000110000000010
000000101110000000100011100000001111000000110000000100
000010100000000011100000001011001110000000010000000000
000001000000000000100000001001101000000000000001000000
001010100001010001000010010000000000000000000000000000
000001000010100000000011100000000000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000011100000000000000010000010000000
.logic_tile 21 17
001110100000001000000000000011101110010110100000000000
000100001100010011000000000111101000000001000000000000
111010001111111000000000000000000000000000000000000000
000000000010010101000000000000000000000000000000000000
110001000000001000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000001110000000000000000111101101111111110100000100
000000001000000000000000000101011110111001010001000000
000000000011100000000000010000000000000000000000000000
000100001101110000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
011001000010100101000000000000000000000000000000000000
010000000000010001100000000000000000000000000000000000
.logic_tile 22 17
000000001110000000000000000111100000000000001000000000
000100000000000000000000000000101010000000000000000000
000000000000001111000111110111101000001100111001000000
010000000000001111000011110000101100110011000000000000
000001100000000011000000010111001000001100111000000000
000010001000000000000011110000001100110011000000000000
000000000110101000000000000001101001001100111000000100
000000000001001101000000000000001000110011000000000000
000111100000001111100000000101101000001100111000000000
000011100101001011100000000000001111110011000000000000
000001000010000000000111000011101000001100111000000001
000010100000000111000111110000101011110011000000000000
000000000001010000000011100001101001001100111000000000
000100000000001001000100000000101100110011000000000000
001001001100000000000011110001101001001100111000000000
000000100000000000000011100000101101110011000000000001
.logic_tile 23 17
000000001110000001000000010101101010010110110100100000
000010000000000001000010110000011111010110110000000100
111011100010000101000000000011001000010110110100000000
000010100001010000100000000000011110010110110000100000
110000101001000101000010110001101010010110110101000000
010000000000001101100110110000011000010110110000000000
000000000000000000000000000101001001010110110100000000
000000000000001101000010110000011100010110110010000000
000000000000000000000000010101001011010110110100100000
000100000000001001000011110000011110010110110000100001
000000000001000101000010110101001001010110110100000000
000000001000100101000010110000111101010110111010000000
000000000000110000000010100101101011010110110101100000
000000000100110101000000000000111100010110110000000000
010000000110000001000000000011101000010110110110000000
100000000000000000100000000000111000010110110000000100
.logic_tile 24 17
000100000000000111100010000001000000000000001000000000
000100001010000001100010000000001100000000000000000000
000000000001100000000011100001001000001100111000000000
000000000001010000000000000000001010110011000001000000
000000001111110000000011100011101000001100111000000000
000100001111010101000000000000000000110011000000000100
000000000000000001000000000101001000001100111000000000
000000001100000000110000000000100000110011000000000000
000000001100001000000000000001101000001100111000000001
000100000000000111000000000000100000110011000000000000
000000000011010011100000000001001000001100111000000000
000000001010000000100000000000100000110011000000000000
000000001010000000000000000001001000001100111010000000
000001000000000000000000000000100000110011000000000000
000000000000010000000000000101101000001100111000000000
000010000000000000000000000000000000110011000000000100
.ramb_tile 25 17
000010100000000111100000000000000000000000
000001010000000000100000000011000000000000
111000000000010001000000000000000000000000
000000000000000000100000001011000000000000
000010000000000001000010001000000000000000
000001001110000001000000001111000000000000
000100000000000011100000000000000000000000
000000000001000000100011010111000000000000
000000001110000000010010000101000000000100
000000000000000001000000000101000000000000
000000000000000001000000001000000001000000
000000001100000000000010001101001100000000
000000000000001000000000000000000001000000
000000000000001101000000001101001101000000
010001000000000000000111101000000000000000
110010100010000000000000000001001000000000
.logic_tile 26 17
000000100000000000000000010001111011110110100011000001
000001000000000000000010000000001101110110100000000000
111010100001110001000000000000000000000000000000000000
000010100101000000000000000000000000000000000000000000
010000000000000001000000010001111010110110100000000000
010000000000000000100011110000001010110110100000000001
000010000001001000000000000000000000000000000101000100
000100000010001011000000001101000000000010000000100000
110001000000001000000000000000000000000000000000000000
100010000000000011000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000101000010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001010000000000000011000000000010000000000001
010000000000010000000000000000000000000000000000000000
100000000100010000000000000000000000000000000000000000
.logic_tile 27 17
000001000000000000000000001000000000000000000101000000
000000100000000000000000001001000000000010000000100001
111000000001010000000000000000000000000000000000000000
000000001000000000000010100000000000000000000000000000
010001000001010000000011000000000000000000000000000000
110000100000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000010000000000000000000000000000000000000000
100001000010000000000000000000000000000000000000000000
.logic_tile 28 17
001000001010000000000000000001111101110110100000000100
000000100000100000010010010000011101110110100000100001
111010100000000001000000001000000000000000000100000001
000010000000000000000000001111000000000010000000000010
010000000000000000000000000000000000000000000100000001
010110100000000000000000000011000000000010001010000010
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110001000000000000000000000000000000000000000100000011
100000000000101011000011011011000000000010000000000000
000000000001010000000010000000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010101100000000000000000000000000000000000000000000000
100011101000000000000011010000000000000000000000000000
.logic_tile 29 17
000000000000000011100011100111001001001011100000000000
000000000000010000000111110000111111001011100000000001
111000000001010001000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000001000000000001101000011101000100000000
000000000000000000000000000000011110011101000000000001
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010001111001011101000100000100
000000000000000000000010110000011110011101000000000000
000000000001000000000000000001111001011101000100000000
000000000000000011000011010000011101011101000000000010
000000000000011000000011000001111010011101000100000100
000000000000001101000000000000001000011101000000000000
.logic_tile 30 17
000000000001000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
110101000110000000000000000001001111001011100000000010
100010100000000000000000000000111100001011100000000000
000000001011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011000000011110001000000
000000000000000000000000000000000000000011110000000000
.logic_tile 31 17
000000000000000000000010000000001010000011110000000000
000001000000000000000100000000000000000011110000000001
000000000000000111000000000000011010000011110000000000
000000000110000000000000000000010000000011110000000010
000000000000010000000000000000001100000011110001000000
000000000000101011000000000000010000000011110000100000
000000000000000000000110100000001110000011110000000000
000000000000000000010100000000000000000011110000000010
000000100000000000000111100000011000000011110000000001
000001101110000000000100000000000000000011110000000010
000000000000000000000000000000011110000011110000000001
000000000000000000000010000000000000000011110000000000
000110100000000111000000000000001000000011110000000000
000100000100000000000000000000010000000011110000000010
000000000000000111100000000000011100000011110000000000
000100001010000000000000000000010000000011110000000010
.logic_tile 32 17
000000001000001000000000000111100000000000001000000000
000000000000000101000011100000001000000000000000010000
000010000000110000000110100101000001000000001000000000
000000000010010000000000000000101001000000000000000000
000100000000001101000111010111000001000000001000000000
000100000000001101100111010000001011000000000000000000
000010100000000000000011010011100001000000001000000000
000000001000000000000010100000001111000000000000000000
000000000000000011000000010101000000000000001000000000
000000000000000000100011010000101101000000000000000000
000000101000101000000000000011100000000000001000000000
000001001011000011000011010000101100000000000000000000
000000000000000000010000000101000000000000001000000000
000000000001011011000000000000001010000000000000000000
000000100000000000000000000001000001000000001000000000
000001000000000011000010110000101011000000000000000000
.io_tile 33 17
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000010
.logic_tile 2 18
000010101110101000000110001001001011101001000000000000
000000000000011111000010000101101000000000000000000000
000000001000000011100110010101111111100001000001000000
000000000000000111100010000000101101100001000000000000
000000000000100001000000011011011010111111000000000000
000000000000000001100010001011101110101001000000000000
000000000000000111000010100011101100111111000000000000
000000000000000111000010011011111100101001000000000000
000000000000000001000011110111011011101001000010000000
000000000000001111100011010101011100000000000000000000
000000000000000000000111101001001101100000000000000000
000000000000000001000110100001001001000000000000000000
000000000010001001000000000011011111111111000000000000
000000000000000001000010011011001110101001000000000000
000000000000100011100000000001101000100001000000000000
000000000000010101100000001101111111000000000000000000
.logic_tile 3 18
000000101110000111000111000101001101100000000000000001
000001000000000111100110001001101001000000000000000000
111000000001010111000110000011111111111111000001000000
000000000000101101000011000001011001000000000000000010
010000000000000000010111110111111101111111000000000000
110000000000000000000110001011001000000000000000000000
000000000000000111000011101101111110000011000001000000
000000000000000000000000001011101101000000000000000000
001000000000000101000011000001101000111000100100100000
000000000000000111000110010000011100111000100000000001
001000000000001001000010000101101110111000100100000010
000000000000000011100100000000001111111000100000000000
000000000000010011010011000001111110111000100100000100
000000000000000001100010000000011000111000100000000000
000000001100000101100010010101101110111000100100000100
000000000000001001000011000000011110111000100000000000
.logic_tile 4 18
000000000000001101000110011001011000000000010000000000
000000000000100011000010001011111001000000000000000000
000000000000000001000010000011011011000010010000000000
000000001000000111100100000000111111000010010000000000
000000000000000101000111000001011000010010100000000000
000000000000000000000010010000001000010010100000000000
000000100000001011100010000111111101000010010000000000
000001000000000001100111000000001110000010010000000000
000000000000000111000000010000001100001100110000000000
000000000000001011100011100000001100001100110000000000
000000000000001001100000010000011000110011000000000000
000000000000000001100010010000001011110011000000000000
000000000000000001100000000101111010000000010000000000
000000000010000000000000001101101110000000000000000000
000100000000000011010000000101101011000000010000000000
000000000000000001000011010000001100000000010000000000
.logic_tile 5 18
000000100000101001100010100001101111100001000000000000
000001000001011011000111110000001100100001000000000000
000000000000000101100000010111011110110011000000000000
000000000000001101000010101111111101000000000000000000
000000000001001011000110000011101000000000010000000000
000000000000100101100010110000111100000000010000000010
000100000000100001000110101011001011100000000000000000
000000000001010101000011001101101010000000000000000000
000000100000001111100010000011001111100001000000000000
000001000000000001100011000001001100000000000000000000
000000000000001001100111000001101000100000000000000000
000000001010001111000100000000011000100000000000000000
000000000000000000000010001011101010100000000000000000
000000000000000111000010010101001011000000000010000010
000000000000001000000010000001111011100000000011000000
000000000000000001000100001101111110000000000000000010
.logic_tile 6 18
000000000010000000000000001000000000000000000100000000
000000000001010000000011111011000000000010000000000001
111010100000000101000000001000000000000000000100000001
000001000000000101000000001101000000000010000000000000
011011000000100000000000001000000000000000000101000000
010011000000010000000000000001000000000010000000000000
000001000100000000000000010000000000000000000000000000
000010000000000111000011010000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000011000000000000000000100000010
000110000000000000000010110101000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 7 18
000010100000000000000000000001101111110110100001000000
000001000000010000000000000000111001110110100010000100
111000000000000011000010001101011101100000010010000000
000000000000000000000011110001001010010100000000000000
000000000000000011100010000000000000000000000000000000
000001000000100000100011000000000000000000000000000000
001100100000001000000110100000000000000000000000000000
000101001110000011000000000000000000000000000000000000
000000000001110000000000000101011100010110100000100000
000000000111110011000000001111111100101001000000000000
000010100000001001000011100011011011010110100001000000
000001000000010101100100000111011110001001010000000000
110001000000000000000010000000000000000000000101000000
100000100000000001000011101101000000000010000000000010
000000000000001000000000001000000000000000000110000010
000000000000000111000000000011000000000010000000000000
.ramt_tile 8 18
000000100100001001000010000001111100000000
000001000000001011100000000000110000000000
111011100000001000000011100001011100000000
000000100001011011000000000000010000000100
010000001011000000000011100111011100000000
110000000000100000000100000000010000000001
000000000000100000000011001111011100000000
000000000001010000000010000011110000000000
000010100001010000000000000001011100000000
000001000000001001000000000011010000000000
000000000000000011100010001011111100000000
000000000001010011000110001101010000000000
000000000000000011100111010001011100000000
000000001010001011000011000111110000000000
010000000001010000000000000101111100000000
010000000000100000000000001111110000000000
.logic_tile 9 18
000000000000000011000000000011011100100000010000000001
000000001011010011100011100101001000010100000000000000
111000000000000011100110100111001100100000010010000000
000000000000001011000010100001001011010100000000000000
000000000000000011000000000011011001100000010010000000
000000000000000000100011110101001001010100000000000000
000000000000000101100010110111011011100000010010000000
000000000000000000000010000001001011010100000000000000
000001100000001111100000000011011001100000010000000000
000010100000001001000000000101011011010100000000000010
000000000000000001100000000001101001010110100000000000
000000000000000000110000001111011110000000010010000000
000000000000010111100000001000000000000000000100000001
000000000000100000000011110111000000000010000000000000
000000000000101011100000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
.logic_tile 10 18
000001001000000001010111100001101000100000010000000000
000010000000000000100111011001111011010100000000000000
111001000000000001000110000000000000000000000000000000
000010000010000000100100000000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100001010000000000000000001000000000010000000100000
000100001000001000000000000000000000000000000100100000
000001000000100101000000000011000000000010000000000000
000000000001100000000111001000000000000000000100000100
000000000001010000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011101110000000000000001000000000000000000100000000
000000001000000000000000000001000000000010000010000000
.logic_tile 11 18
000100000001010000000011000111001001011101000000000000
000100000000100000000100000000011000011101000000000010
111000001110001000000000011011011000000111010000000000
000000001000000111000011111111001001111000100000000001
110000000000001000000011110101001101101001110100000000
110000001010000101000111110000001001101001110000100000
000001000000111111100000000011001111101001110100000100
000000100001011101000000000000101010101001110000000000
000000101100010111000000010000011110111111000100000000
000000000100001111000011110000001011111111000001000000
000001001010000111000000010000011010111111000101000010
000010100000001111100011110000001111111111000000000000
000010000110000111000111110000001011111111000100000000
000000000000001111000010100000011100111111000000000100
000000000100001000000000010000011101111111000100000010
000000000000001111000011000000011100111111000000000000
.logic_tile 12 18
000100001000001001000111100011001111100000000000000000
000100000000001111100011000000011000100000000011000010
000011000000000011100111111111111011010100100000000001
000010000000000001100010000101001101000000000000000000
000000000000000111100111000101111110001111110000000000
000010000010000000100011101001111010001001010000000000
110001000000001001000011110000011000000000110000000000
100010001000000001100111110000011100000000110000000110
000000000000000011100000000000001011110000000000000000
000010000100000000100000000000011011110000000000000000
000101000000001011000111110001011000100000000000000000
000100100000000101100111100000001000100000000000000100
000000000010000000000000010001011000100001010001000100
000000000000000000010011100000101011100001010000000000
000000000000000001000000011011111101101000010010100010
000000000000000000000011101001011100010110100000000010
.logic_tile 13 18
000001100000000111000111000011011111001111110000000010
000011000000000111100111100001101100001001010000000000
111001000110010001000011000111011010001111110000000000
000110000000000000100100001101111110001001010010000000
110000000000000011000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000001100101011000011001011011111010110100000000010
000000000000010111100100000011001000000000010000000000
000101000000001111100111101001011001000010000000000000
000010100000001111000000000101111111000000000000000000
000000000111000001000000000000001011110000000100000000
000000001000001111000000000000001010110000000000000010
000000000000101111100111100001001100000000010100000000
000000000001010111000000000000001001000000010001000100
000000000000000001000010000111001000000000010100000000
000010001001011001100100000000011000000000010000100000
.logic_tile 14 18
000001000000000111100111110101101100000000010000000000
000010100010000000000111100111001001010110100000000100
111000000000000011000000000111001010011111100000000000
000000000000000000100000001011111001101011110000000000
111000100000000000000111101101011011001001010000000000
010000000000000001000011110011011110001111110010000000
000001000000001001000110010111111011001111110000000000
000000000000000001000011011101111100001001010001000000
000000001110000001100111111111011111001001010000000000
000000000000000111000111110011011110001111110000000000
000000100001000111110000001011001000101001110000000000
000001000000001011110010010111011000000000010000000000
000000000000101001000111001001011000010110000000000000
000110000000000011000000001011101011111111100000100000
010000000110000101100111110000000000000000000100100000
110000000001011001010111010000000000000010000000000000
.logic_tile 15 18
000000000010000001000011001001011110100000010000000000
000000000001011001000011111001001000000010100000000000
000000000000100011100000001101001100011111110000000100
000010100000010000100011010001001011101001010000000000
000000000001000111100000001011011100010100100000000000
000100001000000111100011110101001111111100110000000000
000100101011100001100111001011101111010100100000100000
000101001011011001000100001111001101000000000000000000
000000000000001011100000010000001000110000000000100000
000000000000000001000010100000011101110000000000000001
000000000000000011100111100101101001000001000000000000
000011000011001101100000000001111010010000100001000001
000000000000000111000010010000001111110000000000000000
000000000000000001000011110000001010110000000000000000
001000000000000000000111110111101110010100100000000000
000000100001011011000110001111101010111100110000000000
.logic_tile 16 18
000000101010000000000010000011011000000000010000000010
000011100000001111000000000101101100000000000000000010
111000000000001011110010110000011001000000110000000100
000000000000010001000110000000011001000000110000000000
000011000001001001000000000001011101101000010000000000
000001000000101111100000000000111011101000010010000000
000000001000100000000010110011101101000010100000000011
000000000000000011000111010101011100000110000000000000
000010000100001000000110110000011010110000000000000000
000001000000000101000111110000011000110000000000000000
000100000000000101100110000000011001000000110000000100
000100000000000001100000000000001010000000110000000000
000010100000000111000000001000000000000000000100000000
000000000000000000100000001111000000000010000000000000
010000000000101000000111000000001111110000000100000000
100000100001010001000000000000001110110000000000000010
.logic_tile 17 18
000000000100101000000110010001101010000010000000000000
000000100000011011000111110000011010000010000000000000
111000000100000111000010100011111111010110100000000000
000000000000000011100000000101001001101000010000000010
110010000000000111000010010000011110110000000010000100
010001000000011101100111100000011011110000000001000000
000000001010000000000010111001011011010110100000000100
000000000000000111000011110011111101000000010000000000
000000000000100000000000010000011010000011000000000000
000000000011011011000010100000001110000011000000000001
000100000000000111000010000000001100000000110001000000
000100000000000111000110000000001111000000110000000101
000000100000000111100000000111001001101001110100000010
000000000000000001000011010000011000101001110000000000
000001001101010001010000000001011101101001110100000001
000100100000100000100011110000011011101001110000000000
.logic_tile 18 18
000000100001001000000000000001101100000000000000000000
000000000000000001000000000111101101000010000001000000
111000000000000001000010010011101011000110100000000000
000000001000010000010111101111111110001111110000000000
110000000001001001100111100000011001110000000001000010
000000000001001111000000000000001111110000000000000000
000000000000100111000111100000000000000000000000000000
000000100000010111000100000000000000000000000000000000
110010100000100111000000011101101111010110100000000000
100001000000110000100011100101001110000001000000000000
000000000000000000000000000001011010000001000001000001
000000000000010000000010010000011010000001000000000000
000000101001000111000000011111101111010110100000000000
000000000000001001000011110101101110000001000000000000
000000000000000111000011110101011001010110110100100010
000000000000001001100111000000011010010110110000000000
.logic_tile 19 18
000000000010001111100010011101101111010110100000000000
000001000000000001000111000011101010000001000000000000
111001000000001111110011111011111010000110100000100000
000000100000001001100110101001111000001111110000000000
110000001110100011000010000011011110111111100100000110
000000001001010000000010011001011101101001010000000000
000000001100101001000111101111101011111111110100000100
000010001011010101000010010101011000111001010000100000
000100000000000011100111010011101011111111110100000010
000000000000000000100110100001011011111001010000000000
000001101000000101100000011101011010110000000100000010
000010000001001101000011100111011111110110100000000000
000000000000000101000000011011101001111111110100100010
000000000000000111100011011001011011111001010000000000
010001000000001101100000000111011010110110100100100010
010010000000010111000010010000011101110110100000000000
.logic_tile 20 18
000010100000011001100010011001011100101000010000000000
000000001000100001000010000011001110010110100000000000
111100000000000000000111100001011001000001000001000000
000100000000000101000010010000111111000001000000100000
110000100000001000000011100101011000000010000001000001
000001000010000011000000000000011011000010000000000000
000000000000100011010010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000010001011011011000110100010000000
000001000000000000000011110101101011001111110000000000
000000000001001001000000010000001001000000110000000100
000000000000100111000011000000011110000000110000000000
000000000000110001000011001001001110110000000110000010
000000000000110000100011111011011111110110100000000000
010000001100101000000000000001001100111001010110000000
010000000001000111000011100000011001111001010000000010
.logic_tile 21 18
000010000000000101100000000101111100101001010000000100
000001000000000111000011111001101000010100100000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
111101000000010101100000011011011100010110100000000000
000100101110010000000010000001111110000001000000000000
001001000110000101110000000101001100110000000100000101
000010100000000000010010011111001110110110100001000000
000010100000101000000111011001011111110000000110000000
000000000000001111000111001001011110110110100000000000
000010001110001001000011000101101111111111110100000100
000000000000001001000000001101011111111001010001000000
000000000110000111000011011001011110110000000100100000
000000000000000011000111011111011101110110100001000000
110010001110000011000010010000000000000000000000000000
010001000000000000100111110000000000000000000000000000
.logic_tile 22 18
000000000000001000000010010111001001001100111000000010
000000000000001111000011000000101000110011000000010000
000010000000001111110111110001001001001100111000000000
000000000000011011100111100000001101110011000000000000
000000000000000000000000000001001001001100111000000000
000100000110000000000000000000101001110011000010000000
000000000000000000000011100011001000001100111000000000
000000000000000000000100000000001100110011000010000000
001000100100101111000011000001101000001100111000000000
000101000001011111000000000000001110110011000000000000
000000000000000000000111100111101000001100111000000000
000000000000000000000100000000001110110011000000000010
000010001000000011000000000001101000001100111000000000
000000000100101001000010000000101001110011000000000000
000000100000000011100000000101101000001100111000000000
000001000000010000100000000000101101110011000000000001
.logic_tile 23 18
000010101000000000000111100111001101010110000000000000
000000000110000000000000001111101101111111000000000000
111000000000101111100000011111101111010110000000000000
000000000001000101100011101101001000111111000000000000
110100000000000101100111000111001101010110000000000001
010100000000000000000100000101101010111111000000000000
000000000000000011100000010111101111010110000000000000
000000100000000000000010100111001100111111000000000000
000100000001010011100000011111001101010110000000000000
000110100000000111100011110001101001111111000000000000
000000101100000011100000011111101111010110000000000000
000010000000010000100011001111001110111111000000000000
000000001110000011100111000111001100010110000000000000
000000000000001101110111101101101100111111000000000000
010001000010000111000000000000000000000000000100100000
100000001110000001000011101001000000000010000000000000
.logic_tile 24 18
000000000000000000000111100001001000001100111000000000
000000001010000000000100000000100000110011000000010000
000010001110000000000111100011101000001100111000000000
000001000000000000000100000000100000110011000000000010
000000001111000000000000000111101000001100111001000000
000000000100100000000000000000100000110011000000000000
000010000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000111000000000000100000110011000000000000
000000000000000000000010010011001000001100111000000000
000000000000000000000111100000000000110011000000000000
000000100001000001000011100001101000001100111000000100
000001000000100000100100000000100000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000010011100000000000110011000000000000
.ramt_tile 25 18
000000011110000000000000001000000000000000
000000010000000000000000000111000000000000
111010010100001000000000001000000000000000
000000010000111101000000001111000000000000
110000000000000000000000000000000000000000
110000000000000001000010010111000000000000
000010100000000101100000001000000000000000
000001000100000000100000001011000000000000
000001000010000011100000001111000000010000
000010000010000000100000000011100000000000
000010100000000000000011000000000000000000
000001000000001001000110011101001010000000
000001000100000001000111001000000001000000
000000100000000001110110001011001000000000
010010000000010001000000000000000000000000
110000000000100000100010010111001100000000
.logic_tile 26 18
000000000000000011100000001011101100010110000000000000
000000000000001011100000001001101100111111000000000000
111010000000101111000111110000001110000000110000000000
000000001001111111000111000000001111000000110000000000
010000000000001001100011110001001010010110100001000000
110000001110001011000011110101011111100000000000000000
000011100000011011100010000101111001010110100010000000
000010101100000111000100000101001010100000000000000000
000010000000000001000000010000000000000000000000000000
000001001110000111100011110000000000000000000000000000
000000000001010011110011001111111011010110000000000000
000000000100000000000100001111111000111111000001000000
000000000000001111000010110111011100010110110100000010
000000001110000001100010110000001000010110110000000001
010000000000000011100011010011011111010110110100000010
100000000001010000000111000000101001010110110000000000
.logic_tile 27 18
000000000000001000000000001000000000000000000110000000
000000000000000011000000000101000000000010000000100000
111000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110001000000000000000010000000000000000000000110000001
010000000000000000000100000001000000000010000000000000
000000001101000011100000010000000000000000000000000000
000000000000100000100011000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000010000000000010010000000000000000000000000000
000000100000010000000000001000000000000000000110000000
000000001010000000000000001101000000000010000010000000
000001000000100000000000000000000000000000000100000010
000000000001010000000000001101000000000010000000000010
010000000000000000000000000000000000000000000000000000
100010000100010000000000000000000000000000000000000000
.logic_tile 28 18
000000000000000000000000000011101010100000000000000000
000000000000000000000011010000111101100000000000000010
111011100000001000000011010000000000000010000001000100
010000100000000001000010110000000000000000000000000000
010000001000000000000000010111011011000000010000000010
010010000000000000000011101111111001010110100000000000
000000000000000011100000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000100000000000000000000000001011001111110001000000
000001000000000000000011100000011101001111110000000100
000000000000010000000010010001111011111110110000100000
000000000100000000000110000000001001111110110000000000
000000000000000000000010001000000000000000000100000000
000000000110000000000111100001000000000010001000000000
010010000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
.logic_tile 29 18
000001000000001101100010010101100000000000001000000000
000010100000000101000111010000100000000000000000001000
111001000000001000000000010101100000000000001000000000
000000000000000101000010000000101000000000000000000000
010000000000111101100010000011101000111100001000000000
110000000001010101000100000000001010111100000000000010
000010100000001000000110010111001000001111110101000000
000000000000000101000010000000101101111111000000000000
000000001110000000000110101101001000110110110100000000
000000100000000000000000000001011001111101011000000000
000000100000001101100000001001011101110110110100000000
000001000000000001000000000101001111111101011000000001
000001000000000000000110000101101011010111100100000000
000000100000000000000000000000001001010111100000000000
010000000000000000000000000101111000111110100100000000
100000000000000000000010111011110000101011110000000000
.logic_tile 30 18
000000000100000011000011110111101000001011100000000010
000000000000000000100011110000111010001011100000000000
111010000000001011100110110101111001000010000001000000
000000000000001101000010100001011001000000000001100000
110000000000000001000000010011111000000011110000000000
110000000000000000010010000000000000111100000000000000
000000000100001001100000000000001001000000110000000000
000010100000101101000000000000011010000000110000000000
000000000000000000000011100000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000001100000000001101000010110110100000000
000000000000000000000000000000011011010110110000000000
000000000001010000000111000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
010000000000000000000000000001101000010110110101000000
100000000110000000000011100000011101010110111000000000
.logic_tile 31 18
000000001010100111000111100101101111100001000000000000
000001000001011111100111110000011000100001000000000000
000000000000000001100010101101011110100001010000000000
000000000001010111000110010001111110000000000000000000
000010100000000000000110000011111100111111000000000000
000001001100000000000011100001101111101001000000000000
000010000001101001010111001111011111110011000000000000
000000000000100001000100001111001001000000000000000000
000000000000001111000011001001001100111111000000000000
000000000000001011000100001101011100000000000000000000
000010100000000011100111000101101000110011000000000000
000000001010000000000100001101011100000000000000000000
000000000000000111100011000000001000000011110000000000
000000001101011111000110000000010000000011110001000000
000010000000000111000111000000011000000011110000000000
000000000000100000100110010000010000000011110000000011
.logic_tile 32 18
000000000000000000000011100000001000111100000000000000
000000000000000000000000000000000000111100000001010000
000000000000000000000000010000011000000011110000000010
000000000100000000000011110000010000000011110000000000
000010000000000000000000000000001000000011110000100000
000001000000000000000011100000010000000011110000000000
000000100001000000000000000000011100000011110000000110
000001000110100000000000000000000000000011110000000000
000000100110000111100000010000001010000011110000000000
000000000000000000000011000000010000000011110000100000
000010100000001000000000000000011110000011110000000000
000000001010001111000000000000000000000011110000100000
000000000000000000000000000000001100000011110000000010
000000000000000000000000000000000000000011110000000000
000000000000000111000000000000001100000011110000000010
000001000000000000000000000000010000000011110000000000
.io_tile 33 18
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010010
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000100000
000000000000100000000000000000001000001100111100000100
000000000001010000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000110100000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000000
000000100000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000010
.logic_tile 2 19
000000000000000000000111100001001101110011000000100000
000000000000001011000100000111111111000000000000000000
111000000000000000000000000001011101111000100110000000
010000001000000000000000000000011111111000100000100000
110000100000000000000000000000000000000000000000000000
010001000000001011000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000111010101011100111000100100000100
000000000000100000000011000000011111111000100000000000
000000100000001000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101000111010101001111111000100100000010
000000000100000011000010100000011110111000100000100000
000100000000000011000110110001011100111000100100000000
000100000000000000100011000000001110111000100000000001
.logic_tile 3 19
000000000000000000000000000011100000000000001000000000
000000000100000000000000000000100000000000000000001000
000001000001100000000000010000000001000000001000000000
000011100110110000000010100000001011000000000000000000
000100001110000101100000000000001001001100111000000000
000000000000000000000000000000001001110011000000100000
000000000000001000000110110000001001001100111000000001
000000000000000101000011000000001110110011000000000000
000100000001010000000110100000001001001100111000000000
000100000000100000000000000000001011110011000000000000
000000000000100000000110100000001000001100111000100000
000001000011110000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001000010000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
.logic_tile 4 19
000100001100000011100110101101011110111111000000000000
000100000000000000100010110111011100000000000001000000
111000000010000000000000000001011000100001000000000000
000000001100001011000011000111111101000000000000000000
110000000000000111100010000101111100111000100101000000
010000000000000001100000000000011010111000100000000000
000000000000000101100110000001111010111000100100000000
000000000000001011000011000000001111111000100000000000
000000000000000000000111010101101000111000100110000000
000000000000001101000011010000011110111000100000000000
000010000000000101000010100001101111111000100100000011
000000000000000000100100000000011011111000100000000000
001001000000001011100111000101111100111000100100000000
000000100000000101100010010000001011111000100000000001
000000000000000101000000000001111010010001110100000010
000000001110000000110011010000011000010001110000000010
.logic_tile 5 19
000000001010001000000110110011001111100001000000000000
000000000000000111000010100000011001100001000000000000
111010101010111001100011001101111011110011000000000000
000000000001000111000011011101011100000000000000000000
110000000101000001100011100001111110000000010000000000
110010100001010000000010010101011110000000000000000000
000000000000011001000010010000001100001100110000000000
000000000000100011100110100000011001001100110001000000
000010001111000011000111000111101011110011000000000000
000000000000000000000011101001011110000000000000000000
000000100000000111100110100001011101110011000000000000
000010000010001111000000001011001001000000000000000000
000010000001000011000111000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
010000100000000111000011011101011111101001110100000000
010000001100001111000111100101111101000000010000000010
.logic_tile 6 19
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111000000000001001000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
010000000000100111100000000011111011010110100010000000
010000000001010000100000000101111100101001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110011100000000011000111000011101101010110100000000000
100011100000000000000000000101101100101001000010000000
001000000000000000000110000000001010110000000001000000
000000000010000001000100000000001101110000000000000000
000000000000000000000000000001101001110110100010000100
000000000000000001000000000000011000110110100000000000
011010100000000000010000000000000000000000000100000000
100001000110000000000000000111000000000010000000000000
.logic_tile 7 19
000100000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000010001000000000000001101000000110010000000
010000000000100111000000000000001110000000110000000000
010010000000001000000010000000011110000011000001000000
110000000000001111000100000000001001000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000010001111000000000001101010110110100000000110
100010000000001011000000000000001111110110100000000000
000100000000000000000110111011111001010110100000100000
000000000000000000000111010111101101101001000000000000
000000000010000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000001110001111000000000011000000000010000000000000
.ramb_tile 8 19
000001000010010111100000001000000000000000
000000011001110000000000000101000000000000
111000000001101000000000000000000000000000
000000000000010011000000000111000000000000
000000000000100000000000000000000000000000
000000000001000000000000001111000000000000
000000000000000011100000000000000000000000
000000000100000000100000001111000000000000
000000000001010011100111011011100000000000
000000000000000000100111111011000000000000
000010000000001011100000010000000001000000
000010100000000011000011001011001110000000
000000000101011000000010011000000000000000
000000100000001011000111000011001101000000
010000000000000000000000000000000000000000
010000000000000001000000000001001100000000
.logic_tile 9 19
000000000000000011000000001101001010101001010000000010
000000001110001011000011100111101111111111100000000001
111001000001000000000010100001111011101001010010000001
000010000100000001000111010001101001111111100000000000
010000000000000000000110000000011010110000000000000001
110010101100001001000010000000001100110000000000000000
110110000000001001000110000001111111110110100010000000
100101001000000011000000000000011111110110100000000010
000100000110000111000111100111011111010110100000000000
000000101110000011000100000111101011100000000000000000
000100000000000000000000000000011100110000000000000001
000100000000001001010000000000001101110000000000000000
000000001010000111100011010011011110000000000000000000
000000001000001111100011010001001001000010000000000100
010000000000000111000010000000000000000000000100000010
100000000000001001000110000111000000000010000000000000
.logic_tile 10 19
000000000001010000000111110000000000000000000000000000
000000000000100000010111110000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000001001100001011000000000000000000000000000000000000
000010101000000000000000000111101001010110100000000000
000000100000000000000011101001011001001001010010000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001010000000000000000000011010111100110000000000
000010101110010000000000000000001101111100110001000000
010000000000000000010000001000000000000000000100000011
100010000100000001000000000101000000000010000001000001
.logic_tile 11 19
000000000000101000000000010000001011000011000000000000
000000000111010001000011000000011110000011000000000000
111001000000010000000111001111011101010100100000000000
000000100000010000000000001001001101000000000000000000
110110100000000001100111010000001100110000000000000000
110001001110000000000111100000001000110000000000000000
000100001000100000000110100000001011000011000000000000
000000000001010000000100000000001100000011000000000000
000001001000110001100000010111011101000000000000000000
000000000110010000000011011101111100011111000000000100
000010100001000001100111000111101010000000010000000000
000000000000100001000100000000111111000000010000000000
000001000000011001000111001000000000000000000101000000
000010000001000101000010001101000000000010000000000000
000010100000000111100111000011001000111000100100100000
000000000000000000000100000000111110111000100000000000
.logic_tile 12 19
000010101010000111100000000011111011110100010001000000
000001000001001001000000000000101011110100010000000000
111000000001010111000000010000001111000000110000000000
000100000000100011100011110000001100000000110000000100
110000000000011111100000000000001101000011000000000100
000000000000001111000000000000001001000011000000000100
000000000001001111000111100000001101000011000000000100
000000000100100011100000000000011111000011000000000000
000000100000000001100010010101001111000000010100100000
000010001100001111000111010001001010000000000000000000
000010100000000111000010000000011000110000000100100000
000011100100000000000000000000001000110000000000000000
000000000000000111000000000000001010110000000100000000
000100001100001111100000000000001010110000000001000000
000000000000000000000000010001101101000000010100100000
000000000000000000000011111011001000000000000000000000
.logic_tile 13 19
000100000000000000000000010000001110110000000000000000
000101000000000000000011100000001110110000000000000000
111000001010000111000011111011111000010110100000000000
000000000000100000000110111001111101001001010000000100
010001000001011000000111100011111100010110100000000010
110000000000000001000111101001011111001001010000000000
000000000110000000000111001111101101010110100001000000
000000000000000111000100000001001110000000010000000000
000000001000000011100111101101001100101001010000000000
000010001110001001000111001101001101010000000000100000
000000000000000001100010001000000000000000000100000000
000000000001000000000110010101000000000010000000000000
001000000110101011100111101000000000000000000100000000
000010100000010011100100001111000000000010000000000000
000000100000011111100010000000000000000000000101000000
000000000001011011100000001101000000000010000000000000
.logic_tile 14 19
000001000100000001000111110001011101010110000000000010
000010000000001101000110111101001000111111100000000000
111101001100001001100000010001011010000001000000000000
000010000000001011100010000000111100000001000001000000
110000000000000000000010000000001111000000110000000000
100000000011000000000100000000001100000000110010000000
000001001010000000000110011111111001000000010000000000
000000000100001111000011010111011100010110100001000000
000000000001000011000110010101101001101001010000000000
000010101100000000100111001111011111010000000000000000
000100000000001111000111000001001101001111110000000000
000100000000001111000000001011011000001001010000000000
000010000000000001000011100101111101010111110000000000
000001000000001001100000000111111000101111010000000000
010000000000001001100011100000000000000000000100000000
100000000000100111000000000011000000000010000000000000
.logic_tile 15 19
000000001001011000000010010011011011111101110000000000
000000000000101011000010010000001110111101110001000000
111000001111001101100111100000001011110000000000000111
000000001000100001100111000000011000110000000000000001
110010000001010000000110010111001011000001000000000000
110011101010000000000010010000011010000001000000100000
000100001010001101100000000000001000000000110000000000
000100001101010111100010110000011001000000110000100000
000000100000010101000000010000011100000011000000000000
000001100110000000000011000000001000000011000001000000
000000000000000011100111100001111111000001000000000000
000000000000000000000000000000111101000001000000000000
000000000000000101100111110000011001000000110000000000
000000000110001001000011110000011000000000110001000000
110000001100000001100010000011001111010110100100000100
110000000000000000010100001111101011000000011000000000
.logic_tile 16 19
000101001000000111100010001101001101101001010000000000
000010000000001111000000000101111011010000000000000000
111000000001011000000110010111011111010100100000000000
010010000000101001000011110101111001000000000000000000
000000100001011000000110000000011010110000000010000000
000001001000000001000010100000001011110000000000000000
000000000000001101000110010011101101000000000000000000
000000000000000001000011110001001011000010000000000000
000000000000001000000010010000011110110000000000000000
000000000000001111000110100000011101110000000000000000
000000101111110101000000001001011000000000010000000010
000000000000000001100000001111011001000000000000000000
000000000000000001000010001101111011000001000000100000
000000000000000000100000000001011100000000000000000000
000000000000001101100111101111011111101001010101000000
000000001100101101000011000011001110011111110000000000
.logic_tile 17 19
001000000000000001000010000101101111000001000000000000
000000001110000001000111100000101000000001000000000000
111001000110110000000010000101111100101000010000000000
000000101010101101000110110000101001101000010000000000
000000000000010101000111110101111101000001000000000000
000000000000000111100111111101011010000000000000000000
000000000000000011000111011001101011000010000010000000
000000000001001011000011111111101100000000000000000000
000000000000000111000011110101001100101000010000000000
000001000000000000110011110000011001101000010000000000
000000000000000111100111110001011100000000000000100000
000000000000000101100011000001011100000010000000000000
000010000000000000000000001111101010000001000000100000
000001000000000001000000000111011101000000000000000000
001000000000001011100000001000000000000000000100000000
000000000000001011100010001001000000000010000000000001
.logic_tile 18 19
000010100001000000000010000101001111010010100000000001
000000000010100000000000000000101010010010100000000000
000000000000101111100010010101011101010010100000000000
000000000000000001100111100000111000010010100000000000
000000000000010000000010110011101000101000010000000000
000000001000100000000110000000011110101000010000000000
000000000000001111100010011111111001010110100010000000
000000000000000001100111100101011001000001000000000000
001000000000000000000000000111001000101000010000100000
000000101011010111000000000000111110101000010000100010
000000001010100011000000001011111001010110100000000000
000000000001010000100011010101111001000001000000000000
000010000000000011100000001111111011010110100000000000
000001000010000011000010000001011011000001000000000000
000001001000100011100000001011011001010110100000000000
000100100001010111100000000101011001000001000000000000
.logic_tile 19 19
000100100000001000000010110111011111010110100000000000
000101000000000011000111110101011110000001000000000000
111001000000000001100111100001011100111110110100000010
000010000000001001100010011111011101101001010001000000
110000000000001011100000001001111000111111110100000010
000000000000000001100000000101011101111001010000000000
000000000000100101100110110111011100111110110100000010
000000000001010000000010100011011101101001010000000000
001010100100000101110010010001101000111111110100000000
000001100000000000000111011111011101111001010000100000
000000000000000000000011000001101001111111110100000000
000100000001001001000010010101111110111001010000100000
000101000010000011100111111001111100111111110100000010
000100100001010111000010101101011101111001010000100000
010000000000001001000000001001111101111111110100000010
010000000011010011100011111101101110111001010000000000
.logic_tile 20 19
000001000000100111000010001111011010010110100000000000
000000100000000001000110100001011000000001000000000000
111010100000000101000011110001001101001111110000000000
000001000000001011000010111111101001001001010000000000
110101000000011000000110001101001001001111110000000000
000100000010100001000010101011111110001001010000000000
000000001100000101000000001011101111010110100000000000
000000000000001011000010000101111100000001000000000000
000001000001100111100000001001011010010110100000000000
000000000000001001100010110001011000000001000000000000
000000101100101101100000000101101100111111110100000001
000010100000001101100010010101011001111001010000100000
000000100000000000000111110001101100111111110110000000
000000000000000001010111101101001100111001010000100000
110001000000001001010000001101111000111111110100000100
010010100000000001000000000111011001111001010000000000
.logic_tile 21 19
000011100000000001100111011011011010010110100000000000
000011100010000000000110001101111101000001000000000000
111000000100000111000011001111111100010110100000000000
000000000001000000100100001001101111000001000000000000
110000100000001011100111101001011010010110100000000000
000100000100000001000000001101111101000001000000000000
000001001000100111100011010000000000000000000000000000
000010000001010000000111000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000001000000100001110000000111101011111111110100000001
000100001010000011100010010101011110111001010000100000
000010000001010000000000010011111001111111110101000000
000011100000000000000011011001001101111001010000000001
010000000000000001100111100111101011111111110100000001
110000000000001001100100000001001110111001010000000001
.logic_tile 22 19
001011101110100000000111000011101000001100111000000000
000011100001000001000100000000101000110011000000010000
000000000000101000000111010011001001001100111000000000
000000000111001111000011000000101001110011000000000001
000110100000000111100000000111001001001100111000100000
000001000000000001100000000000001010110011000000000000
000101000000000001000000000111101000001100111001000000
000011100001000000000000000000001010110011000000000000
000100000000000011000010100011101001001100111000000000
000010000000000000000111110000001111110011000000000001
000000001000000001000111100001101000001100111000000000
000000000000000000000100000000001100110011000000000000
000000000000101000000000000011001001001100111010000000
000000000001000111010000000000101001110011000000000000
001000001110100001000011100101001000001100111000000000
000000000001000000100100000000001001110011000000000000
.logic_tile 23 19
000000000000001011100110100000000000000000000000000000
000000000000000011100110000000000000000000000000000000
111001000000000101100010011111111000010110000000000100
000011100000100111000111110001101000111111000000000000
010000000000100011000111110101111010010110000000000000
110100000001000000100110000101101000111111000000000000
000001000000000000000110110000000000000000000000000000
000100100000010111000011100000000000000000000000000000
000000000000100000000000011101111011010110000000000000
000100101100000000000010101101101001111111000000000000
000100100000001000000000000011101001010110110100000000
000000000001010001000000000000011111010110110000000001
000001000100010000000000000101011000010110110100100000
000000100000100000000000000000111101010110110000000000
010010100000000000000111010000000000000000000100000000
100000000010000000000010101001000000000010000001000001
.logic_tile 24 19
000000000000001000000000010011001000001100111000100000
000010000010001111000011000000000000110011000000010000
000000000000000000000111100001001000001100111000000000
010000000000000000000100000000000000110011000000000100
000000001101010000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000001001000001100111000000000
000000001100001111000000000000100000110011000000100000
000000000000000111000111100101101000001100111000000000
000000000000001111100011110000000000110011000010000000
000000000010000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000010
000010000000000000000000000011001000001100111000000000
000101001010000000000000000000100000110011000000000000
000001001100000000000000000011001000001100111000000000
000010000000000000000000000000100000110011000000000001
.ramb_tile 25 19
000000000000000111100000000000000000000000
000000010000000000110010000011000000000000
111000000000010000000111100000000000000000
000000001000110000000000001011000000000000
000000000000000001000010000000000000000000
000000000000000000100110001001000000000000
000000000110000000000000001000000000000000
000000000100000000000000000111000000000000
000000000000000000000010000001100000000000
000000000000001001000100000101100000000100
000000000000110001000010001000000001000000
000000000000011001000100000011001101000000
001000000000000000000000000000000001000000
000000001010000000000000001101001100000000
110000000000000011100000000000000000000000
110000000001001011100000001101001000000000
.logic_tile 26 19
000000100000000000000000000000000000000000000110000000
000000000000000001000000000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000001001000000000001000000000010000010100000
000000000000110000000000000000000000000000000110000000
000010000001010000000000000101000000000010000000100000
000010000001010000000000000000000000000000000100100000
000001000010100000000000000001000000000010000000000001
000000100110000000000000000000000000000000000100100000
000100001010000000000000000101000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000010000000100000001000000000010000010000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000100000
.logic_tile 27 19
000000000000000011100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111011100000000000010000000000000000000000000000000000
000100000000001101000000000000000000000000000000000000
111000000000000000000000000011001001110100010000000000
010000000000000000000000000000111110110100010000000000
000010000000000000000111011000000000000000000101000001
000000001000000000000010111101000000000010000000000100
000000000000010000000010001000000000000000000100000000
000000000000100000000111101101000000000010000011000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
010000100001000001010000000000000000000000000100000000
100001000000000000100000000001000000000010000010000011
.logic_tile 28 19
000000000000100000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000001010000000010001000000000000000000100000010
000000000000100000000000000111000000000010000000000000
000000000000000011100000000000000000000000000100000010
000000000000100000100000001101000000000010000000000010
.logic_tile 29 19
000000001100000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100001100010000011101100001011100000000000
000000000000010001010000000000101100001011100000000000
011000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000001111000011101000100000100
000000000110000011000000000000101010011101000000000000
000000000001000000000000000001111100011101000100000000
000000000000100011000011000000001001011101000000000001
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 19
000000000000001000000110011101101110100000000000000000
000000000000001001000010000011001010000000000000000000
000000000000000001000111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001100010100011111011100001000000000000
000000000000000001100000000001011011000000000000000000
000000000000010000000010000111001000011111110000000000
000000000000001101000111110101011100111111110000000000
110001001010000101100000000000000000000000000000000000
100010000000001111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000001001101000000000001011000101001000010000001
000000000000000101000000001101111100010110100000000001
000010000000000000000000000000011001001111110000000000
000000000000000000000000000000011000001111110000100000
.logic_tile 31 19
000001000000110011110111010101101101100001000000000000
000110100100010000000010001101001100000000000000000000
111000000000000001100111101001001100100001000000000000
000000000000001001000100000001111010000000000000000000
000100100000000111000110000101011001100001000000000000
000000000000001111000010100000111011100001000000000000
000000000000000001000011111101111001110011000000000000
000000000000001101000010101111001110000000000000000000
000000001100011111000011110011011100110011000000000000
000000000110001111100011101111111100000000000000000000
000000000000001011010111110011101010110011000000000000
000000000000101011110011011001101000000000000000000000
000000100010001000000111000000011100000011110000000000
000001000000000011000100000000000000000011110000000010
011001000000001000000111101000011110001000010100000000
100010100000010111000110011101011110000100100000000100
.logic_tile 32 19
000000000110001111000110110001000000000000001000000000
000000000000000011100111110000001000000000000000001000
000001001000000111000111100101100000000000001000000000
000000100000000111000000000000101010000000000000000000
000000000000001011100000000001000000000000001000000000
000000001010000111000000000000101010000000000000000000
000000000001010000000110100001000000000000001000000000
000010100001010000000011100000101100000000000000000000
000000000000000011100000010001100001000000001000000000
000000000001000000100011000000101000000000000000000000
000000000000000011100000000111000001000000001000000000
000001000110010000110000000000101011000000000000000000
000000000000000000000111000011100000000000001000000000
000010000110000000000100000000001101000000000000000000
000000101100000000000111000111100001000000001000000000
000000000000000000000100000000101000000000000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000001110000000000
000100001000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.logic_tile 1 20
000000000000001001100110010000001000001100111100000001
000000000001010001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000010000000000001001001100111100000000
000000000000000000000000000000001001110011000000100000
010000000000000000000000000000001001001100110100000000
100000000000000000000000000000001001110011000000000001
.logic_tile 2 20
000000000000000000000000000011011111111111000000000000
000010000000000000000011100011111110000000000000000010
111000000110000000000110000000001111001100110010000000
000000000000000000000000000000011001001100110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111111101111000100110100000
000000000000000000000000000000111101111000100000100000
000000000000000000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001010001001010010010000000000000000000000000000
000000000000001011100110100000000000000000000000000000
000001000000000101100010000111001111111000100100000000
000000001010000101000110010000101100111000100000000110
000000000000000001000010010111101111111000100100000000
000000000000000000100110100000101100111000100000000000
.logic_tile 3 20
000000001110000000000000000000001001001100111000000000
000000000000100000000000000000001110110011000000010010
000000000000000000000110100000001001001100111000000000
010000000000000000000000000000001001110011000000000000
000000000000000000000110110000001000001100111000000000
000000001110000000000010010000001111110011000000000000
000000000000000000000000010000001001001100111000100000
000000000000000111010010010000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000010000001001001100111000000000
000000100000000000000010100000001011110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000010000000000000000001011110011000000000000
000000001010000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000010
.logic_tile 4 20
000000000000001000000000011101001101111111000000000000
000000000000000101000010101011111001101001000000000000
111000000000001000000000011001011100111111000000000000
000000000000000101000010100011011011101001000000000001
010000000000101011100011110101001101100001000000000000
110010100001000001000010100000001000100001000000000000
000000000000001000000000000111001001111000100100000100
000000000000000101000000000000111111111000100000000000
000010100000000011100111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011000000010111001011111000100100000010
000000000000000000100011100000101100111000100000000010
000100000100000011100010000111011010111000100100000010
000000000000001001000100000000001110111000100000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 5 20
000010100000000000000000000000000000000000000000000000
000001000001010000000010010000000000000000000000000000
111000000000001000000000000000000000000000000100000000
000000000000001011000000000101000000000010000000000010
010000000001010000000000001000000000000000000100000000
010000000000100001000000000001000000000010000001000000
000001000000000000000000000000000000000000000100000000
000000000100000000000000001111000000000010000000000100
000101100000000000000111100000000000000000000000000000
000111001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000001
000010000000000000000000001011000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 20
000000000000000000000000000000001101000000110010000000
000000101000000000000000000000011100000000110000000000
111010100000000001000000010001101011110100010100000001
000000001000000001000010000000011100110100010000000000
010000000000000000000011100000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000001000011100000000000000000000000000000000000
010000000001010000100000000000000000000000000000000000
010100000000100001100010100001111111110100010100000100
010100000000010000000100000000011010110100010000000001
000000000000100001000000000001111000110100010100100000
000000000000110111000000000000011011110100010000000000
000000000100000001000000000001101100110100010100000010
000000100000000000000000000000001110110100010000000000
000000100101010000000000000000000000000000000000000000
000000000001010000010011010000000000000000000000000000
.logic_tile 7 20
001000001001000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111010000000001000010000000011111001000110100010000000
000001000000001111000000001011001010001111110000000000
010000000001000000000111000000000000000000000000000000
110010000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000001
000000000110000001000000000111000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100100000
000000100100001101000000001001000000000010000000000000
000000000100001000000000001000000000000000000100000010
000000000000001111000000001101000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramt_tile 8 20
001000010000001000000000010000000000000000
000000011000100011010011110001000000000000
111010010000000111000111001000000000000000
000000010000000000000100000001000000000000
010100001000000111000011101000000000000000
010100000110000000000000001101000000000000
000000101011010000000010001000000000000000
000001000000100111000100001001000000000000
000100000001000000000111100111000000000000
000100000000000000000100001101100000100000
000000000000000000000111000000000000000000
000000000000001001000100000111001101000000
000010101000000000000000000000000001000000
000001000000001111000010000101001100000000
110000000000000111000000001000000001000000
110000000000000000000000001011001010000000
.logic_tile 9 20
000010100000010111100010011001001010010110100000000001
000000000000100111100110001001101101101001000000000000
000000100000000001100000010001011010101001010000000001
000001000000000111000011011101011111111111100000000000
000000000001010000000000000011011100000110100000000000
000000000000100001000011000011101111001111110000000000
000000000000000000000010000111011111101001010000000001
000000000000000101000000000011001000111111100000000000
000000000001100011000011110011011101000110100000000010
000000000000011001000111100011101100001111110000000000
000000000000000111100111000011011110000110100000000000
000001000000001101110100001001111000001111110000000000
000000101000000001000111011011111010101001010010000000
000001000000000000010111110001101001111111100000000000
000010000000101001010010000011011111000110100000000000
000100000001001001100100001001111110001111110000000000
.logic_tile 10 20
000000000000000001100011000000001101110000000000000100
000000000000000000000011000000011000110000000000000000
111000101110001000000000010101001000110011000000000000
000001000000000011000010001001011100000000000000000000
000001000000000011000110100000000000000000000000000000
000000001110001111000100000000000000000000000000000000
000001001000001111000111000001111011011110110000000100
000010001110001011100110000001111011111111110000000000
000000000110000111000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000110000000000001111001010110011000000000000
000001000011000001000000000101001011000000000000000000
010000100000000000000000001000000000000000000110000000
100001000000000000000000000101000000000010000000000000
.logic_tile 11 20
000000001001010000000011110101001010100000000001000000
000000000000100101000010000000011011100000000000000000
111001000000001101010010001001101101000000000000000000
000000000000001011000000001001011011000010000000000001
000010100000000101000010100011011101111000100000000000
000000100000100101100010000000111111111000100000000000
000010100000000000000000010001001010000000010000000000
000001001000000000000011100000001011000000010000000000
000000000110000000000111110001111000100000000010000000
000001000000000000000111110000011000100000000000000000
000000001110000000010110000101001101000000010000100000
000010000101000000000000000000111001000000010000000000
110010100010000000000000010000001000110000000010100000
100001000100100000000010000000011001110000000000000000
010000000000000000000010000000000000000000000100000000
100010000010000000000100001111000000000010000000000000
.logic_tile 12 20
000001001100000101110110111011011011101000010000000000
000000000000011101000010000101001001000000000000000000
000000000000000101000110010111111000000000010001000000
000000000000000111100011010000101000000000010000000000
000000100000001101100000000000001100110000000000000000
000000000000000001000011000000001101110000000000000001
000110000000010101100000011011101010010110100000000000
000010000000001111000011011001001001000001000000000000
000100000000000101000000011111111000011110100000000000
000110100000000000100010011111101010111111110010000000
000000000010001000000000000111001001010110100000000000
000100000000000011000000001001111011000111010000000000
000000000000100101000110111101001010000000000000100000
000001000010000000100010010111011000000010000000000000
000110100000100001100011110111101110100000000000000000
000000001111010000000111110000101111100000000000000000
.logic_tile 13 20
001000000000001111100110110001011001010110100000000000
000100001000100111100011110101001000111111010000000000
111000000000001011000010001001001101101001010000000100
000000000000001111100100001111011001010100100000000000
010100000010000111000000001011101001000000000000000000
010000000000100000000000001101011100010100100000000001
000001000001000011000011000000001100110000000000100000
000010000000000011100111010000011100110000000000000000
000000000010010111100000000000011100000011000000000100
000000000000100000100011110000011110000011000000000100
000010000000000001100110100101011011000000010000000000
000100000000001111000000000011001010000000000000000000
000000000000000111000000010011011010100000000000000000
000000001100000000100011100000011010100000000000000000
010000100000110000000000010000000000000000000101000000
100000001100010000010010001111000000000010000000100000
.logic_tile 14 20
000010100000000111000000010101101101010100100010000011
000001000100000000100011100000001001010100100000000000
111000000000000001100000000001101110111111100000000000
000000100000000001000010010000011110111111100001000000
010000000100000111100111111011001111000110100000100000
010000000001010000100110110011111110001111110000000010
110000000110001111000111100011001011011101000000000000
100000000001010001000000000000101100011101000000100000
000010000000000111000110000000011111000011000000000010
000000000000010000100111010000001011000011000000000000
000000000000001011100110110000001111000000110000000000
000000000000000001000010010000001101000000110000000000
000010000000010111000011101111101011000010100000000100
000000000000101111000110000101111101000110000000000000
010001001011010001000110000111101011101001010100000010
100010100000000001000011100001111000110100010000000001
.logic_tile 15 20
000000000000010111100000000111111010100000010000000000
000000000000001001100011101011011001010100000000000000
111000000000001001100010100101111100100000000000000000
000110100000011101000000000000111000100000000000000000
000000000000000001100011100011011000010100100000000001
000000000000001001000100000000011011010100100000000000
000100000011101000000110011111111110101001010000000000
000100000001010001000011100101011010010100100000100000
000001000001111011100111100111011110000110100000000000
000010001101000001000111110011111111001111110000000000
000000000000100111100010110101011101000000000001000000
000110100001001101100111111011101101010100100000000000
000000000000001000000010010011111001011110100100000000
000000000000000101000011010001001000111111110011000000
000011100000101111000011100001101010010100100101000011
000001100001010111100111100000001110010100100000000000
.logic_tile 16 20
001000000001010000000010000101111110000000010000000000
000000001100000000000011100000111110000000010000000000
111000000000000000000110100000011101111100110000000000
000100000000000000000010010000001001111100110001000100
010000100000101000000110000000001100111100110000000000
110000000000110001000000000000001111111100110000000000
000000001110000000000110110000001100111100110000000000
000000000000001011000010100000001010111100110000000000
001000000000001001100000000000001110000000110001000000
000000000010100111000010000000011001000000110000000000
000000001000001101100000001101101100010110100000000000
000000001110001111000000000011111001000111010000000000
000000000001010001100110110000001001000011000000000000
000010000000000000100110010000011011000011000000000000
110010100000000111000000000000011001000011000100000010
110001000000000000100010000000011010000011000010000000
.logic_tile 17 20
000011100000000101000111111101101011001111110000000000
000001001010001011000010101111101100001001010000000000
111101001110100101100000010101011000101001110100000000
000010100000000101000010101001011100000000110001000100
010000100000101001000011101001011111111001010101000001
010000000000010011100100000001001011111111110000000000
000001000000000000000111011101011001101001110100000001
000010100000001001000110100011011101000000110010000001
000000000000001001100010000111011010101001110100100000
000000000010000001000100001101011000000000111000000000
000111000001101111000010011011111101111111100100000000
000001000000000111100110100001011010101001010000000010
000000000001011111000000000111011011101001110110000000
000000000000001101110000000111011110000000110001000001
010000000110001001010110000011001010110110100100100000
100010000000000111100000000000001101110110100001000000
.logic_tile 18 20
000000000010000000010000000111011101100010110000000000
000010001100000001000010000000011100100010110000000000
111101000000000000000111100000001110110000000000000101
000100100000011001000000000000011100110000000001000001
010000000001010000000000000111001111100010110000000000
010000000000100000000000000000011000100010110000100001
000001000000000000000000000111111101101000010000000000
000010100000000000000000000000111001101000010000000000
000010100000000111000000000000000000000000000101000100
000000000000010000000010011011000000000010000000000000
000000000000001001000010000001011111011101000100000000
000000000100001111000110000000001100011101000000000010
000000000010101000000111100000000000000000000100000000
000010000110001011000111010000000000000010000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 19 20
000010100000000001100011010011101000000010100001000000
000001000000010000000111110101011011000110000000000000
111000001000001000000111100000001100000000110000000000
000000100000000111000100000000001100000000110000000000
110000001010000101100010000000011010111100110100000010
010000000000000000000000000000001110111100110000000000
000000000000001000000000000000011000111100110100000000
000000000000001111000000000000001000111100110000000001
000011100000001111000000010000011000111100110100000101
000001000010000011000011000000011110111100110000000000
000000000000000001000010000011001111001011100100000100
000000000000000000110000000000011101001011100000100000
000010000000100001100011100000011110111100110100000010
000000000001000000000000000000001110111100110000000001
000000000000000000000000000000001000111100110100000010
000000000000001101000000000000011000111100110000000000
.logic_tile 20 20
000010000000000011100111100000011001000000110000000000
000000000000000111100110000000001100000000110000000000
111000000000000111100000001000000000000000000110100000
000000000000000111100000000011000000000010000000000000
110000000000000111100000001000000000000000000110000100
010000001010100000100000000111000000000010000000000000
000001001100000000000000010011011000110110100100000000
000000100000000000000011011001001111110000000001000000
000011100001101000000111101001101101101011010100100000
000000000000010001000010010001011100111111110000000000
000100000111110101000010000001001010011101000110000000
000100000001101111100100000000001000011101000000100000
000010000001010000000000010000011110000011000100000000
000001000000000000000011000000001001000011000010000000
000000100000000101000000001011011001110110100100000000
000000000000001111100000001011001011110000000001000000
.logic_tile 21 20
000010001100000000000111101000000000000000000110000000
000001000000001001000100000111000000000010000000000100
111000001010000000000000000001011101001011100100100000
000000001010011001000000000000011100001011100001000000
110100100001000000000111100011011111001011100100000100
010100000010100000010100000000111100001011100000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000010000000110000000010010000000000000000000110000000
000000001110010000010111011101000000000010000000000000
000000000110001011100010000000000000000000000100000000
000000000000001011100011111001000000000010000010000000
000000100001010000000000000011011101011101000100000000
000001000000000000010000000000111000011101000000000010
000000001100000001000000010001011111011101000100000001
000000000000000111000011110000001110011101000010000000
.logic_tile 22 20
000000000000000001000111110011101000001100111000000000
000000000000000000100011110000101111110011000010010000
000100000000001011100000000011001001001100111000000000
000100000010100101000000000000101000110011000000000000
000000000000100000000011100001001001001100111000000000
000000000001000000000111110000001111110011000010000000
000000000010000101110000000001101000001100111000000000
000000000000000000000010000000001110110011000000000000
000000001110001000000000010101001000001100111000000000
000000000001010011000011110000101100110011000000100000
000000001100000001000010000101001001001100111000000000
000000000000100000100100000000101011110011000000000010
000000000001010000000110100001001000001100111000000000
000100000110001011000100000000101001110011000000000000
000000000000000000000011000101101001001100110001000000
000000000000100000000100000000001100110011000000000000
.logic_tile 23 20
000001100000001011000000010000000000000000000000000000
000011100000001111000011110000000000000000000000000000
111000000000001000000011001111011011010110000001000000
000000001110000011000011111101011101111111000000000000
110010001101011101100110110011011001010110000000000000
110000000000101011000011111101011000111111000000000000
000000100000000000000011010011011000110100010001000000
000000001000000000000010100000011010110100010000000000
000000000000001111000011110011011000010110000000000000
000000000000000111100010100101011000111111000000000000
000000000000101000000011100111011010010110000000000000
000000000001010001000100000001011101111111000000000000
000000000000101111000011110111001010010110110100000000
000001000000000101100110000000111101010110110001000000
010000000000000000000000000011101000010110110100000001
100001000000000000000000000000011110010110110001000000
.logic_tile 24 20
000001001000100111100000000011101000001100111000000000
000000000000010000100000000000000000110011000000010000
111000100000000111100000000011101000001100111000000100
000001000111000000000000000000000000110011000000000000
110110101010000000000000000001001000001100111000000000
010101000000000000000000000000000000110011000000000000
000000000110010101100010000111001000001100111000000100
000000001110100000000100000000000000110011000000000000
001000000000000000000000000001101000001100111000000000
000000001010000000000010000000000000110011000000100000
000000100000000111000010000101101000001100111000100000
000000000000001001100100000000100000110011000000000000
000000000000100001000000001011101001010111100100100100
000000000000000000100000000101101111101101010000000000
010000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
.ramt_tile 25 20
000000011100000000000010001000000000000000
000000010000000000000100000111000000000000
111000010001100000000000001000000000000000
000000010000100000000000001111000000000000
110000000000001001010000000000000000000000
010000000000010011100011000111000000000000
000010100110100000000000000000000000000000
000010000100000000000000001011000000000000
000001000000010000000011001101000000000000
000010000001100000000110001111100000000010
000100101111011000000111101000000000000000
000101000000100011000110001011001001000000
000010001010000001000000001000000000000000
000000000000011001000000001011001010000000
110000100000010001000010000000000000000000
010001000001000000000010000111001010000000
.logic_tile 26 20
000010100000100111100011110011101011010110100001000000
000100000001011001000011110001011101100000000000000000
111010000000000001000000010111011000010110000000000000
000000000000011011100011110001101001111111000001000000
010000001010001011000111110000001011000000110000000000
110000000000001111100111110000001001000000110000000000
000001000000001011100000000000011110000011110000000000
000000000000000111000011010000010000000011110000000000
000010100000000000000000000000011010000011110000000000
000001000000000000010000000000000000000011110000000000
000000000000000011100000010111101001010110100001000000
000000000000000000000011001111011110100000000000000000
000101000000000000000011010000011000000011110000000000
000100000000000000000110000000000000000011110000000000
010000101100101011100010000101011011010110110100000100
100000000110000111000000000000001011010110110000000000
.logic_tile 27 20
000000000000001000000000000111001110110100010000000000
000000000000000001000010100000011110110100010000000000
111000001000000111000110101000000000000000000100000100
000000000000000000100111011101000000000010000000000010
110000000000001000000000000011111011111000100100000010
010000000000010001000010100000001001111000100000000001
000000000000001000000000000000000000000000000101000000
000000000000001011000011010101000000000010000000000000
000001000000000000000000010011111000111000100100000001
000010100000000000000011100000001000111000100000000000
000001000010000111000000000011111111111000100110000110
000000000000001001000011100000011001111000100000000000
000010000000011001000000010000000000000000000100100000
000001000010100111000011011001000000000010000000000001
000000000000000000000010000011111100111000100100000000
000000000000000000000000000000011011111000100000100000
.logic_tile 28 20
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
010000000000000011000111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000100000000100000000000010000000000000000000000000000
000000001001010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000001000100000000000000000000000000000000000101000000
000000100000000000000000000101000000000010000010000000
010000100001000000000000001000000000000000000100000010
100001000000100000000000001101000000000010000000000000
.logic_tile 29 20
000000000000000000000110010001101000011101000100000000
000000000000000000000011100000011100011101000000000001
111000000001000001000000000000000000000000000000000000
000000000100100001000010110000000000000000000000000000
010000000000001011100000000001111010011101000100000000
000000000000000001100000000000001001011101000000100000
011000000000001000000111000001111001011101000100000000
000000000000000001000000000000011101011101000000000101
010000000000001011000000000001101010011101000100000100
000000000000001101000000000000001010011101000000000100
000000101110000000000011000001111011011101000100000010
000001000100000000000000000000011110011101000000000110
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000001111110011101000100000100
000000000000001101000000000000001100011101000000000000
.logic_tile 30 20
000000000000000000000000011101011010000000010000000000
000000000000000000000011001011111011000000000000000100
111000100001010000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
010000000000000011000110011011111111111111000000000000
000000001100000000010010000111001011000000000000000000
010000000000000000000010011101011011111111000000000000
000000000000001001000010000101011110000000000000000000
000000000000000011100111001011001100111111000000000000
000000000000000000000100001111101111000000000000000000
000000000010000011100011110000000000000000000000000000
000000000010000000000110100000000000000000000000000000
000000000000000011100011100000011100000000110000000000
000000000000000000000100000000011110000000110000000000
000000000000011111000111110001101001011101000100000100
000000000000000011100110110000011111011101000000000000
.logic_tile 31 20
000001000010001011100111011011101100110011000000000000
000000001100000111100010001011011010000000000000000000
000000000000000000000110010101101001100000000000000000
000000000000000111000011010101011001000000000000000000
000010000010001111000011001011101110111111000000000000
000000000000000001100011010111101000101001000000000000
000000000000000001100011110000001110000011110000000000
000000000000000000000011000000010000000011110000000001
000010100000000111100111001111001001111111000000000000
000000000000010000110100000001111100101001000000000000
000000000000000111000111101001101011110011000000000000
000000000000000001000111011101111110000000000000000000
000010100000000111000111000101001101111111000000000000
000000000000000001000010010111101111000000000000000000
000000001110000011100111100101111000111111000000000000
000000000000000011100100000001101111000000000000000000
.logic_tile 32 20
000000000000010000000111000011000000000000001000000000
000010000000101111000011100000001100000000000000010000
000000000001000111100111010001100001000000001000000000
000000000000001111000011010000001111000000000000000000
000000000010000111100000010001100001000000001000000000
000000001110000000100011100000001101000000000000000000
000001001100100000000000000101000000000000001000000000
000010100001010000000011110000001101000000000000000000
000010000000000111000011100101100000000000001000000000
000011000000000011000000000000101001000000000000000000
000000001010000000000000010111000000000000001000000000
000000000000000000000010010000101001000000000000000000
000000000010000000000111000101000001000000001000000000
000000000001010000000100000000101001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000011100000001001000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000001000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000001000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001011000000000000000011000001100110100000000
000000000000000001000000000000001000110011000000100000
110100000000100000000000000000000000000000000000000000
110100000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000011110110000000
000010100000000000000000000000000000000011110000100000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 21
000000000000000000000010010000001001001100111000000000
000000000000000000000011000000001101110011000000010000
111010100000101111100000000000001000001100111000000000
000000000000000011000010010000001001110011000000000010
010000001100000001000111000000001000001100111000000100
010000000000000000000100000000001011110011000000100000
000000000000000011100000000000001001001100111000000100
000000000100000001100000000000001010110011000000100000
000000000000000000000000000000001001001100111000000010
000000000000000000000000000000001001110011000000100000
000000000000000101100000010000001001001100111000000010
000000000010000000100010010000001100110011000000000000
000000000000000000000000000000001000111100000000000010
000000000000000000000000000000000000111100000000000000
011000000000000000000000001101011011101001110100000000
010000000000000001000000000111001000000000010010000000
.logic_tile 4 21
000001000000000000000000010000000000000000000000000000
000010001010000111000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000011000110000000000000010
000000000000000000000000000000001111110000000000000000
000000000000000000000000010000000000000000000110000000
000000001100000000000011011001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000010110001000000000010000000000000
010001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 5 21
000010100010001111000010000001001100101001110110000000
000000001100000011100111000011111010000000010000000000
111000000000001000000000010011101111101001110100000000
000000000000001111000011110111111011000000010000000010
110000000000000111100000010001001100101001110100000000
010000001010000000100011100011011001000000010000000000
000000000000000000000111100111101111101001110100000000
000000000000000000000111000111111100000000010000000000
000100001010001000000011010011101101101001110100000000
000100000000000011000111000011111001000000010000100000
000000000000000001000011100001101111101001110110000000
000000000000001111000011100111011110000000010000000000
000000000000001000000011000111001101101001110100100000
000000000000000011000110000011111011000000010000000000
110000000000000000000111000001001110101001110100000000
010000000000001001010100000111011011000000010000000001
.logic_tile 6 21
000001000010000001000111110000000000000000000000000000
000010000000000000100110100000000000000000000000000000
111000000001000111100000000000011111000000110001000000
000000000000100000100000000000011000000000110000000000
110000000000000000000000000000011000110000000010000000
110000000000000000000000000000001001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000100000000000001000000000000000000100000000
000011001111000000000000001011000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000011110001000000000010000000000100
000000001000100000000010001000000000000000000110000000
000000000001000000000000000111000000000010000000000000
010010000000100111000010100000000000000000000100000000
100001000010010000000100001001000000000010000000000100
.logic_tile 7 21
000000000000000000000000010000001111110000000000000010
000100000000000000000011000000001000110000000000000000
111000000000011111100111101000000000000000000100000000
000000000000000111100100001001000000000010000001000000
010000000000000000000000000000000000000000000000000000
010001001010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000001000000000010000000101000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010001000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000100000001000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 8 21
000110001010000011100111001000000000000000
000100010000000000100100001011000000000000
111000000000011000000000010000000000000000
000000000000000011000011000111000000000000
000000000000000001000000010000000000000000
000000000000000000100011001111000000000000
000000000001000000000000000000000000000000
000001000000000000000000001101000000000000
000010101100010000000111101011000000000000
000001000000000000010000001001100000000000
000010100000001001000000010000000001000000
000011001010000011100011011001001100000000
000001000000000000000010011000000000000000
000000000000001111000011000001001010000000
110000000100010000000000000000000000000000
010000001111010000000000001111001000000000
.logic_tile 9 21
000000000000001111000000010000011001110000000000000100
000000000000001011100011110000001011110000000000000010
111000000000000001100000000101101011101001010000000001
010000000000000000000000000101111010111111100011000001
010000000000001000000010000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000011000000111100000001100000000110001000000
000000001100100001000100000000011000000000110000000000
000001000000000000010000000000001011000000110000000000
000000100000010000000000000000011010000000110000000001
000010000000100000010000000000001010000000110000000000
000001000000000000000000000000001100000000110000100000
010000000001010000000000000000000000000000000100000000
100000000000100000000000000001000000000010000000100000
.logic_tile 10 21
000001000000011111100000000000001010000000110000000000
000000000000100001000010010000001010000000110000000000
111000100001110001000110010000011110000000110001000000
000001000000010000100010000000011000000000110000000010
010000001010000111100011010000011110000011000000000000
010000000000100001000010000000001010000011000000000000
000000000000000000000000010000001101000000110000000100
000000000000000000000011110000011000000000110001000000
000000001100000000000000010000001110000011000100000010
000000000000000000000010000000001110000011000000100010
000010100000000001100000000101001101010000000100000100
000000000000000000000000001111111100101001010000000110
000000000011001001000000000101101011010000000100000010
000000000000000101000010100111111001101001010000000010
000000000000000000000111000001001101010000000100000100
000010100000000101000100001111011001101001010001000000
.logic_tile 11 21
000000000000000111100011110001011010111111010000000000
000000000001010000000011011011001010101001000000000000
111000000000110001000111000001111010101000010000000000
000000000101000001000000000000011001101000010001000000
010001000001100011100111000001111001100000000010000000
110000000000010111100000000000101100100000000000000000
110000101010000111000111000000000000000000000000000000
100000000000001101100000000000000000000000000000000000
110000100000001011000000010111101100110100010100100100
100001000000001011000010000000001111110100010000000100
000000000110000000000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
001100001100000000000111000111101111110100010100000000
000000000000001001000000000000001010110100010010000100
000100000000000000000000000001001100110100010100000000
000000000000001011000000000000101010110100010001100010
.logic_tile 12 21
000000000000000101100000011001001111100000000000000000
000000001100010000000010001011011110000000000000000000
000000000001010000000111100101001000010110000001000000
000000000000000000000000000000011011010110000000000000
000001000000000101000010010000001010000011000000000000
000010100110001001100111010000001111000011000000000000
000011100000101000000000011111001100111111110000000000
000010000101000001000010001101001000111001010000000000
000000000000001000000110000111111000101000010000000000
000000000000001001000100000000011011101000010000000000
000000000000001001110000000001001101000001000000000010
000000000000001001100011010000101010000001000000000000
000000000000010001100110000001011101010111100000000000
000000100000100000100110010000001100010111100000000000
000000000000001001100000000011001110000010000000000000
000000000000001001100000000000001101000010000000000000
.logic_tile 13 21
000000000000000000000110011111011011010110100000100001
000000001110000011000010100001011001000000010010000000
111100000110001001100111110011101101101000010000000000
000100000000101111000011110000011100101000010010000000
110000000000100000010011110101011011010110100000000000
110000001110010101000011010001111010000000010010000010
000000000000100011000000000000011111110000000000000101
000000000000010000100011000000001111110000000000000000
000000000001000000000110111111001001101001010000100000
000010001000000111000010100011111101010100100000000000
000000000110001001000000001001001010000000000000000000
000000000000001111100011111001111101010110000000000000
000000000001010101100010010001101010010110000000000000
000101000000001011100111100111001100000000000000000000
010000000000001001000000001000000000000000000101000000
100000000110000111100010010111000000000010000000000000
.logic_tile 14 21
000000000110000001100111101111011100000000010000000000
000000000001011111000100001011101100000000000000000000
111000000001011001000110001001001110000001000000000000
000000000000100001100011001111001001000000000000000000
000000000010001000000000010000011101000000110010000010
000000000100000001000011110000011111000000110000000000
000000100001000001000110000000001110000000110000000010
000001000001000000100111000000011110000000110000000000
000000000110001000000000001101101011110000000100100010
000000000010101011000000000001101010110110100000000000
000001000000000101100011110000000000000000000100000000
000010100000000000000011111101000000000010000001100000
000010000110001011100111000001011111101001110100100100
000000000000001011000010000000001011101001110010000000
000000000000001101100010011001111111110000000100000001
000000000100000101000010001001101000110110100010000000
.logic_tile 15 21
000000000000000000000111100001111011010110000000000000
000000000100000000000111100101011001000000000000000000
111001100000001001100110000101111110110110100000100000
000011000000000111000111100000101010110110100000000000
110100000001011111100011100001111010010111110000000001
010000000000000001100111101001111011000110100000000000
000000001000001000000010110000001010000011000000000000
000000000000000111000010000000011001000011000000000000
000001001101010000010000001101011010101001010000000000
000000000000010000000011101011111111011111110000000000
001101000001000000000000000000011000000000110000000000
000110100001011001000011110000001001000000110000000000
000000000110000000000110000000011011000000110000000000
000000001100000000000010010000001100000000110000000000
010000000000000001000000000000000000000000000100100000
100010000001010000000000001111000000000010000000000000
.logic_tile 16 21
000000000000000000000011000101111101100010110010000000
000100000100000000010010000000001110100010110000000000
111001000000000000000111101111101001111110110000000000
000010000000001101000100000101111011010100100000000000
110010000000000111000000000000001110000011000000000100
110001000000000000010000000000001010000011000000100000
000100000000000000000000010000001001000011000000000010
000000000000000001000010110000011011000011000000000100
000000001000001000000110010011101110111110110001000000
000000000000011111000010000011101010010100100000000000
000000000110000011100111000001101111111100110000000000
000000000000000000000100001001001001101000010001000000
000000000100000001000111000000000000000000000100000000
000000000000001011000000001011000000000010000010000000
000100000000000011100010000000000000000000000100000001
000000000001000000100100001011000000000010000000000000
.logic_tile 17 21
000000000000000101100000010011111001101000010001000000
000000000000000111000011111101101001111101110000000000
000000000000001001100010100001111100100010110000000000
000001000110000011000110010000011100100010110000100000
000010101110000101100011110101011100001001000000000000
000000000110000000000111010001101010000010100000000100
000000000000000111000111011111111010101001000000000010
000000001100000111000110000101101111111111010000000010
000000100000000011000111100101111000000001000010000000
000000001110000111000000000000111111000001000001000000
000010100000000111000111100000011011000000110000000000
000000000000000000100111100000011110000000110000000000
000100000000000000000010000011011101000010000000000000
000000000000100000000010001001111111000000000000000000
000000101010000111000010000011011110111000100000000000
000000001100000011100000000000001000111000100010000000
.logic_tile 18 21
000000000000011111100110000001001011001001000000000000
000100001010000001100000001111001000000010100000000000
111000100000001101000110001101001101010010100000000000
000011100000001101100000000001001100000000000000100000
000010100000000001000000000111001011111000100001000000
000000000000000101100000000000101000111000100000000100
000000000000010000000111010000011110000000110000000000
000000000000000000000110000000011100000000110000000000
000000000000000111000011100000001111000000110010000000
000000000000011111000000000000001101000000110000000000
000001000000001101000000000001011100010010100000100011
000110000000000111000010000000001101010010100000000001
000001000110000000000011101001101001101000010000100000
000000000000001001000010010111111011111101110001000000
000000000000000001000010001000000000000000000100000000
000000001110000000000000001101000000000010000001000000
.logic_tile 19 21
000010100001011111100110001111101010000000000000000000
000001000100001011000000001011011000000010000000000000
111000100000101011100000000001101010000010100000000000
000000000000001111100010010011101111000110000001000000
010011000001101001000011110011111101100000000000000000
110001000010011111000011000000011000100000000000000000
000000000110000001000111000000011011000000110000000000
000010100000000000100100000000001000000000110000000000
000000000000111001100000001001001011000000000000100000
000000000011100111100000001101101110000010000000000000
000000000000001111100111010111011100011101000000000000
000000000000000011100111100000101000011101000010000001
000000000000000000000111110000000000000000000100000000
000010000000001111000110110011000000000010000001000000
010000000000000111000000000000000000000000000100100000
100000000000001001000000000111000000000010000000000000
.logic_tile 20 21
000000100001010000010011100001111100001011100100000010
000000001000101011000000000000011000001011100000000000
111000000000000011100000000101101010101001010110000100
000000000000001011000011111011101111010110110010000000
110010000000011111100000010001101011011101000100000100
110000000000000011100010100000001001011101000000000000
000000101110100011100010100000000000000000000000000000
000000000110011101000100000000000000000000000000000000
000101000001011111000111000101111111010110110110000010
000110000000000111000100000000001000010110110000000000
000010100000000000010010000101101010011101000100000000
000010100000000000000000000000001110011101000000000010
000000100011011101000010010001101101011101000100000000
000000000110100111100010100000001110011101000001000001
000000000000000011100000000111001100000000010100000010
000000000001001011000000001001001011000000000000000001
.logic_tile 21 21
000000000010000011010000010111111101000000010000000000
000000000000000000000010000000001101000000010000000000
111000000100000000010111100000001001110000000000000000
000000100001000000010100000000011100110000000000100000
010000000000000001000011100000001111000000110000000000
110000000000001001000000000000001111000000110000000000
000000000001010000000111100101001101111001010100000100
000010100000100011000110010101001101111111110000000000
000000000001001001000000010101101110111001010110000010
000000000000000001100010100000111100111001010000000000
000000000000000111000010100011101100100000000111000000
000000000001001001100111110000111100100000000000100000
000000000000001000000011110001111010011101000100000010
000000100000000111010110100000101111011101000000100000
000000000000001000000111000101111100001011100100000010
000100001111010011000000000000101000001011100000000000
.logic_tile 22 21
000000000001001001000010100000011111110000000000000000
000000100110001101000110110000001111110000000000000000
111100000000001001100010001011111111000110100000000000
010000000000000001000100001001011010001111110000000000
110001000011011101100000000000001110000000110000000000
110100000010000001000000000000011100000000110000000001
000011101110101001000000010001111100000001000000000000
000011000111000111100011000000011000000001000000000100
000000000001001001100000000111101000000010000000000000
000000000000000001000000000000011000000010000000000000
000010000000000111000010001001111011010110100000000000
000001000000000011000110110011001101101000010000000000
001000101001000001000010000011011000111110110100000000
000100000110100000100010010000001001111110110000100000
001000000000000000000011101101001110101001010100000000
000000000000000001000100001101001010110110100011100000
.logic_tile 23 21
000000001100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111000001000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000001000000000000010000011011001100110000000001
110000000000000000000010000000011100001100110000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000001000001001000000000000111111110000000010000000001
000000100000001011000000000000011011000000010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000111000110101000000000000000000100000001
100100000010000000000100001001000000000010000000000010
.logic_tile 24 21
000000000000001000000010000000001000000000110000000000
000000000000000001000100000000011111000000110000000000
111000000001010111100000000000001110000011110010000000
000000000000000111100000000000000000000011110000000000
110000001100000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010000000000000000000000011111111010110100000000000
000001000000000000000010000001001000100000000010000000
000000001100000011100110001111111101010110100000100000
000000000000000000100010000101011101100000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010000000000100011100000001000000000000000000101000100
100000000000010001100000000001000000000010000000000000
.ramb_tile 25 21
000000000000100111100000000000000000000000
000000010001000000100000000011000000000000
111000000000100001000000000000000000000000
000010000000010000100000001011000000000000
000010100010000001000010001000000000000000
000001000000000000000000001101000000000000
000000000000000011100010000000000000000000
000000000000000000110000000111000000000000
000100000000000111000010000011000000000000
000110100000010001100000000101000000000000
000000000110100001000010001000000001000000
000000000000010001100000000011001101000000
000000000000000000000000000000000001000000
000000000000001011000000001101001100000000
010000000000000000010000001000000000000000
110000000000000000000000000001001000000000
.logic_tile 26 21
000000000000100000000000000011000000000000001000000000
000000000001010000000000000000000000000000000000001000
000000000000010000000000000000000000000000001000000000
000000000100000101000000000000001010000000000000000000
000000000000000000000010100000001001001100111000000000
000000000000001011000000000000001000110011000000000000
000010000000100000000000000000001001001100111000000000
000000000100110000000010100000001111110011000000000001
000001000000000101100000000000001001001100111000000001
000010100000000000000000000000001100110011000000000000
000010100000001000000000000000001001001100111000000000
000000100000000101000000000000001011110011000000000001
000000000000100000000000010000001000001100111000000001
000000000001010000000011110000001011110011000000000000
000000000000010000000000010000001000001100111000000000
000000000001000000000010100000001111110011000000000000
.logic_tile 27 21
000010100000001000000000000000001110000000110000000000
000001000000000001000010000000001110000000110000000000
111000000000001000000110100000011000000011110000000000
010000100000001011000000000000000000000011110000000000
110000000000001000000000010011111111010110100001000000
110000000000001111000010100001001011100000000000000000
000000000001010000000010100001001100001011100000000100
000000000000000000000111010000101011001011100000000000
000000000000001001000000000000001010000011110000000000
000000000000000011000000000000000000000011110000000000
000000000000000001000000000001011111001011100000000001
000000000000010000100000000000101001001011100000000000
000100000000000011100010000000001100000011110000000000
000100000000001001100100000000000000000011110000000000
010000100000000001000000001000000000000000000100000000
100001000110000001100000001101000000000010000010000011
.logic_tile 28 21
000000000000000000000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
111010000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110011000000100101100000000000000000000000000000000000
110011101110010000000000000000000000000000000000000000
000000000000000000000000010011001111001011100000000000
000000000110000000000010000000101000001011100000000100
000010100000000111000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000001011001100110000000000
000111000000000000000000000000001011110011000000000000
000000000000000111000010000000001100000011110000100000
000000000000000000000100000000000000000011110000000000
000000000010000000000000000000000000000000000101000010
000000000000000000000000001001000000000010000001000000
.logic_tile 29 21
000010100000001000000000000000000000000000000000000000
000011000000001011000000000000000000000000000000000000
111000000001000000000000000000011000000011110000000000
000000000000100001000000000000000000000011110000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001110000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000001001111101000010000000010
000000000010000000100000000000001100101000010000000010
000000000000000111000000000011011100101001010100000000
000000000000000000000000000001001110000010000000000100
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
.logic_tile 30 21
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001000010110101101101001011100000000000
000000000000000001000010000000011100001011100000000000
010000000000000000000000010001101001011101000100000010
000000001100000000000010000000011110011101000000000000
010000000000100101100110000001111000011101000100000010
000000000000000000000000000000011101011101000000000000
010000000000001101100011000001101011011101000100000100
000000000000001111100011100000011100011101000001000000
000000000000001001000000000001111010011101000100000000
000000000000011101000000000000011100011101000000000001
000010100000000000000000000001111001011101000100000100
000001000000001011000000000000011111011101000000000000
000000000001000011010110100001101100011101000100000000
000000000000100000000100000000001110011101000000100000
.logic_tile 31 21
000000100000110001010110010001000000000000001000000000
000001000000100000100010000000000000000000000000001000
111000000000001011100110010000000001000000001000000000
000000100001010001000010000000001011000000000000000000
000000100000000000000000001000001000001000011100100010
000000000000000000000000000101001001000100100000000000
000000000000000011100000011000001000001000011100000010
000000000000000000000011000001001001000100100000000000
000000000000000000000000001000001001001000011100000010
000000000100000000000000000101001000000100100000000000
000000000001000001100000001000001001001000011100000000
000010000000100000000000000001001100000100100000000010
000000000000010000000000001000001001001000011100000000
000000000000000000000000000101001001000100100000100010
010001100000000000000000001000001001001000011110000000
100011100000000000000000000001001001000100100000000010
.logic_tile 32 21
000000000000001111000011110011000001000000001000000000
000000000000000011000011010000001000000000000000010000
000000000000001000000111110111000001000000001000000000
000000000000001011000011000000101101000000000000000000
000001000000010000000011100011100000000000001000000000
000000000000100000000111100000001001000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000001010111000011100001100000000000001000000000
000000000000100000000000000000101000000000000000000000
000000000000000111000111000101000000000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000000000111000011000001000000001000000000
000000000000000000000000000000101001000000000000000000
001000000000000000000011100101100000000000001000000000
000000000000000000000000000000101001000000000000000000
.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 22
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000001101000000000010000000000000
.logic_tile 3 22
000010100000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000001011000010010000000000000000000000000000
110000100000000000000000001101001111101001110100000000
010000000000000001000000000001011011000000010000000000
000000100000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000001001001111101001110101000000
000000000000000000000011100001011001000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000011110000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
.logic_tile 4 22
000010100000100000000110010111000000000000001000000000
000000000000010000000011110000000000000000000000001000
111000000000001001100110010000000000000000001000000000
000000000000000001010010000000001100000000000000000000
010000000001000000000000000000001000001100111100000001
010000000000000000000000000000001101110011000000000000
000100000000000000000000000000001000001100111100000000
000100000000000000000000000000001001110011000000100000
000000000000000111000000010000001001001100111100000000
000000000000000000110010000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000001
000010000000000000000000000000001001001100111100000100
000001000000000111000000000000001001110011000000000000
000000000000100000000000000000001001001100111100000000
000000000000010000000000000000001001110011000000000000
.logic_tile 5 22
000000001110000001000011101011001111101001110100000000
000000000000001001000111100101101001000000010000000000
111000000000000011100011101111001101101001110100100000
000100000000000000100111010001001101000000010000000000
011000100000000000010010001111001110101001110100000000
010001000000000000000000000101101011000000010000000000
000000000000000011100110101101101100101001110100000000
000000000000000000100000000001101001000000010000000000
000000000010000000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000010010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000000101000000001001101110101001110100000000
000000000000001011100011100101101000000000010000000001
110000001110000000000000001011101100101001110100000000
010000000000000000000000000001101000000000010000000000
.logic_tile 6 22
000000000110001000000110110000001001000000110000000000
000000000000000101000010100000011000000000110011000000
111000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
000000000000000000000000000000001001000000110001000000
000000000000000111000000000000011010000000110000000000
001000000001010000000000000000011010110000000000000000
000000001110100000000000000000001000110000000000000010
010000000000000000000000000001101110110100010101000100
010100000000000000000000000000111010110100010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000001110000000000011000000001011000000110001000000
000000000000000000000000000000011001000000110000100000
000100000000000000000111100000001010000000110000000000
000100000000000011000000000000001111000000110010000000
000100000000000000000000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000001111110000000010000000
000000000000000000000000000000011010110000000000000000
000000000001010000000010000000000000000000000100100000
000000000000100000000000000001000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 22
000000010000000000010000010000000000000000
000000011000100000000011111111000000000000
111000010000000000000111001000000000000000
000000111110000000000100000011000000000000
010000100000000000000000001000000000000000
010001000000000000000000000011000000000000
000000000000000111000000001000000000000000
000000000000000111000010011011000000000000
000000000000000111000000000111100000100000
000000001100000111100011100011100000000000
000000000000001111000111000000000001000000
000000000000000111000110000011001011000000
000000001010000000000111000000000001000000
000000000000000000000000001011001101000000
010000000000010000010000011000000001000000
110000000000000000000011011001001010000000
.logic_tile 9 22
000000000000000111000110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000001000010100000011100000000110000000000
000000000000000001000110010000001010000000110010000000
010000000000010011100010000000000000000000000000000000
110100000010001001000000000000000000000000000000000000
110011100000000011100010100000011111110000000010000000
100000000000000000100100000000011111110000000000000000
110000100011010000000000000000011001001111110000100000
100001001110100000000000000000001011001111110000000000
000000000000000000000110100000001000000000110001000000
000000000000001101000000000000011000000000110000000000
000000000001010000000110101001101001011111100000000000
000000100000100000000000000001111001101011110001000000
010000000000000000000110111101001111001011100110000000
110000000000000000000010101011011111100001010000000000
.logic_tile 10 22
000011100001001001100110100101011101101000010000000000
000010100000000001000010000101011100010110100000000000
111000000000000001100110010000001100000000110000000000
000100000000000000000010000000001001000000110000000000
010010100000000011000011011001101101000010100000000000
110001000000010111100110001001101010110000110000000000
000100000000000011100000011001011011001001010000000000
000100000000000000110010001101101110101111110000000000
000000000000001011000000010000011001000011000000000000
000000001001011111000010100000011001000011000000000000
000000000000001000000110100001111101101001000000000000
000000000100000101000000001101101101111111110000000000
000000000000000001100000000001001100101001110100100000
000000000000000000000000000001001101111111110000000000
110000000000001011000000000000001111111111000100000000
110000000000000101100000000000001000111111000001000000
.logic_tile 11 22
000000000100000000000111110000001101000000110000000000
000010100000100000000010000000011011000000110000000000
000101000000001000000000000011001001010010100000000000
000110000000100101000010000000111100010010100000100000
000000000000001000000111010000001011000000110000100000
000000000001010001000111010000001000000000110000000000
000001000001111111100110011101111100000110100000000000
000000100001100101000010001101011001001111110010000000
000010100001100001100111010000001101000000110000000001
000000001000000000000010100000001001000000110000000000
110000000001001101000000010011101011010000100000000000
100000000000101011000011110101011100000010100000000100
000010100000010000000000000101101011010110000000000000
000101000000000000000000000000011011010110000000000000
000100000001000000000010100000011110000011000000000000
000010100000000000010100000000011001000011000000000000
.logic_tile 12 22
000000000000001111110011100000001010000011000001000000
000000000000001111100110010000011100000011000000000000
000000001000100101000010100101101110100110000000000000
000000100001000001100010101001011010011110100000000000
000000000000010000000111010001011010000000010000000000
000000000000101011000111110000001001000000010000000000
110000000000001001100010100000000000000000000000000000
100000001110010111000010010000000000000000000000000000
000010100001000000000000001011101111000000000000000000
000010101000000001000000000001111011010010100000000000
000100000011010000000110000000011001110000000000000000
000100000000000000000000000000011001110000000000000000
000000000000000000000010010000011000000011000011000000
000000000000000000000011010000001000000011000000000100
000000000000000000000000000000001011110000000000000000
000000000000000000000000000000011011110000000000000000
.logic_tile 13 22
000000000000001000000011100000001100110000000000000000
000000001000000011000010010000001001110000000000000000
000000000001001001000110001101111010110001110000000000
010011001010000101000010101111101001010000100000000000
000000000000100101000000000000001001000000110000000010
000000000000010000100010110000011010000000110000000100
000000000000001101100111111001101101000000010010000000
000000000000000001000010001101101001000000000000000000
110000101100001001100011100000001010110000000000000000
100001000000000001000100000000011000110000000000000000
000000000000000001000000010000011101111111000000100001
000000001000000000000010100000011000111111000001000000
000000000000000000000110000011011011010110110000000000
000001000000000000000110101111101110111111110000000000
000000000000000001000000011001101010001001010000000000
000000000111000000000010100011001111000000000000000000
.logic_tile 14 22
000000000001001111000000000001011011010110100000000000
000000100000011111100000000001011111100000000000000000
000000000000000001000000001111011000010110100000000100
000001000000000001000011000101011011100000000000000001
000010101010000000000011100000011101000011000010000000
000001000000100000000011000000001110000011000000000000
111000000001000000000110011101001100000010100000000000
100000001000000011000011111011101100000110000000000000
110001000000101101100111100000001111000000110000000000
100010000100010001100100000000011011000000110000000001
000000000000000101100111001001111100000001000001000000
000000000000000101000100001111001101000000000001000000
000000000001010001000111100001111110000001000000100000
000000000000000000100111100000001111000001000000100000
000100000000000111100110011001111100000001000000000010
000100100000000101000111111111001101000000000000000000
.logic_tile 15 22
000010000000000011000111001111001110010110100000000000
000011101100001111000100000001011010101001000000000100
000000000001111111100011100000011100000011000000000100
000000001001000001000100000000001000000011000000000000
000100001010101011000000010000001100000000110000000000
000100000000010011100010000000011000000000110000000000
000001001110000001100111111111111010111110110000000000
000000100000001001000110100001001010010100100000000000
001001000000000000000011110000011010000000110000000000
000000000000000000000010100000001000000000110000000000
000000000000000101100000011111011011000010100000000000
000000000000001011100011011001111100000110000000000000
001000000000001011100010010101101000101000010000100001
000000000110000011100010100000111110101000010000000000
000000000001110111100000000011101101010110100001000000
000000100000000000110011111101111111101001000000000000
.logic_tile 16 22
000010100001010000000111100101001111111110110000000000
000001000000110000010111001011011100010100100000000001
000001001100101111100111000000001011000000110000000000
000010000000010111100100000000011101000000110000000110
000010100000001000000111100011111001000010000000000000
000000001100010111000011010000001000000010000000000000
000001000000101111100000001111011011101001010001000000
000000100001010111100011101111001010010100100000000000
000000000000101000000000000001101010101001010000000000
000100000000011011000011110011011110010000000000000000
000000000110100111100011000111111111111110110000000000
000000000011011111100100000111011011010100100000000000
000000000000010111000000010001101000111110110001000000
000000000000101111000011111011111001010100100000000000
000000001000000001010010000000011111000011000000000001
000000000000000000000111100000011011000011000000000100
.logic_tile 17 22
000000100010000000010011100111101001010110100000000000
000000000010101001000000001101111101000000010000000000
111001001010000101100011001011111000010110100000000001
000010100000000000000011100101011010000000010000000000
000000000001010011000010010011111010101000010001000010
000000001000000011000110000101111100111101110000000000
001000000000000000000111010111111011111000100001000010
000000000000001101000010000000011000111000100000000000
000000000000001000000011100101001000000001000000000000
000001000001010001000100000000011000000001000000100000
000000000000100000000110011111011011001001000000000000
000000001011000001000011101001111000000010100000000100
000000101110000101000011100111001100000001000000000000
000000000000001111100000000000011110000001000000000000
000010000000010011100000010000000000000000000100000000
000001000001010000000010101101000000000010000000000000
.logic_tile 18 22
000010000000100001000000000001101111000000000000000000
000000000000011001100011000111011101010010100000000010
000000001000001101000011100011011100010000000000100000
010000000010001111000000000001111100101001010000000000
000010100101100001000011001111011101001001000000000100
000010001010110011000111000001001010000010100000000100
000000000000100111100010010101111110111000100000000000
000000000001000000000111110000101010111000100000000110
001110000001110111000000010011111010001001010000000000
000101000000100101100010101001111100111111110000000110
000000000000000001000110000001001111000000010000000000
000000000000000001000011100011011111010110100000000000
000001000001100111000111001011011110010110100000000000
000011100000000111100110010011011000000000010000100000
000000000110000011100000000101001011000001000000000000
000000000000100000100011101101101001101011010000000000
.logic_tile 19 22
000010000000011111100000001111111101100000000000000000
000011100000100001100011011101011100000000000000000000
111000001110000001100000010000011000110000000000000000
000000001100001101000011100000001010110000000000000000
110010000101000001100111000011001101101000010001000000
010000000001100101000000000000011111101000010000000000
000000100000000001000111000000001010000011110000000000
000011000000001101100000000000010000000011110000000010
000000001011010111000110110000011001000000110000000000
000010100000100000100011100000001001000000110000000010
000100001000100000000010101001001000000000010010000000
000000000001000001010100000101011010000000000000100000
000001000000001000000000000001001111000000010000000000
000010100000000001000011010000011010000000010000100000
110001001110100111100010000000001010110000000100000000
110000000000001001000000000000001110110000000000000001
.logic_tile 20 22
000000000100111000000111110111101000000010000000000000
000010000000100001000010000000011110000010000000000000
000000001100001000000000000001011010000000010000000001
000010000000001111000011110000001011000000010001000001
000000000000011011110000010000011111000011000000000000
000001001000100001100010000000011001000011000000000000
000001001010000011100110001101101000101001010000000001
000000100000000000000000001011011010010000000000000000
000011000000000000000011001011101011000110100000000000
000011000000000000000100000111001011001111110000000000
000000000001001101000111000101011100010010100000000000
000000000000101011000000000111001101000000000000000010
000000000000001001000000000000001010110000000000000011
000000000000010101100000000000011000110000000000000000
000000001000001011100000000000011000110000000000000000
000000100011010011000011100000001011110000000010000000
.logic_tile 21 22
000000000000000000000000010101101010101000010000000000
000000000000000001000010000000001001101000010000000000
111011100000001001000110110001101110000000010000000001
000011000000000111000011010000011011000000010000000000
010000000001000011000110000000001100000000110000000000
110000000100100011100010000000001110000000110000000100
000000000001111111100111010000001011111111000000000000
000010100001100001000010100000001000111111000000000000
110001000000001001000000000111111111100001010000000000
100000000000001111100000000000011010100001010000000000
000001101100001001000011100011011001100010110000000010
000010000000000011100000000000011101100010110000000000
000000000000000111100111000011111010000000010000000100
000000001110000000100100000000011000000000010000000010
010000000000100000000000000011111011111001010101000000
100000000000001111000011010000011001111001010010000101
.logic_tile 22 22
000000000001010000000110001111011000000000010000000000
000000000000100001000011011111001101000000000000000010
111010100110000111000000000111011101100000000000000000
000000000000000000000000000000111011100000000000000010
010000000000000001000010000011111100100000000000000000
010000001100010111010000000000101100100000000000000000
000010100000001111000011110000011101110000000000000000
000001000010000001000011010000001101110000000000000000
001000000000001001100000000011011111000000010000000000
000000000000000011100011110001011110000000000000000000
000000000110000001100110110111011011010110110000000000
000010000010000101000111101111001111000000100000000000
000100000001001011100010000001001011111101110110100100
000100000000100011000111111101101011111111110000000000
000010000000000101100110100000001011111100110100000110
000001001000000000000110000000001010111100110011000000
.logic_tile 23 22
000010001010101000000000000000000000000000000000000000
000001000000111111000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000001011000000000000000001010110000000011000001
000000000000001111000011100000011000110000000000000100
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111000000010000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000010000011100110000000000000000
000000000000000000000011010000011010110000000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 22
000000000000001000000000000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
000000100000001011100000000000000000000000000000000000
000000001000001111100010010000000000000000000000000000
000000000000000000000010000001111100001011100000000000
000000000010000000000100000000001000001011100000000010
000000000001001111100110000000011101000000110010000000
000000000010001001000010010000001011000000110000000000
000000000000000001000000000000011011000000110000000000
000000000000000000000000000000001001000000110000000000
000000001111010011100000000000001010000011110000100000
000001000000010101000000000000010000000011110000000000
000000000000000000000000011111001101010110100010000000
000001000000000000000011101101101000100000000000000000
000001000110000000000000000000011011000000110000000000
000010000000000000000000000000001011000000110000000000
.ramt_tile 25 22
000000010000000001000111100000000000000000
000000010000000000100100000101000000000000
111010010001011000000000001000000000000000
000000010000000011000000001111000000000000
110000000000000111100010000000000000000000
010000000000000001100000000111000000000000
000000000000010000000000001000000000000000
000000000100000000000000001011000000000000
000000000000000000000000011001000000000000
000000000000000000000011000011100000010000
000010000010000000000011000000000000000000
000001000000001001000010010001001010000000
001000000000000001000000011000000000000000
000000000000000001100010111011001011000000
010000000000100000000000000000000000000000
010100000000000000000010010111001111000000
.logic_tile 26 22
000000000000000000000000000000001000001100111000000000
000000000000001011010000000000001000110011000000010000
000000000000010000000000000000001001001100111000000001
000000000000000000000000000000001011110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000111000000000000001110110011000000000001
000000000000000000000000000000001000001100111000000000
000000001110000000000011010000001010110011000000000001
000000100000001101100000000000001001001100111000000000
000000000000000101000000000000001100110011000001000000
000000000000001000000000000000001000001100111000000000
000100001010000101000000000000001100110011000000000000
000000100000000000000000010000001000001100111000000000
000000000000000000000010100000001100110011000000000000
000000000010000101100000000000001000001100111000000000
000000001010000000000000000000001111110011000000000010
.logic_tile 27 22
000000000000000000000000010000001010000011110000000000
000000001100000000000011000000000000000011110000000000
111000000001010101100111100000011100000011110000000000
010000000000100000000100000000000000000011110000000000
010100000000001000000000000000011000000011110000000000
010100000000001011000011100000010000000011110000000000
000000000000000000000000000111011101001011100000000010
000000000000000000000000000000001000001011100000000000
000000000000000000000010000000001100000011110000000000
000000000000001011000100000000010000000011110000000000
000010000001000000000000000000011110000011110000000000
000001000000100111000000000000000000000011110000000000
000000000000010101000000000000000000000000000100000000
000000000000100000000000000011000000000010000010000000
010001000001000111000000000000000000000000000100000000
100000000000100000000000001101000000000010000010000001
.logic_tile 28 22
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000010000000000000000000000000000000
000010000100000000000100000000000000000000000000000000
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000000000000011110000000000
000011100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
.logic_tile 29 22
000000000000001000000111000000001000000011110000000000
000000000000000011010000000000010000000011110010000000
000000000000000000000110000000011010000011110000000010
000000000000000000000000000000000000000011110000000000
000000000000000000000000010011001010000010000000000000
000000000000001001000010000000001000000010000000000000
000000000000000011100000001111001110000000000010000000
000000000000000000000000001001011001000010000000000000
000000000000100001000000000000001010000011110000000010
000000100001010111000000000000000000000011110000000000
000011100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100110100000001100000011110000000010
000000000000000000100000000000000000000011110000000000
000000000000000000000000000011011011000000000000000000
000000000000000000010010001101001111000010000000000000
.logic_tile 30 22
000000000000000101000110000001101001011101000100000000
000000001100000000000010010000111111011101000000000101
111000000000001111100010000001101001011101000100000000
000000000000000001110010000000111100011101000000000100
010000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000010001000000000001111000011101000100000000
000001000000100000000000000000101000011101000000000000
000000000000001001100000000001111000011101000100000000
000000000000001101000000000000101100011101000000000001
010010000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000001101101011101000100000000
000000000000100000000000000000101010011101000000000100
000000000101010000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 31 22
001000000000001001100110010000001000001000011100000001
000000000000001011000010000001001100000100100000010000
111000000000001001100110010000001000001000011100000000
000000000000000001010010000101001000000100100000000001
000000000000001000000000000000001000001000011100100100
000000000000001011000000000001001001000100100000000000
000010100000000000000000000000001000001000011110000010
000000000000000000000000000101001001000100100000000000
000000000010001000000000000000001001001000011100000011
000000000000000001000000000001001000000100100000000000
000000000000000000000000000000001001001000011100000000
000100100000000000010000000101001000000100100000000010
000001000000000000000000000000001001001000011100000001
000000100000010000000000000001001001000100100000100000
010000000000000000000000000000001001001000011100000101
100000000000000000000000000101001001000100100000000000
.logic_tile 32 22
000000000000000011100111010011000000000000001000000000
000000000000000111100011110000001000000000000000010000
000000000000001011100000010111000001000000001000000000
000000000000001111000011110000101000000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000000000000111110000101000000000000000000000
000000000000000111000000000101100001000000001000000000
000010000000000000000011000000101011000000000000000000
000000000000000111000000000001000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000010000000000111000101000000000000001000000000
000000000100000000000000000000101101000000000000000000
000000000000000000000011110001100000000000001000000000
000000000000000000000010110000101001000000000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000001000000000000000000100000000
000000000000001011000000001101000000000010000000000100
010100000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 3 23
000000000000000000000000000000001100000000110000000010
000000000000000000000000000000001110000000110000000000
111001000000000000000000001001111101101001110100000000
000011000000001001000000000011011011000000010000000000
110000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000101010000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001111000000010000000000000000000000000000
000000000100000011100011010000000000000000000000000000
000000000000000111100000001101011111101001110110000000
000000001010000000000000000111011010000000010000000000
110010000000000111000000010000000000000000000000000000
010001000000000000100011010000000000000000000000000000
.logic_tile 4 23
000000001100001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000001010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
110001000000000000000000000000001000001100111101000000
010010100000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000010100000000000010000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000100000000000000000001001001100111100000000
000000000001000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
.logic_tile 5 23
000001000000001011100000010101111100101001110110000000
000000100110000011000011000001011100000000010000000000
111000000000101000000000010011111111101001110100000000
000000000000000111000010100101011100000000010010000000
010000000000001000000111000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000010101000010000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010101010000101100011000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001010000000000000000001011100101001110101000000
000000100000000000000000000001011011000000010000000000
010000000000000000000011000001111111101001110100100000
010010000100000000000000000101111011000000010000000000
.logic_tile 6 23
000100000000000000000000000000000000000000000100000000
000000000000000000000010000111000000000010000000000010
111000000000010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000001110100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010001000000010000000000000000000100000000
000000000000100000100011001011000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000000100000000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 7 23
000000001110000001000011000000011010000000110000000000
000000000000000000100100000000011110000000110000000001
111000000001011000000000000000000000000000000000000000
000000000000100101000010010000000000000000000000000000
110000100001000011100000000101101100101001110101000000
010000000000000111000000000011011010000000010000000000
000000000001000000000000000111101110101001110101000000
000000000000100111000011000111111000000000010000000000
000000000000000000000110110101001101101001110100000000
000000000000001111000111100011011000000000010000000000
000000000000001000010110110011101111101001110100000010
000000000000000011000111110111111101000000010000000000
000000000000000111100110100001001101101001110100100000
000000000000001111000100000011111001000000010000000000
110000000000000000010111100000000000000000000000000000
010010000000000000000100000000000000000000000000000000
.ramb_tile 8 23
000000000000000111100111101000000000000000
000000010000000000100000001001000000000000
111010100000011000000000010000000000000000
000000000000000011000011010111000000000000
000000000000000001000000011000000000000000
000001000000000000000011001011000000000000
000000000000000000000000000000000000000000
000001000000000000000000001111000000000000
000000000001110000000111001001000000000000
000000000000010000000100000111000000000000
000000000000000000000000000000000001000000
000000000000000000000010011011001110000000
000010100000001000010000011000000000000000
000001001001011011000011001111001010000000
010000000000000011100111000000000000000000
010000000000000001000000001101001001000000
.logic_tile 9 23
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000001111000000000000011001110000000000000100
000000000100000011100000000000001000110000000000000000
000000001100100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001111100000000000011011000000110001000000
000000000000000011100011010000001010000000110000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000100000000
100000000001000000010000001101000000000010000000000010
.logic_tile 10 23
000011100000000111100111010000001010111100110000000000
000010100001000000100110000000001101111100110000000010
111001000000000000000110100000001000000011110010000010
000000000000100001000000000000010000000011110000000000
110000001001010011000000010000011001000000110000000000
110000000000101011000010000000011000000000110000000010
110000000000000000000000000000001010000000110001000000
100000000010100000000000000000001000000000110000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000100001110000111000000000000000000000000000000000000
000001000000000000000111100101001001110110100000000010
000010100000000000000100000000111100110110100000000000
010000000000100000000000000000000000000000000100000000
100000000000000000000000000101000000000010000010100001
.logic_tile 11 23
000000001000000111000110010001111001110110100000000000
000000000000000000100010100000011011110110100000000000
111000000000010111100111000101101100101111110000000000
000000000000001001100000000111001001010110100000000010
010000100000001000000010010101011001000000000000000000
110000000000000001000010101111011101000110100000000000
000000000100000001100110100000001000110000000000000000
000000000000000101000000000000011000110000000000000000
000000000000001000000000000111011011001001010001000000
000000000000000001000010000000101110001001010000000000
000010000000100000000000010001011100101001000000000000
000110000000000001000010100000101000101001000000000000
000000000001001000000110011111101110000000010000000001
000000000000100101010010001111001101000000000000000000
010000001110000101100110000000011100000000110100000000
010000001100000111000000000000011011000000110000000000
.logic_tile 12 23
000001000000000001100011100000011010111100110000000000
000000100100000000000000000000011010111100110000000100
111010100001010000000011000000011011110000000000000000
000000000000000000000100000000011101110000000000000000
000000000000000001100011010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000111000110110000001010000000110001000000
000000001110000000000011010000011100000000110000000000
001000000000001111100000000000011000000000110000000000
000000000000000001100000000000011110000000110010000000
000000000001010000000110010101101100000000010000000000
000000000100100000000011110000101011000000010000000000
000000000000000111100000000001001111000010000000000000
000000001000000000100010010000111101000010000000000000
010000000000000000010000000000000000000000000100000000
110000000110000000000000000001000000000010001000000000
.logic_tile 13 23
000001000000100111000011100001011011000010000001000001
000010001101001111100110101101011001000000000000000000
111001000110001011100010010011011001101000010000000000
000000000000000001000011010000111011101000010000100011
000010000100000001000011110101101000101000010000000000
000001000000000000100110000000011000101000010000000000
000000000001001011100110011001101010101000010000000100
000000000000100001000010000001011000000000000000000100
000010100000000000000000010111011011000001000000000000
000001000000000000000011110000111001000001000000000000
000000000000000001100000000001011011001011100000000000
000000000000000000000000000000111001001011100000000000
110100000000000000000000010000000000000000000100000000
100100000000000000000011110101000000000010000000000000
000000000000100111000000001111111010010110110101000010
000010100000000000110000000011001011101001010000000000
.logic_tile 14 23
000000000001010101110111100001101101111110110001000000
000000000000000000100111010011011001010100100000000000
111010000000010111000000001111001010111110110000000000
000001000000000000100011010011001000010100100000000000
110000001000000011100010100000001111000000110000000000
110000000000000000100010100000011101000000110000000010
000000000000010000000000000000001010000011000000000000
000000000000100000000000000000001000000011000000000100
000010100001010000000111000000001000000011000000000001
000001000001100111000000000000011001000011000000000100
001000100000000011100000000000001010000011000000000000
000000000000000000100010010000011110000011000000000010
000000000110101111100011110000001101000011000000000000
000100000000010111100110010000011001000011000000100000
000000000001000000000000000000000000000000000100000000
000001000000100000000000001101000000000010000000000000
.logic_tile 15 23
000000000000000001100010100001111000110110100000000000
000000000000000000000010010000011110110110100000000001
111000000000000001000111101011001010001001000000000000
000000000000000000010100001111001001000010100000000000
010010100000000101100000000001011111101001110010000010
010001000000000000000000000000011011101001110010000001
000000000100100011000110111101101111111110110001000000
000000000000000011000011111101011100010100100000000000
110000000001010111000000000101101101000001000000000000
100000000000100001000011100011101100010110100000000000
000000000000000111100000000011001010111000100000000001
000000001010000111100000000000101001111000100000000000
000110100000000011000110000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
010100001010000000000000001000000000000000000100000010
100000000000000000000010000101000000000010000000000000
.logic_tile 16 23
000010000000000001000011110001111110000010100000000000
000001000000000000010011010011101001000110000000000000
111000000000000000000111001011111010111110110010000000
000100000001000000000011101101101010010100100000000010
010010000000011001000011000111111101111110110010000000
110001000000000001100000000011101110010100100000000000
000000000000000001100010000000011001000000110000000000
000001000110000000000011100000011101000000110000000000
000000000000101000000000000000011011000000110000000000
000010101010000111000000000000011011000000110000000010
000000100000000011000110011011001110001001000000000000
000101000000000000000010001001011000000010100000000000
000010100000000000000010000000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000000001110001111100000000000000000000000000100000000
000000001000001111100010011001000000000010000000000000
.logic_tile 17 23
000000000000000111110110110101001101110100010011000000
000000000000000111000010100000001011110100010010000001
111000001000001111100111001101001000000001010000000000
000000000000001011110100000111111000000110000001000000
110000000000110011100111100111111010100000010000000000
010000000000010111100111010001111100010100000010000000
000000000000001111000011010001011010111000100010000000
000010001000001011000011100000001011111000100000000000
000000000000011111100000000000011010000011000010000000
000001000000000011000011100000001010000011000010000000
000000100000001000000000001101011010001001000000000000
000011000000001011000000000111101011000010100000000000
000000000001000000000000000001011001000010000001000000
000000000100000000000000000101111000000000000000000000
110001001010000000000000011000000000000000000100000001
010010100000000111000011110001000000000010001000000010
.logic_tile 18 23
000100000010100101100000000111011110010100000000000000
000100000000010001100010011111101000010000100000000001
000000000001000001100000000000001001000011000000000000
000000100010000000000000000000011000000011000000000001
001000000100000111100110010000011100000011000001000000
000010001100000011100010100000011010000011000000000000
000000000000001000000011101011101110000000010000000000
000000000001001011000010011101001000000000000000000000
001000000000000011000000000101011011010110000000000100
000000000000001101110000001101001101000000000000000000
000000000000000000000010100111011010100000010000000000
000000000000101101000110011111111100010100000000000000
000000100001010111100011100001011110000001000000000000
000001001001100000100010000000011100000001000000000001
000000000000000000010010110111101001000010000000000000
000001000000000001000111101101111000000000000000000010
.logic_tile 19 23
000000000000010000000111000001101100010110100000000000
000010100000000011000000000011101011111101110000000000
000000000000000011100010010000001100000011000000000000
000101000001001001100110010000011101000011000000000000
000000000000000000000111000000001011110000000000000000
000000001100000011000000000000001111110000000001000000
000001100000000101000010010001111001101001110000000010
000010101110001111100110010000011010101001110000000000
000010100100010001100011101001111101000000000000000000
000001000000001001000110001011001110000010000000000000
000000000001001011100011100000011010110000000000000100
000100001000000111110010010000011111110000000000000010
000011100000000000000000011011101000000000010001000100
000010100000000000000011110101111000000000000001000000
000000100001000111100011100011101101000000010010000000
000000000000100000100000001001011011000000000000000000
.logic_tile 20 23
000000000000100000000010100000001011110000000001000010
000000000110010000000111110000011000110000000001000000
111000000001001001000111000011101011000000010000000000
000000000011011111110111100000001011000000010001000000
000010000101010101000110010011101111101000010001000000
000010000000100000000010100111001010000000000000000000
000000000000001111000000010011011101100010110000000000
000010100000100001100010100000111000100010110000000000
000000000000000000000011100111011110100010110000000000
000000000110000000000111110000111001100010110000000000
000000001110001001000000010000011000000000110000100000
000000000000001011100010000000001011000000110000000000
000000000100001111000011101001001100101011010101000000
000000000010010011000111111001111011000011000000100000
000000000000000011100000001111011111010110110110100000
000000000000000000110011110101101001000000110000000000
.logic_tile 21 23
000010001011111111110011001111111000111111010000000000
000001001110110001100100000101111100001001000000000000
000000001010010111100110010101011100000110100000000000
000000000010000000100011100011001000000000000001000000
000010000000000001000000000101111110000000010000000000
000000001110001011100000000000101110000000010000100000
000000000000001011100010110011111110100010110000000010
000010000000000111100110110000111001100010110000000000
000000000000000011100000000101101110101001000000000000
000100000000001111100000000001001111010110100000000000
000000000000001000000000010000011001000000110000000000
000000000000000101000011110000011000000000110000000000
000000100001010001000010100101101110000000010000000001
000001000000001111100000000000101111000000010000000000
000000001100001000000011000011111010100010110000000000
000000000000010001000010000000111010100010110000000000
.logic_tile 22 23
000000000100000111000011111101011011001001000000000000
000000000000000000000010010101011110010100000000000000
000000000000000001100111110101011110001001010000000000
000000101000000000100010000111111101001111110000000000
000000000000000111000011011101011001101001010000000000
000000001100000111000010010011111001000000100001000010
000010100000100011100000000011101000101000010000000100
000000000111010011100011100000011100101000010000000000
000000000000010001100111111001011001000011000000000000
000000001110100000000011110101001001010111100000000000
000000000000000111100011001111011111101001000000000000
000000000000001111000000001011001010010110100000100000
000000000001001111000000010000001110000000110000000000
000001000000100001100011100000011101000000110000000000
000000000000000111100011100011101011101001000000000000
000000000000000000000000001001001100000000000000000010
.logic_tile 23 23
000000000000000001000011110011001000111110110000000000
000000001100000000000110000101111001101001010000100000
000000000000001000000000010000011100110000000001000000
000000000000010111000010000000001000110000000000000000
000011000000000001000000000000001111000011000010000000
000011000000000000100010100000001101000011000001000000
000010001011000001100010100001111010000000010000000000
000001000000000000000100000011101001010110100000000000
000000000000001001100010100101001000000000010000000000
000000001100001011000100000000111100000000010011000000
000000000000000000000000000001111010001011100000000000
000000001000001001010010000000011001001011100000000100
000000000001011001000010100111101000101001000000000000
000000000000000011100100001111011110010110100000000000
000000000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
.logic_tile 24 23
000000100000000000000000010101011010001011100010000000
000000000000000000000011110000101001001011100000000000
000000000000000111000000000000001110000011110001000000
000000001110000000000000000000010000000011110000000000
000000001100000000000000010000001100000011110010000000
000000000000000000000010110000010000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000010001011000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000101100100000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000010000000011000000011110000000000
000000001010000000000100000000000000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramb_tile 25 23
000000000000000111110000001000000000000000
000000010000000000100010000101000000000000
111000000000000111100000000000000000000000
000000001000000000000000001011000000000000
000000000000000001000010000000000000000000
000000000000000000100100001001000000000000
000000000000100001000000001000000000000000
000000000001000000100000000111000000000000
000000000000000000000010000001100000000000
000100001110000000000100000101000000000000
000000000000000001000010001000000001000000
000000001110000000000100000011001101000000
000000000000001000000000000000000001000000
000000000000001111000000001101001111000000
110000000000000011100010000000000000000000
110000000000000011100100000111001000000000
.logic_tile 26 23
000000000000000000000000000000001001001100111000000000
000000000000010000000000000000001101110011000000010100
000000000000000000000000000000001001001100111000000000
000010000000000000000000000000001101110011000000000100
000000000000001000000000000000001001001100111000000000
000000000000000111000000000000001100110011000000000100
000000000000110000000000000000001001001100111000000000
000000001110000000000011000000001011110011000000000100
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001111110011000000000100
000000000000001000000110110000001000001100111000100000
000000000000001111000010100000001010110011000000000000
000000000000000000000110100000001000001100111000000100
000000000000000000000000000000001100110011000000000000
000010100000001000000000000000001001001100111000000000
000000001010000111000000000000001110110011000010000000
.logic_tile 27 23
000000000000000000000111100000001110000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000111100111011101001011100000000010
000000000000000000000000000000011111001011100000000000
000000000000100011100111000011011010001011100000000000
000000000001000000000000000000001100001011100000000100
000000000000000001000010010000011010000011110000000000
000000000100101001000011000000010000000011110000000000
000000000000001101100000000011001000001011100000000100
000000000000001001000000000000011010001011100000000000
000000000011010000000000000111001011001011100000000000
000000000000100000000011100000011011001011100000000001
000000000000000101100000000000011000000011110000000000
000000000000000000000010010000010000000011110000000000
000000000000000000000000010000011010000011110000000000
000000000000000000000010010000000000000011110000000000
.logic_tile 28 23
000000000000000001100111000000001000000011110000000000
000000000000000000000100000000010000000011110001000000
000001000000001000000000000011101111101000010001100000
000000000000001011000000000000001100101000010001000001
000000000000001001100111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010011010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000011100000010101011000001011100000000000
000000000000000111100011100000001010001011100000000000
000000000000000001000000000001001101001011100000000010
000000000000000000000000000000011101001011100000000000
000000000011010000000000000101001011001011100000000000
000000001010000000000000000000011011001011100000000000
.logic_tile 29 23
000000000000000000000110000000001100000011110000000100
000000000000000000000100000000010000000011110000000000
000000000010001000000000000000001010000011110000000010
000000000000000011000000000000000000000011110000000000
000000000000000011100111000000011110000011110000000010
000000000000000000000110000000000000000011110000000000
000110000000000011100000000000001010000011110000000010
000000000000000000000000000000010000000011110000000000
000001000000000000000010001101011110000010000000000000
000000000000000000000000000001101011000000000000000000
000000100000000000000000000000011010000011110000000010
000000000000000000000000000000000000000011110000000000
001000000000000000000000000000001000000011110000000010
000000000000000000000000000000010000000011110000000000
000000000000001000000000000000011000000011110000000010
000000000000001101000000000000000000000011110000000000
.logic_tile 30 23
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000001111001011101000100000000
000001100000000000000000000000011000011101000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111010011101000100000000
000000000000000000000000000000001000011101000000000010
.logic_tile 31 23
000000000000001001110110010000001000001000011100100001
000000000000000001000010000011001000000100100000010000
111000000000001001100110010000001000001000011100100000
000100000001010001000010000111001000000100100000000010
000000000000010000000000000000001000001000011100100001
000000000000000000000000000011001001000100100000000000
000000000000000000000000000000001000001000011100100001
000000000000000000000000000111001001000100100000000000
000000000000001000010000000000001001001000011100000010
000000000000001011000000000011001000000100100000000000
000000000000000000000000000000001001001000011100000011
000000000000000000010000000111001000000100100000000000
000000000000001000000000000000001001001000011100000000
000000000000001011000000000011001001000100100000100010
010000000000000000000000000000001001001000011100000000
100000000000000000000000000111001001000100100000100001
.logic_tile 32 23
000000000000000011100000000000001000111100000000100000
000000000100000000100000000000000000111100000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000011010000000110100000000
000000000000000000000000000000001000000000110000100000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000001000000000000011000000000000000000000000000000
111000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000000000101111000110000000100000000
000000000000000000000000001001011010001111110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
.logic_tile 3 24
000000000000000111100000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
111000000000001011000000000001011001111000010001000000
000000000000000101000000000011101000110000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000000000000
000000000000000000010010000000000000000000000100000000
000000000000000000010100001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000010000000000010000000000000000000000000000000000
.logic_tile 4 24
000000000000001001100110010000001000001100111100000001
000000000110000001000010000000001000110011000000010000
111000000000011001100110010000001000001100111100000000
000000000000100001000010000000001000110011000000000010
110000000000000000000000000000001000001100111100000001
110000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000001010000000000000000001001001100111100000000
000000010000100000000000000000001000110011000000000010
000000000000000000000010000000001001001100111100000000
000000000000000000000100000000001001110011000000000100
000000000000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000010000000
.logic_tile 5 24
000000000000000000000010100001000001000000001000000000
000000000000000000000100000000101001000000000000000000
111000000000000101000111100111001000001100111100000001
000000000000000011100011000000001010110011000000000000
010000000100000000000010100001101000001100111100000010
100000000000001101000110110000001111110011000000000001
000000000000000001100000000000001000001100110100000010
000000000000000000000011000000001011110011000000000000
000100000000000000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000101111001110000000100000000
000000010000000000000000001011001001001111110000000000
000000000000000101100110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000000000000000010000000101000001001100110100000000
000000010000000000000000000000101011110011000000000100
.logic_tile 6 24
000001000000000111100011010000000000000000000000000000
000000100000000000100011000000000000000000000000000000
111000000000000001000011100101001000110000000000000000
000000000000000001000000000001011111001111110000000000
010000000000100101100000000000000000000000000000000000
100001000001000000000000000000000000000000000000000000
011010100111000000000000001011001010111000010000000000
010001000000000000000000000111101000110000000000000000
010100000000000000000000000001101000110100010100000001
010000000000000000000011110000011110110100010000000000
000000010001001000000000000000000000000000000100100000
000000010000000001000000000000000000000010000000000000
001000000000000011100000000000000000000000000100000100
000000010000000000000011110000000000000010000000000001
000010100000001000000000000001111101110100010100000010
000001010000001101000000000000001001110100010000100000
.logic_tile 7 24
000000000000000000000110010001111100110100010100000000
000000000000101001000010000000001100110100010010000000
111010000000000001000111010000000000000000000000000000
000001000000000001000010000000000000000000000000000000
010000000001010000000000000001101010110100010110000000
100000000000101011000000000000001000110100010000000000
010000000000000001000000000001101001110100010100000010
010000000000000000000000000000011101110100010000000000
010000001000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000011110000001100111000001111001110100010100000000
000000010000000000000100000000011001110100010000000001
000010101110000000000000000001101001110100010100000001
000001010000000000000000000000011010110100010000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.ramt_tile 8 24
000000010000001000010000010000000000000000
000000010000000011000011110001000000000000
111000010000001111000111001000000000000000
000100010000001011000100000001000000000000
010000000000000111000010000000000000000000
010000000000000000000100001101000000000000
000000000000000000000000001000000000000000
000000000000000000000010001001000000000000
000000000000000011100000000011000000000000
000000000000000000000000000101000000000100
000000000000000111000111001000000001000000
000000000000001001100100000011001011000000
000000000000000000000000001000000001000000
000000000000010000000000000001001100000000
110000000000000011110000011000000001000000
110000010000000000100011011011001111000000
.logic_tile 9 24
001000000000000000000011100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000011000000011110001000000
100000000010000000000000000000000000000011110000000000
010000000000000000010000000001101100110100010100000000
010000000000000000000000000000001001110100010001000000
010000000000000011000000000000000000000000000000000000
010000000000001111110000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000000010000000000000001101100110100010100100000
000000010000100000000000000000001001110100010000100000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000111100001
000000000001010000010000001011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
.logic_tile 11 24
000000000110000000000110010001101100110100010100000000
000000001110000000000010000000001101110100010000000000
111000000000000001000111010001101101110100010100000000
000000000000000001000111100000001100110100010000000000
010000001100001001000000000001101011110100010100000000
100000000000000001100000000000001100110100010000000000
010000000000000000000000000001101011110100010100100000
010000000000000000000000000000001001110100010000000000
010000000000001001100000010000000000000000000000000000
010000000000011111000011100000000000000000000000000000
000010010000001001010111000001101001110100010110100100
000100010000001111000000000000011101110100010000000000
000000000000000000000000000001101001110100010100100000
000100010000000000000000000000011001110100010000000100
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 12 24
000010100000000001000110000011111000001011100000000000
000000000000000000000000000000111101001011100000000000
111000000000001111100111110000000000000000000000000000
000000001100000011100110000000000000000000000000000000
110000000000001000000000000101101011110100010000000001
110000000000000001000000000000001010110100010010000000
000000000000000001100111100111011010001001000000000000
000000000000001011000100000011111111000010100000000000
000010100000010111000000001001101001000001000001000000
000001000000100000010011100001011010101011010010000001
000000010000001000000010001111011000000010100000000000
000110000000010001000000001011011000010000100000000000
000000011110010111000010001000000000000000000100000000
000000000000100000000011100011000000000010000000000001
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 13 24
000000000000011111000110000001101001110100010100000000
000000000000001111000000000000011110110100010000000000
111000000000000001000011110001111001110100010100000000
000000000000000001000010000000011001110100010000000000
010000100000001111000111110001101010110100010100000000
100001000000000001100110000000001010110100010000000000
011001000000000001100110000001111011110100010100000000
010010000000001111000000000000011010110100010000000000
010000000000000001100011100001101100110100010100100000
010000000000000000000100000000001011110100010000000000
000000010000000000000000000001111100110100010100000000
000000010000000000000010010000011000110100010000000000
000000010000000000000000000001101010110100010100000000
000000010000000000000000000000011000110100010000000000
000000000100100001000000000001111010110100010100000000
000000010001000000000000000000001101110100010000000000
.logic_tile 14 24
001000000000000001000000000000001111000000110000000000
000000000000000000100000000000011011000000110010000000
111000000000000000000000000000011010000000110000000010
000000000000000101000000000000001000000000110000100000
110000000000000000000000001000000000000000000100000000
110000000000000111000000000001000000000010000010000000
000000000010000101000110000000000000000000000100000000
000110100000000000100000000101000000000010000000000000
000010000000000000000000000000000000000000000101000000
000000000000100000000000000111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000000000111100011110000000000000000000000000000
000000001110000000100011100000000000000000000000000000
000000011000001000000000001000000000000000000100000000
000000010000001111000000000111000000000010000000000000
.logic_tile 15 24
000000000001000000000110111001001100000001000000100000
000000000000100000000010001111101001101011010000000001
111000000000001111000011001111011110000010100000000000
000000000000000001000000000001001111010000100000000000
110000001000000111100011000001111001001001000000000000
110000000000000000100000000111011100000010100000000000
000011100000000000000000000101011000110100010001000000
000001000000000000000000000000101100110100010000000000
000000000000000001100000000001111001001011100000000000
000000001110000000000000000000011100001011100000000000
000000010000000001100111100000000000000000000000000000
000000010000001001100100000000000000000000000000000000
000100000000000001000010010000011100000000110000000000
000000000000000000100111110000011010000000110010000000
000001001010000111100111101000000000000000000100000000
000000110000000000000100000011000000000010000010000000
.logic_tile 16 24
001010100001000111100011110101001010111111110000000000
000000000000000111100010001001011010111101110000000000
111001100100001001110000010111111110001011100000000000
000011100000001101000010000000011000001011100000000000
111000001010000011100011100111111110101001110000000000
000000001100001111110111111101101110000000010000000000
000000100000000111100000001001111001000001000011000000
000000000001000011100011111101011000101011010000100000
000000000000011001100111000101101101110100010001000000
000010100000100001000100000000001001110100010000000000
000000001100000011100011101111111110001001000000000000
000000010000000000100000001011011000000010100000000000
000000010001110101100000001011101000000010100000000000
000000000001010000100000000111111000010000100000000000
000000000000001001000010101101101100000010000100000000
000000010000001111000011100011001101000000000000000001
.logic_tile 17 24
000000000000000000000111110101011101010100100001000000
000000000000000000000111001111101100000000000000000000
000001001000000000000011000000011010000011000010000000
000000000001011111010111110000001111000011000000000010
000000000010010000000010010000001001000000110000000000
000000000000100111000111000000011101000000110000000000
000010001011011101000011000101011001100010110000000000
000001000000100101010010010000101010100010110000000000
000000000000000000000110010000011001000011000011100000
000000000000000000000110000000011110000011000000000000
000010010000000111100000010000001000000011000001000000
000101010010000001000011100000011101000011000000000010
000000000001010000000110010011111001000010000000100000
000000000010000000000110001011011010000000000000000000
000001000000000111100000001101111000010100000000000000
000010110000000000000000001101111010010000100000000000
.logic_tile 18 24
000000001000001001000010010011011010100010110000000000
000000000000000001000011100000011001100010110000000000
111000000000001111100000001101111100010010100000000010
000100000000000101000000000001111001000000000000000000
000000000111000000000010010000001010000000110000100000
000000000000100000000111100000011011000000110000000000
000010100000001101100010010000011101000000110000000000
000001000000001111000110000000011100000000110000000000
000010000001011011100110001001001110111111000000000000
000000000000001011100000001011011111101001000000000000
000000010100000001100111010111111001000011000110000010
000100000001010000000111001011001110010111100000000000
001000010000000000000111100101111100101110000100100000
000000001010000000000011010011011000001111000000000000
000000001010001101000000011111111011000011000100000000
000000010000000001000010101111001110010111100010000001
.logic_tile 19 24
000011101010000000000010110111011011010100100001000000
000000100000000000000110000000101101010100100000000000
000000000000110111000111000101011001010110100000000010
000000000001110011000100000101101110000000010000100000
000010100000001111100110000000001111110000000010000010
000000000000100001100000000000001100110000000000000010
001000000001001111000110101101011100000000000001000000
000100000010000111000000000001011111000010000000000010
000000000000000000000000000000001000110000000000000000
000000001100010000000000000000011001110000000000100000
000000000000000000000000010101101011000000000000000000
000000010000011001000011011111001111010100100000000001
001000110010001000000000000000011001000000110000000000
000001001000000011000011100000011011000000110000000000
001001000001000000000000010000011101000011000000000011
000010010000100111000011010000011010000011000010100001
.logic_tile 20 24
001010000001000000000011111111011011011111110000000000
000001000000100000000010100011111010101001010000000000
000011100000001001100011010001101110010010100000000001
000001100000001011100110001101001001000000000000000000
000001000000100011000110110011011111010110110000000000
000010101101010101000011110000011011010110110000000000
000001000000101001100111000011011101111111110000000000
000010000000010011100110010111111001101101010000000000
000100001010001011100000000011111010010010100000000000
000100000000001011000011001011001111000000000000000100
000000000000001001100000000001001011000000010000000000
000000001000000011000010000000101000000000010000000000
000000010000011011100010010001101010001001010000000000
000000001100100001000010001101001100101111110000000000
000011101110000000000000010000011001000000110000000000
000000110000100000010010010000011011000000110000000010
.logic_tile 21 24
000000000001001011100010100001001100010110000000000000
000100000000101111100010010000001111010110000000000000
111000001000100001000000000011101001010110110000000000
010010100000110011100010010000111111010110110000000000
000000000000001111100110000000011001110000000000100010
000001000000000001100011000000001000110000000010000001
000000000000100001100010100101111100010110000000000000
000000000001000000000010010000001101010110000000000000
000000000000000001100111010011101011000000010000000000
000000000000000000000110100111011110010110100000000000
000010010000001101100011100001001011000000010000000000
000011011101000001000110000000001101000000010000000000
000000011000000001110111010001011010010110100100000010
000000000000000000000110101101111101101111110000000101
000001000010000011000000010101111000010110100100000010
000110110000100000100011100101111111101111110000000010
.logic_tile 22 24
000011100000000011010000010111111000100010110001000000
000001000000000001000010000000011010100010110000000000
111000100001001011000110011001011001000000000000000000
000011100001100001000010001011011100000110100001000000
000000000001010011100011001101001101010010100000000000
000000000010100000100010110011111000000000000000000000
001100000001010011000111110000001011000011000000000000
000100001010000000100110000000011000000011000000000000
000010000000001111000110100101101101001001010001000000
000001000100000011000100000011101011010110100000000000
000010100000000011100011110000001011000000110000000000
000000000000001101000111100000011011000000110000100000
000010100000000000000000010000001111110000000000000000
000001000000001001000011100000001010110000000000000000
000010000001001000000000000011101000101111110110000110
000001010000101011000000000001111111010110100010000000
.logic_tile 23 24
000000000000000111000010100001101010111000100000000000
000000000000000001000000000101001000000000000000000000
111000000000000111100000001101111100000000010001000000
000001000001001001000011010011011101010110100000000000
000000000000000111000110111101111110000000010000000000
000000000000000111000010100001111011000000000000000001
000000000000000011100111000000000000000000000000000000
000000000100001011000111010000000000000000000000000000
001000001110111000000010000001001111101001010000000000
000000001011101111000111100011101110010000000000000000
000000101110000101100000000011011100111111110000000000
000010010000000000100011010001111111000000010000000000
001000000000001000000000000000011011110000000000000000
000100000000000001000010000000001001110000000000000000
000000000000001001100111011101111110101111110101000010
000000010000000001000011010111111011010110100000000000
.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
111000000000000001000111100000001000000011110001000000
000000000001010000000100000000010000000011110000000000
010010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110001000000
000000000000000000000000000000000000000011110000000000
010000010001001000000000000001111000110100010100000001
000100010000001011000000000000011100110100010000000000
000010100001010000000000000000000000000000000000000000
000001010000101001000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
.ramt_tile 25 24
000000010000000011100000010000000000000000
000000010100000000100011111001000000000000
111000011110000000000000001000000000000000
000000010000000000010000001111000000000000
010000000000001000000111000000000000000000
110000000000001011000110010111000000000000
000010000000000000000000000000000000000000
000001000000000000000000001011000000000000
000000000000000000000011000101000000010000
000000000000000000000010011111000000000000
000000001010001000000111101000000000000000
000000001010010011010110001011001011000000
000000000000000001000010001000000000000000
000000000000001001000000001011001101000000
110000000000010000000000000000000000000000
010000010001110000000010000111001000000000
.logic_tile 26 24
000000000000000000000000000000001001001100111000000001
000000000000000000000011010000001110110011000000010000
000000000000000000000000000000001001001100111000000000
000000000001000000000011010000001011110011000000100000
000000000000000000000000000000001000001100111000000000
000000001110000000000000000000001001110011000000000100
000000000110000000000010100000001000001100111000000000
000000000000000000000111000000001100110011000000000100
000000000000001101100000000000001001001100111000000000
000000000000000101000000000000001011110011000000000100
000000010000000111100000000000001001001100111000000001
000000010000000000100000000000001110110011000000000000
000000000000000000000000010000001000001100111000000010
000000000000000000000011110000001100110011000000000000
001000000100001101100000001001101000110000100000000001
000000010000000101000000000011101111110000000000000000
.logic_tile 27 24
000010000000000001100000000000011100000011110000000000
000001000000000000110000000000000000000011110000000000
000000000000000111000011100000001100000011110000000000
000000001110000000000000000000010000000011110000000000
000000001010000001100000010001011001001011100000000000
000000000000000000100011000000011011001011100000000100
000000000000000011100111010101001110001011100000000000
000000000000000000100111000000011011001011100000000000
000000000000001001000000010000001100000011110000000000
000000000000001011000011000000000000000011110000000000
000000000000000001000000000000011110000011110000000000
000000010000000000000000000000000000000011110000000000
000000000000100000000010000001011001001011100000000000
000000000000000000000000000000001010001011100000000100
000000001010000111000000000101001101001011100000000000
000000010000000000000000000000001011001011100000000000
.logic_tile 28 24
000000000000010000000111010011000001001111000000000000
000000000000000000000011000000101001110000110000000000
111001000000000001000010110001101111011101000110000010
000000100000010001000011110000001001011101000000000010
010000000000000101000000000001111011011101000100000000
010000000000100000100000000000011010011101000000000100
010001000000000101000000000001101100110100010101000000
000000100000000000000010110000001100110100010001000000
010000000000001111000110000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010100000011000000000000000000000000000000000000
000010010000000000100000000000000000000000000000000000
000000000000000011000011000001111100011101000100000010
000000000000000000100000000000001111011101000000000010
000000000000000000000000000001101010011101000100000000
000000010000000000000000000000001001011101000001000000
.logic_tile 29 24
001000000000000000000010011111111000000000000000000000
000001000000000000000011000001111001000010000000000001
000000000000000000000111000000001000000011110000000010
000000000000000101000010010000010000000011110000000000
000000000000000000000000000000001110000011110000000010
000000001110000000000000000000010000000011110000000000
000010000000010000000110000000011010000011110000000010
000000000000100000000100000000010000000011110000000000
000000010000000000000000000000011000000011110000000000
000000010000000000000000000000010000000011110000000100
000000000000000000000000000000011000000011110000000010
000000010000000000000011110000010000000011110000000000
000000000000000000000000010000001000000011110000000010
000000000000000000000010110000010000000011110000000000
000000000000000000000000000000011100000011110000000100
000000010000000000000010000000010000000011110000000000
.logic_tile 30 24
000000000000001011100111010001111000000001000010000000
000000000000001011100111010000011000000001000000000000
000010100100100001100111000011101000000010000000000000
000000001010000000000100000000111101000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011011100010100000011100000011110000000000
000000000000000011000010000000000000000011110000000100
000000010000000000000111000001011011000000000000000000
000000010000000000000000000101011010000010000000000001
000000010000001000000000010111011011000010000000000000
000000010000001111000011001001011010000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 31 24
000000000000001001100110011000001000001000011100000011
000010100000000001000010000101001000000100100000010000
111000000000101111010110011000001000001000011100000000
000000000000000001010010000001001000000100100000100010
000000000000000000000000001000001000001000011100100001
000000000000000000000000000101001001000100100000000000
000000000000000111000000001000001000001000011100000001
000000000000000000000000000001001001000100100001000000
000000000000000000000000001000001001001000011100000101
000000000000000000000000000101001000000100100000000000
000001000000000001100000001000001001001000011100000000
000000010000000000000000000001001100000100100000100100
000000000000000000000000001000001001001000011100000011
000000000000000000000000000101001001000100100000000000
010001000000000000000000000101101001001000010100000010
100000010000000000000000000000001001001000010000000100
.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000011000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000010000000
010000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 3 25
000000000000000000000110101111001101110000000000000000
000000000000000000000000001001101110001111110000000000
111000000000000111100010010111011011110000000000000000
000000000000000000100110101001001101001111110000000000
010000000000000000000111100011101111111000010000000001
110000000000000000000100000011111001110000000000000000
000000000000000111100000001111101110111000010000000000
000000000000000000100000000001001001110000000000000000
000000000000001011100111000011011100110100010101000000
000000000000000011100000000000101110110100010000000000
000000010000001101100010000000000000000000000000000000
000000000000001001100100000000000000000000000000000000
000000000000000101000000000011011001110100010101000000
000000010000000000000010100000111100110100010000000000
000000000000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
.logic_tile 4 25
000000000000001001100110010000001000001100111100100000
000000000000000001000010000000001000110011000000010000
111000000110001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
110000000000000000000000000000001000001100111100100000
010010100000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000100
000000000000000000000010010000001000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000001
000000010000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000010000000000000000000000001001110011000000000010
.logic_tile 5 25
000100000000000111000011101111001001111000010000000000
000100000110000001100010001011011111110000000000000000
111000000000000111000110000011111011111000010000000010
000000000000000111100011110001001011110000000000000000
110000000000000001010000001111001010111000010000000000
010000000000010000100010101001011111110000000000000000
000000000000000101000010101101111100110000000000000000
000000000000000000000011101011111110001111110000000000
000000000000000011110111000011111000100000010001000000
000000000000000000000011101001011010010100000000000000
000000010000000011100111100001011000110000000000000000
000000000000001001110011111011011110001111110000000000
000000000000000011100111000011011001110100010100000000
000000010000001001000000000000001010110100010000000000
000000000000010000000111100111011000110100010100000000
000000010000100000000000000000001001110100010000000000
.logic_tile 6 25
000001000000000000000010000000000000000000000000000000
000010100000001111010011110000000000000000000000000000
111000000000010011100000010000000000000000000000000000
000011000000100000100010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000111011000100000010000000010
000010101100010000000000001111011010010100000000000000
000000000000000001000000010001011000110100010101000000
000000010000000000100011000000101000110100010000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 7 25
000000100000001101000111110000000000000000000000000000
000000000010001111100111110000000000000000000000000000
111000000000000000000011010011101010111000010000000100
000000000000000000000011111001001011110000000000000000
010000000000000101000000001001001001110000000000000000
010000000000000011100011011001011100001111110000000000
000000000000001001000000001011101101111000010000000000
000000000000001111110000001001001010110000000000000001
000000000000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000111001011001010100000010000000010
000000010000010000000000001011001000010100000000000000
000000000000000000000000000111011010110100010101000000
000000010000000000000000000000101000110100010000000000
.ramb_tile 8 25
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 25
000000000000001111100000000000000000000000000000000000
000000000000001111100011000000000000000000000000000000
111000100100000000010000001001011101110000000000000001
000001000000000001000000001101011100001111110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000000001000000010011001000100000010000000100
010000000000000000100010001101011000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001010000000111000000010001111011110100010100000000
000010100000000000000010100000001111110100010000000110
000000000000000000000000000000000000000000000100000000
000000010000000000000000000000000000000010000001000000
000000000000100000000000000000000000000000000100100000
000000010001000000000011100000000000000010000001000000
.logic_tile 10 25
000001000000000001000111000000000000000000000000000000
000010100000000000100110010000000000000000000000000000
111000000000100001000000000001111110110100010100000000
000000000001000001000010010000001010110100010000000100
010000001010000001100000000001111010110100010100000000
100000000000000011000010010000011001110100010001000100
010000000000100000000000010001111100110100010100000000
010000000001000000000010000000001011110100010000100000
010000000010100000000000000001101001110100010100000000
010000000001010000000011100000011001110100010000000010
000000010000001001100000000001101010110100010100000000
000010100000000001000000000000001000110100010010000000
000000000000000000000000000001111100110100010100100000
000000010000000000000000000000001101110100010000000000
000000000110000101000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
.logic_tile 11 25
000000000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000000011000000010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
010000000001010111100010011111111011100000010000000100
010000000000100000100111010011001000010100000000000000
000000000000001011100000001011011000100000010000000001
000000000000000001000000000011011001010100000000000000
000000000000000011100000000011001010110100010100000000
000000000000000111000000000000011011110100010000000000
000000111010000001000000000111011010110100010110000000
000100000000001001100000000000001110110100010000000000
001100000000000011100000000011011000110100010100000000
000100010000001001000000000000001010110100010000000000
000010000000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
.logic_tile 12 25
000000000000000000000110000001101000110100010100000000
000001000000000000000011110000011001110100010000000000
111000000000000001000111110001111000110100010100000001
000000000000000001000010000000011100110100010000000000
010000000000001111000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000001100000001100110000001111010110100010100000000
010000000000000000000000000000001110110100010000000000
010000000000101111000111000001111110110100010100000000
010000000001011011100100000000011010110100010000000000
000000010000001000000000000001111010110100010100000000
000000000000000001000000000000011101110100010000000000
000000000000000000000000000001101010110100010100000000
000000010000000001000000000000001100110100010000000000
000000000001010000000000010001111101110100010100000000
000000010110000000000010100000001001110100010000000000
.logic_tile 13 25
000000000000100000000011110011111111100000010000000100
000000000001001001000010000001011000010100000000000000
111000000000001001000111000001101001110100010100000000
000000000000000111000110000000111001110100010000000000
010010000000000001100011100001101001110100010100000000
100001000010000000000110110000011110110100010000000000
000000000000000000000110000001111101110100010100000000
000000000000000000000000000000101101110100010000000000
010010100000100111000110000001101010110100010100000000
010000000001000000100011100000011011110100010000000000
010100010000001011100111000001111011110100010100000001
010000000000000001100000000000111110110100010000000000
000000001010000000000000000001101100110100010100000000
000000010000000000000000000000011101110100010000000000
000000000000001001000000010001101010110100010100000000
000000010110001111000011110000101100110100010000000000
.logic_tile 14 25
000000000000001111000110000001111010001001000000000000
000000001110010111000000001101011000000010100000000000
111000001110001011100111110101101100000001000010000000
000000001011011011100110000001101001101011010001000010
110000001010001111100111100011111010100000010000100000
010000000000000111100100001111101010010100000000000000
000000000000000000000110001101011001000010100000000000
000000000000001011000011000001101100010000100000000000
000000000001011000000000010011111001100000010000000010
000000000001110001000011001111111101010100000000000000
000000010000000111000010010111111000110100010000100000
000010110000000000000111010000111001110100010000000000
000010110000000000000111000001111010001011100000000000
000000010000000000000100000000011000001011100000000000
000000000000000000000011000000000000000000000100000000
000010110000000000000100000101000000000010000000000000
.logic_tile 15 25
000000000000100111100000011001111001000001000000000001
000000000001010000100011011011101001101011010010000000
111000000110101001100110010011011010001011100000000000
000000000001001011010010000000111000001011100000000000
010000000000001001100010000000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000001100000000010011110001101011110100010001100000
000010100000001001000110000000001011110100010000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000001011011010001001000000000000
000000010000000000000010010101111000000010100000000000
000111100000000000000000000101101010000010100000000000
000111101010000000000000001011001001000110000000000000
000000000000000000000000000000000000000000000100000000
000000010001010000000000000001000000000010000000000000
.logic_tile 16 25
000000000000000101000011100001011011000001000000000000
000010100110001001100000000000011011000001000000000000
111001001000100001100011100101001101100000000000000100
000010000000000000010011010000101000100000000000000000
110001001010100101000110000000001000000000110001100001
110000100001011101100011010000011101000000110000000000
000000000100000011000010101001011111000000010000000000
000000000000000000100111110011011001000000000000000000
000000000000101001000000000011101011100010110010000000
000001010001010001000010110000111001100010110000000000
000000000001010111000111100101111111000010000000000000
000000000000100000100000000111001111000000000000000000
000000010000000000000111001101011010000000010000000010
000000001100011001000000001101011010000000000000100000
000100000000000101000010110000000000000000000100000000
000000010000000000000010100011000000000010000000000000
.logic_tile 17 25
000000001001000111000010101001111000111110110001000001
000000000000000111000010010101101010010100100001000000
111000000010001001100110111011001100001001000000000000
000000000000000011000011110101011011000010100000000000
000000000000011001100111010000011101000000110000000100
000000000000000011000111000000011001000000110000000001
000001001111011011100111010000011011000000110000000001
000000000000000011100111110000011011000000110000000001
000000000001010001000111100111111111100010110000000000
000000000001101001100011100000011111100010110000000000
000001000001001000000111101001101010000010100000000000
000000000000000001000000000111011010000110000000000000
000001010111000000000000001001001101101110000100000000
000000100000000000000000000111001100001111000000000010
000000000000000001000111110001001000101110000100100100
000000010001000001000010001011011001001111000000000010
.logic_tile 18 25
000000000001011011000011101001011001010110100000000000
000000000000001111100000001001011000101001000000000000
111000001100010111100111110001111010000000010000000000
000100000000101001100011000000011000000000010000000100
000000000000000001100010110001011101100010110000000000
000000000000000000000110000000101010100010110000000000
000000000000011011000111100111011101100010110000000000
000000000001000001100010010000011000100010110000000000
000010100000001000000000000001011001010110100000000000
000001010000000001000000001111011000101001000000000000
000000000000000001100000010001001010010111100100000010
000000100000000000000010000000001011010111100001000000
000001000000010011110110000000011010111100110100100000
000010100000100000000000000000001011111100110000000101
000100001110000000000000000000001101111100110100100000
000100010001010000000000000000001011111100110000000100
.logic_tile 19 25
000001000000010000000110000111011011001001010000000000
000010101010101101000010010000111101001001010000000001
111000000000001000000010100001011100101000010000000000
000000000000001011000100000000101011101000010000000000
000000001010000001000111010001001010111111000000000000
000000001101010101100110000101101000101001000000000000
000001000010001000000010110000011010000000110000000000
000000100000000001000011000000011110000000110000000010
000010100000011111000000000011011100100010110000000000
000001010000100011100000000000011100100010110000000000
000000000000001000010110000000011000110000000000000000
000000000000000001000011100000001011110000000000000001
000000000000001001100000010011011000100010110000000000
000000000000000101000010100000011011100010110000000001
000000001010100000000000001111011001000011000100000011
000000010001000000010010011111001010010111100000000000
.logic_tile 20 25
000000001010001001000010100000011011000000110000100000
000000000010101111000100000000011011000000110000000000
000000001110000000010011110001111011000110100000000000
000000000101011011000110000000101100000110100000000000
000001001001011001100110010001001010001111110000000000
000010000000100001000010011101011000001001010000000000
000000000001011111100011000001111110000000010000000000
000000000000001101000010010000011010000000010000000000
000100000001000111100000000111101000010110110000000000
000100000000001101000000000000111010010110110001000000
000000000000001111100011100011101111100010110000000010
000000100000000111000100000000001001100010110000000000
001010100001110111000111000101111100101001010000000000
000001000000110000000000000001011100000000100000000000
001000000000000000000110000011101110100010110000100010
000000110000000000000111100000011100100010110000000000
.logic_tile 21 25
000000001000100011100110000000001101000000110000000000
000000000000000011000000000000001101000000110000000010
000000000000100001110011100101111101101000010001000100
000001000000000000100100000000001000101000010000000000
000000100000000011100011001001011110000000010000000000
000001001110000000000111001011111000010110100000000100
000000000000000111000000000011001111010100100000000000
000000001110000000010011010001101100111110110000000000
000000001111011111000110110000011000000000110000000000
000000010000000001100111010000011100000000110000000100
000000010000001101100010000000001010110000000000100000
000000100000000101100110010000001101110000000000000000
000000000000000111000010011101101010010110100000000000
000000000000000000100111100111111011101000010000100000
000010000000000101110000000111011101001011100000000000
000001010001010000100010011111101101010110100000000000
.logic_tile 22 25
000000000000000000000011000111101110000000010001000010
000100000000000111000111100000001100000000010001000000
111010100000100000000000010000001011110000000001000000
000000000000000000000010000000001111110000000001000100
110000000000000001000000000000011010110000000000000100
110000000000000000000000000000001000110000000000000000
000000000000101000000000000011011100010010100000000000
000000000001010001000000000000101111010010100000000000
000000010001011111000110010000001001000000110000000000
000000010000101101100010000000011110000000110000000000
000101000110000001000011000001011001000001000000000000
000000000000000001000100001011111100000000000000000000
000000010000000000000111010000011100000000110000100000
000000000000010111000010100000011100000000110000100000
000000000000001011100000000000000000000000000110000000
000000010000000111100010000011000000000010000000000100
.logic_tile 23 25
000010000000000011100110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000100000000000110000000011000000011000001000000
010000000001001011000010100000011000000011000000000000
000000000001010011100000000000001110110000000001000000
000000001100101001000010110000001010110000000000000000
000010000000000101100000000111101110001001010000000000
000000000000000000000011010000011011001001010000000000
000010110000000111000000010001011011001111110000000000
000100010000000000100010111011111111001001010000000000
000000000000001001100000010001111101010110000000000000
000000000000000001100010000101111100000000000000000000
000000000000000000000010000011011001100010110000000000
000000000000000001000000000000011000100010110000000000
000000000000000001100010010011111011010111100111000001
000000010010000000000110000000001111010111100000000000
.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000010000000000000000000000000000000
000000001100001111000100000000000000000000000000000000
000000000000000000000000000011011001001011100000000100
000000001110000000000000000000011000001011100000000000
000000000000000111100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
001000000010000000000000000000011010000011110001000000
000000010000000000000000000000000000000011110000000000
000000000000010000000000001000000000000000000100000001
000000001110100000000000001101000000000010000000000000
010001000000000000000000000000000000000000000000000000
100010010000000000000000000000000000000000000000000000
.ramb_tile 25 25
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 25
000000000000001111100000010001011001001011100000000010
000000000000001011100011010000011011001011100000000000
000000000000000111000111100101011100001011100000000010
000000000000000111000100000000001010001011100000000000
000000000000001111100000000001001100001011100000000100
000000000000000011100011100000001000001011100000000000
000000000000001001000111010101001111001011100000000000
000000000000001011000011010000011011001011100000000001
000000011010000011100000010001001010001011100000000000
000000010000000000100011010000011001001011100001000000
000010110000000000000000000101011011001011100000000001
000001000000001111000000000000001010001011100000000000
000000000000000000000010000001011001001011100000000010
000000010000000000000000000000001000001011100000000000
000000000000000000000000000000001100000011110000000000
000000010000000000000000000000010000000011110000000000
.logic_tile 27 25
000001000000000011100010110000001110000011110000000000
000000000000001001000011110000010000000011110000000010
111001000000000001000000010000011000000011110000000000
000010000000010001000011000000010000000011110000000010
010000000000000000000000000001111100011101000100000100
010000000000000111000000000000011000011101000000000010
010000000000000000000010100001101100011101000100000000
000000000000100000000000000000011000011101000000000110
010010010000010000000000010001111101011101000100000100
000000010000100000000010100000001011011101000010000100
000000010000001101100110100001111100011101000111000010
000000010000000101000000000000001010011101000000000001
000000000000000000000110100000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000000000001101110011101000110000000
000011010000000000000000000000011001011101000000000010
.logic_tile 28 25
000000001110100011100010100001000000000000001000000000
000000000000000000000011000000101010000000000000001000
000000001000001111100111010101101001001100111000000000
000000000000000101010011100000101000110011000000000000
000000000000101111000111010001101000001100111000000000
000000000001001111000011110000101001110011000000000000
000000001100000011100010100111001000001100111000000000
000000000000000000000000000000101010110011000000000000
000000011110000011100011100011001000001100111000000000
000000010000000000000000000000101011110011000000000000
000011000000000000000000000001101000001100111000000000
000001000000000000000000000000001000110011000000000000
000001000000000000000111100011001001001100111000000000
000010100000000000000100000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000010000000000000000000000001011110011000000000000
.logic_tile 29 25
000000000000001000000000000011000000000000001000000000
000000000000001111000011100000101001000000000000001000
000010000000001000000000010111100000000000001000000000
000000000000001111000011000000101110000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000000000000011110000001010000000000000000000
000000000010011011000000010001100001000000001000000000
000000000000000111000010110000101110000000000000000000
000010010000001000000110000101100001000000001000000000
000001000000000111000100000000101000000000000000000000
000000100010000101100000000011000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110110111000000000000001000000000
000000000000001111000010010000101111000000000000000000
000000000000001000000110000001000001000000001000000000
000000000000000101000100000000001100000000000000000000
.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000010000000000000000011100000011110000000010
000000100000000000000000000000000000000011110000000000
010000000000000000000000000000011010000011110000000010
000000000000000000000000000000000000000011110000000000
000000000000000000000110000000001110000011110000000000
000000000000000001000000000000000000000011110001000000
000000010000000000000000000000001110000011110000000000
000000010000000000000011110000010000000011110001000000
000000000000001000000110100000011010000011110000000000
000000000110001011000100000000010000000011110001000000
000000010000000011100000000000000000000000000100000000
000000000000000000000011111011000000000010000001000010
010000000000000000000000001000000000000000000110000100
000000010000000000000000001011000000000010000000000000
.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000000000010100000001011111111000000000000
000000000000001001000100000000001001111111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000001111000000010000000100000
000000000000000000000000001101101110000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000000000000000010000000000000
.logic_tile 3 26
000000000000000101000000000001100000000000001000000000
000000000000001101100010110000001001000000000000000000
111000000000010101000000000001001000001100111100000100
000000000000100000100000000000001000110011000000000000
010000000000000000000010100101101000001100111110000000
100000000000000000000100000000001011110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000001101000010110000001011110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000001100110100000000
000000000000000000000000000000001001110011000010000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 26
000000000000001000000000000011000000000000001000000000
000000000000000111000000000000101000000000000000000000
111000000000000000000000000111001000001100111100000000
000000000000000000000000000000001111110011000000000000
010000000000001000000000000111001000001100111100000000
100000000000001011000000000000001111110011000000000000
000000000000000000000000000000001000001100110110000000
000000000000000000000000000000001010110011000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100110010011000000001100110100000000
000000000000001001100110100000101000110011000000000010
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 26
000000000000000001000000011111011010100000010000100000
000000000000000001000011100111011101010100000000000000
111000100000001011100110011011011011100000010000000100
000000000000001011100010101011001100010100000000000000
110000000000001000000000010001011001111000010000000000
110000000000001011000010100111001111110000000000000000
000000000000001001100000010001101110110000000000000000
000000001100001011000010001111101000001111110000000000
000000000000001000000000001111011000100000010000000100
000000000000000011000011100111011000010100000000000000
000000000110001011000010000001111100110100010100000000
000000001000001111000000000000001011110100010000000000
000010000010001111010111010101111111110100010100000000
000000000000000011100111000000001001110100010000000000
000000000000001001000010100001101000110100010100000000
000000000000000111000100000000011010110100010000000000
.logic_tile 6 26
000010100000000000000000010011111100111000010000000000
000000000000000000010011010011011011110000000001000000
111000000000000000000011111011111001110000000000000000
010000000000000000000011011101011100001111110000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
000000000000000000000000001111011101111000010000000001
000000000000000000000011001001101011110000000000000000
000100000000001000000000000000000000000000000000000000
000100000000001011000011100000000000000000000000000000
000000000000001001000110100011101000110100010101000000
000000000000000101000010000000111111110100010000000000
001000000000000000000010010111101011110100010101000000
000000001100000000000010100000011100110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 7 26
000000000000000101100111100001000000000000001000000000
000000000000000000000110100000001010000000000000000000
111010100100000001000011100001001001001100111100000000
000001000000001111100000000000101001110011000000000000
010000000000000111000000000001001000001100111100000001
100000000000000000000010010000101110110011000000000001
000000000000000000000110000000001000001100110100000001
000000000010000000000000000000001011110011000000000000
000000000000000000000111000001000000001100110100000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000001000000000000000101111001110000000100000000
000000000000000000000000001011101000001111110000000000
.ramt_tile 8 26
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 9 26
000000000000000011000011001011101000100000010000000100
000010100000000111100000000011011000010100000000000000
111000000000000000000000001101001010110000000000000000
000000000000000001000000001101011110001111110000000000
010000001001010101000110000000000000000000000000000000
100000000000100000100100000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000011100000000011001011111000010000000000
000000000000000001000000001011001011110000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000000000000000000010000000000000
000000000000000000000000000001101010110100010110000100
000000000000000000000000000000011000110100010000000000
.logic_tile 10 26
000010000000000001000000001001001010100000010000000100
000000000000000001000011101101011000010100000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000001001011001100000010000100000
010000000000000000000011001101011101010100000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000010000000000000000000100000001
000000000000000000000011100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 26
000000001100001000000000010001101010110100010100000000
000000000000001011000011000000011000110100010000000010
111000000001010001000000000000000000000000000000000000
000000000110100001000000000000000000000000000000000000
010000100000000000000000010001101111110100010100000000
100001000000000000000010000000011111110100010000000100
010000000100000000000000000001101000110100010100000000
010000000000000000000000000000011100110100010000100001
010000000000000101100000000001101111110100010100000000
010000000010000000110000000000001101110100010010000010
000000000000001000000010000001111101110100010100000000
000000000000000001000011000000001101110100010000000001
000010100000001000000000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 26
000000000001100000000000000001111101110100010100000000
000000000001110000000000000000001010110100010000000100
111000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000001010000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100011100001101011110100010100000100
000000000000000000000000000000011101110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 26
000000000000000000000111110001101111110100010100000000
000000000000000111000111010000011001110100010000000000
111000000000000001000110000000000000000000000000000000
000001000000000001000011100000000000000000000000000000
010000000001000000000110000001111010110100010100000000
100000000000000000000000000000011000110100010000000000
010000100000000000000000010001101100110100010100000000
010001001000000000000010000000001001110100010000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000001111000110100010100000000
000000000000000000000011000000011001110100010000000000
000000000000000000000000000001101011110100010100000000
000100000000000000000000000000011100110100010000000000
.logic_tile 14 26
000001000000001000000111110001011001001011100000000000
000000101000001111000011010000101000001011100000000000
111000000000000111000110001101001001001001000000000000
000000000000000111100000001011011010000010100000000000
010001000000001011100011100000000000000000000000000000
110010100000000001100000000000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100010000001101101111110110011000000
000000000110100000000000000001101010010100100000000010
000010100000000000000011100111111010000010100000000000
000001000000000000000000001001111101010000100000000000
000000100000100000000000000111101011110100010000000100
000001000011010000010000000000001010110100010000000000
000000000000000000000011101000000000000000000100000000
000000000000001011000000000101000000000010000000000000
.logic_tile 15 26
000000000000000011100110010001001000110100010001000000
000000000000000000000011110000011010110100010001000000
111000000000101111100110011111011101000010100000000000
000000000000000101000011110001011010010000100000000000
110000000000000001100010010001101101111110110001100001
110000000000000000000110001101101100010100100000000000
000000000000001000000000000001101001001011100000000000
000000000000001011000011000000111101001011100000000000
000000000000000001100000000001111011001001000000000000
000000001110000000000000000111011111000010100000000000
000000000000001000000111110000011000000011000001000000
000000000000000001000010100000001011000011000000100001
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 16 26
000000000001001011100010000111111011000010000000000000
000000000000000001100000000000111000000010000000000000
111000000000000000000111010000011001110000000000000000
000000000000001111000110000000011001110000000000000000
110001000000000000000000011001011101000010000000000000
110010100000000000000010101101101001000000000000000000
000000001000000000000110010001011111100000000000000000
000000000000000000000011111111011001000000000000100000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000101000000000111000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000001111000000000111110000001010000011110100000000
000000001110000000000010000000010000000011110000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000010000001000000000010000000000110
.logic_tile 17 26
000010000001010111000011100111111001100010110000000000
000000001100100000000000000000101000100010110000000000
111001100000000001100111100011111010100010110000000000
000011000000000011000100000000111001100010110000000000
000000000001011001100110000000000000000000000000000000
000000000010101101000000000000000000000000000000000000
001000000001110011000110000000011010110000000000000000
000000000001000000000000000000001010110000000000000000
000000000000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000000000010101001101100010110100100000
000000000000000000000011110000101001100010110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101001010100010110100000001
000000000001000000000011110000101000100010110000100000
.logic_tile 18 26
000000000000100000010111010000000000000000000000000000
000000000000010111000110000000000000000000000000000000
111100001000001001100000011001011101101001010000000001
000000000000001011000010001101111010000000100000000000
001010000000001000000000000000001011110000000000000000
000001000000001011000000000000001110110000000000000000
000000000000000001100110001001011100101001010000000000
000000000000011001100011001101111101000000100000000000
000010101011000101100011100000000000000000000000000000
000001001100000000100100000000000000000000000000000000
000100000000000000000000000001111010100010110000000000
000000000001010000000011010000011100100010110000000000
000111100000100000000000000011001000100000000000000000
000101000001000000000000000000111000100000000000000000
000000000000000001000000000001111011101011010100000001
000000000000000000000000000000101000101011010000000011
.logic_tile 19 26
000000100000010001100110010000011010000000110011000001
000000000000001111000010000000001011000000110001000010
111000000000001011000010000101111100100010110000000000
000000000000001111100110010000111110100010110000000000
000000000000000000000011000101101101100000000000000000
000000000100011111000000000000111100100000000000000010
000000000000000011000111100101101111100010110000000000
000000000000001011100011100000111001100010110000000000
000000000000000000000010011101101111001001010000000000
000000000000001001000110100111111000000000000000000000
000000000000010000000000010001011000101011010100100000
000000000000101111000010000000111001101011010010000000
000001000000000000000111100001011000010110100100000010
000000100000001001000111001011001000111111010001000010
000000000000001101100000001011011010111111010110000000
000000000001000001010000000111001010010110100000000100
.logic_tile 20 26
000000000000001011100110000011011101010110100000000000
000000000000000101100011111101111000101001000000000000
111000000000000111000111000011101011010110100000000000
000000000000001011100100000001001001101111110000000000
001010000000001011100111110000011000000000110000000000
000001001110000101000011010000001100000000110000000000
000000000110000111100110100001011010100000000000000100
000000000000000000000111010000011011100000000000000000
000000000000001011000111010011101000010110110000100000
000011100000000001000111111111011110101001010000000000
000000000000001101100010000000001110110000000000100001
000000001100001011000000000000011010110000000000000010
000011100000100001100111000011011011111111010101000011
000001000001010000000100001001011010010110100000000100
000000000000000011000000000011011111010110110100000000
000000000000000000000010000000101111010110110010100000
.logic_tile 21 26
000000000000000011100111100111011010010110000000000000
000100000000000000000110010111101111000000000000000000
111000000000000000000010110001101111010100100000000000
000000000000000011000010110000111110010100100000000000
000000000000001001000010000000001011110000000000000000
000000000000001001000000000000001110110000000000000000
000010001100000011100000010101011011111111110000000000
000001000000001001100010011011001111111001010000100000
000000000000010001100110110011011011000001000010000000
000000000000100000000010000000111010000001000000000000
000000000000000001000000010001111101010110100000000000
000100000000001111100011110011001001100000000000000000
000000000000001011100110010011101000000110100010000000
000000000000000001010110101101011001001111110000000000
000111000000101011000000010011101100101001010100000000
000111000000000101100011110001111110111111100000100000
.logic_tile 22 26
000000000000000001000111010111011001101000010000000000
000000000000000001100111100000011110101000010000000000
111110101000000000000011100000011100000011000001000000
000111100000000000000010010000001100000011000000000000
010000000000010011000111001001001011000000010000000000
010000000000100000100111001101011001010110100000000000
000000000000000000000011010000001010000000110000100010
000000000000000000000010000000001001000000110000000010
000000001000001011100000000000011001110000000001000011
000000000000100001100000000000011101110000000000000000
000000000000001000000000000101001101101000010010000000
000000000000001111000010010000101011101000010000000000
000000001010010000000000001001001010000000010000000000
000000000000100001000000001101011000010110100000000000
000000000000000001100000001000000000000000000100000100
000000000000000000100011111111000000000010000001000000
.logic_tile 23 26
000000000000000001100000010000000000000000000000000000
000000000000000000010011110000000000000000000000000000
111000000000001000000000000101001101111111100000000000
000000000000001011000000000101011111101001010000000100
010000100000010101000000000000001110000000110001000000
010000001110100111000000000000011110000000110000000100
000000000000000001100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001001001111100000000000000000
000100000000000000000011010001011010010110100001000000
001000000000000000000011100000001111110000000000000000
000000000001010000000000000000001101110000000000000010
000010100000000001000000001000000000000000000101000000
000001000000000000000011011111000000000010000010000000
000010000000000000000011100000000000000000000000000000
000001000000000000000010000000000000000000000000000000
.logic_tile 24 26
000001000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000001111100000000001101101001011100000000000
010000000000001011100000000000001000001011100000000000
010000000000000000000000001011001001110011000000000001
000000000000000111000000000101111011000000000000000000
000000000000001001100110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000010000000001010000011110000000000
000000000000001011000100000000000000000011110010000000
000000001000000001100000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000011000000000000000000000000000000000000
.logic_tile 26 26
000000000000001111000011100001001011001011100000000000
000000000000001111000011100000011001001011100000000100
111000000000000011100010010000011100000011110010000000
000000000000000001000011010000010000000011110001000001
010000000001001111000111000000011010000011110000000000
010000000000000011000110000000010000000011110000000001
010000000100001000000011100101001111001011100000000000
000000000000001011000011010000001010001011100000000100
000000000001000000000000000001001000001011100000000000
000000000000000011000000000000011100001011100000000100
000000000000000000000000010101011010001011100000000000
000010100000000000000011100000011010001011100001000000
010000000001000001000000000001111000011101000100000010
000000000000000001000000000000101000011101000011000000
000010000000000000000000000001101010011101000100000001
000001000000000000000000000000011110011101000010000000
.logic_tile 27 26
000000000000000011100010000000001000000011110001000000
000000000000000000000110000000010000000011110000000000
111000001010001001000000000000011100000011110010000000
000010100000001011000010000000000000000011110000000000
010000000000000000000000000001111101011101000110000000
010000000000000000000000000000001101011101000010000000
000000000000001000000000000001101111011101000101000100
000000000000000011000010000000101011011101000000000000
010000000000001000000110110001111111011101000110000001
000000000000000101000010100000011110011101000000000000
010000000000000101100000000001101101011101000101000100
000000001000011111000011000000111010011101000011000000
000000000000000101100000000001101101011101000101000001
000000000000000000000000000000011000011101000000000100
000000000001010011000000010001101100011101000111000100
000000001010100000000010100000101000011101000000000000
.logic_tile 28 26
000010000000000101100111110011001000001100111000000000
000001000000000011000011100000101001110011000000010000
000000000000010111000111110101001000001100111000000000
000000000000000000000111010000101000110011000000000000
000000000000001111100110100001101001001100111000000000
000000001110000101100000000000101001110011000000000000
000000000000011000000000000111101000001100111000000000
000000000000000101000000000000001010110011000000000000
000000001100000000000111100111101000001100111010000000
000000000000001101000100000000001000110011000000000000
000000000000000000000000010101001000001100111000000000
000100000000000000000011100000001001110011000000000000
000000000000100000000000000101101000001100111000000000
000000000000010000000000000000001100110011000000000000
000000000000001011100000000011101001001100111010000000
000000000000000111000000000000101000110011000000000000
.logic_tile 29 26
000000000000000011100011100101000001000000001000000000
000000001100000011000111010000101011000000000000010000
000010000001010000000111100001000000000000001000000000
000000000000000000000011110000101111000000000000000000
000001000000000000000000000001100000000000001000000000
000010000000000000000011000000101110000000000000000000
000100000000000111000111110001000001000000001000000000
000000000000000011000111110000001010000000000000000000
000001000000000000000000010001000000000000001000000000
000010001100000000000010100000001101000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000101000000010001000001000000001000000000
000000000000000101000011110000101010000000000000000000
000000000001010000010000000001100000000000001000000000
000000000000100000000000000000101110000000000000000000
.logic_tile 30 26
000000000000000000000011000000001110000011110010000000
000000000000000000000100000000000000000011110000000000
111000100000000000000000000000011100000011110000000000
000001000000000000000000000000000000000011110001000000
110000000000001000000000000000011100000011110001000000
000100000000001101000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000100
000000000000000000000000000000000000000011110000000000
000000000000001011100010000000000000000000000100100000
000000000110001101000100001001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000010000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
.logic_tile 31 26
000000000000000000000111000001100000000000001000000000
000000000000000000000010100000000000000000000000001000
111000000000000001100110010001100000000000001000000000
000000000000000000000010000000101001000000000000000000
010000000000000000000111000001101000111100001000000000
010000000000000000000000000000101011111100000000000000
000000000000000001100110010111001000000011110100000000
000000000000010000000010000000100000111100001000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011111000000000
000000000000000000000110000101111000000011110100000000
000000000000000000000000000000100000111100001000100000
110000000000000001000000000101101100000011110100000000
110000000000000000000000000000110000111100001000000000
.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000000101000010101001011011110000000000000000
000000000000000001000110010011011110001111110000000000
111000000000000101000110000111111001111000010000000000
000000000000000000100010101001011010110000000000000000
010000000000000101000010100011111000111000010000000000
100001000000001001000110101001111000110000000000000000
000000000000001101000110001111101011111000010000000000
000000000000000101100010011101001110110000000000000000
000000000000000000000000000101011001110000000000000000
000000000001010000000000000111101110001111110000000000
000000000000001000000010001001101011110000000000000000
000000000000000101000000000101111101001111110000000000
000000000000000011100000001011101010111000010000000000
000000000000000000000000000101111110110000000000000000
110010100000001001000000000101101001110000000110000000
000001000000000101000000000101111101001111110000000000
.logic_tile 4 27
000000000000000001000000000000000000000000000100000001
000000000000001001000000000000000000000010000000000000
111000000000000001000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000010
010100000000000000000000000000000000000000000100000000
100100000000000000000000000000000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000110000000000000000000000000000010000000000000
000000000000000000000000001001001110100000000100000000
000000000000000000000000000001001000111001010000000101
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000000000000000010000000000010
.logic_tile 5 27
000000000000000011100111100000000000000000000000000000
000000001100000000100100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000001100000000011011010111000010000000000
000000000000000000000000001001001000110000000000000100
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000101101010110000000100000000
000000000000000000000000000001011110001111110000000000
000001100000000000000000000000000000000000000000000000
000011000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 27
001000000000000011100010010111111010100000010000000010
000000000000000011100111001001111011010100000000000000
111000000000001101100110000111011010100000010000000010
000000000000001111000100001101011101010100000000000000
110000100000000101000010010111011100111000010000000000
010010000000000011100111001111001100110000000000000000
000000000000000000000110010101001110110000000000000000
000000000000000000000010000001011110001111110000000000
000000000000000000000011010000000000000000000000000000
000000001100000001000011000000000000000000000000000000
000000000000000101100000000001011101110100010110000000
000000000000001111100000000000001000110100010000000000
000100000000001001000010100101001001110100010100000000
000000001000001111000100000000011111110100010000000000
000000000000000000000110100001011001110100010100000000
000000000000000000000010000000001001110100010000000000
.logic_tile 7 27
000000001010000000000010000000000000000000000000000000
000001000000001001010010000000000000000000000000000000
111000000000001000000110010000000000000000000000000000
000000100000000111000010000000000000000000000000000000
010011000000000000000010000111011000111000010000100000
100011000000000011000100000001011011110000000000000000
000000000001010000000110011011111000111000010001000000
000000000000010000000010001011011100110000000000000000
000010100000000111000000000101011101110000000000100000
000001000000000000000011001011001100001111110000000000
000000100000000011100011101011111000111000010000100000
000001000000000001100100000011001111110000000000000000
000010100000100111000000000101111101110000000100000000
000001000000010001000011000111111100001111110000000000
110000000000000000000000000101101000110000000100000000
000000000010000000000000001001111110001111110000000000
.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001110100000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 27
000000000000000111100000000111000000000000001000000000
000000000000000000100011010000101001000000000000000000
111000000000000000000000010101001000001100111100000000
000000000000000000000010110000001100110011000000100000
010100000001000101000000000101101001001100111101000000
100100000000100000000000000000001010110011000001000000
000000000000000101000110000000001001001100110100000000
000000000000101011000011010000001011110011000000000100
000000000000000101100000000111000000001100110100000000
000000000000001111000000000000101001110011000000000000
000000000010000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000011111111100110000000100000000
000000000000001111000010101001111100001111110010000000
110000000000000000000000010101111100110000000100000000
000000000000000000000010000001101110001111110010000000
.logic_tile 10 27
001000000000000111000010001011111000111000010000000000
000000001010001011100100001001011110110000000000100000
111001000000001001000110100101111001111000010000000000
000000100000000101100010010011101111110000000000000000
110000100000000111100111010101101101110000000000000000
010001000000001011100011000101001011001111110000000000
000000000000001000010010010011111110100000010000000100
000000000000000101000011001101001000010100000000000000
000111100000000001000000010011101000111000010000000000
000011000000001001100011001111011011110000000000000000
000000000000000111100000011011001111110000000000000000
000000000000000001000011011101011100001111110000000000
000000000000000111100010000101011000110100010100000000
000000000000000000000000000000001100110100010000000000
000000000100000111000000010001011101110100010100000000
000000000110000000100010100000011010110100010000000000
.logic_tile 11 27
000000001110000000000111100000000000000000000000000000
000000001110000001000100000000000000000000000000000000
111000100001000000000000000000000000000000000000000000
000010000000100001000000000000000000000000000000000000
010000000000000111100000001101111010100000010000100000
100000000000000000100000000011011000010100000000000000
010000000001001000000000010000000000000000000100000000
010000000000001011000010100000000000000010000000000000
000000001011010000000000001001001110100000000101000000
000000000000100000000000000001101010111001010000000010
000000100001000000000000000000000000000000000100000000
000000000000000001000000000000000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000111000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 27
000000000000000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111000000000000001000000001101001111100000000100000000
000000000000000001000000000001001110111001010000000010
010010000000000011100000000000000000000000000100000001
100001000000000000110000000000000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000100000101
010000000000000000000000000000000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000001000000001001011101100000000100000000
000000000000100000100000000001001100111001010000000001
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 13 27
001000000000000101000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001001100010101101111000110000000000000000
000000000000001101000100001011101100001111110000000000
010000000100000101000000001001001000110000000000000000
100000000000000000100000000101011110001111110000000000
000000000000000001100010100111001011111000010000000000
000000000000000000000100001001001000110000000000000000
000000000000100111000000001011011001111000010000000000
000000001001000000100000000001011111110000000000000100
000000000000000000000110000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000001010111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100001010000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000011000000011110110000000
000000000000100000000000000000000000000011110010100000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 27
000000000000000101000000000111101111011111110000000010
000000001110000000100000000000101000011111110000000100
111000000000000000000110001001111100111110110001000000
000000000000000001000000001111001000111111110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000000011000000000110001000000
000010000000000101000000000000011010000000110000000000
000000000000000000000000010000011000110000000100000000
000000001010000000000010110000001000110000000000000000
.logic_tile 16 27
000000000000010001000111110001001110100000000000000000
000001000110100000000010000000101001100000000000000000
111000000000001011100000000000000000000000000000000000
000000000000000001100010100000000000000000000000000000
110000000001000000000000001001011011100000000000000000
000000000000000000000000001101011000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000100000010010000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000000000000000111100000001000000000000000000110000100
000000000000000000110000000001000000000010000000000100
000000000000001000000000001000000000000000000100000000
000000000000000101000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000001010000000000000011000000000010000000000000
.logic_tile 17 27
000001000000101001100011100001011010000001000000000000
000010100001000111000010000000011011000001000000000000
111000000000000111100110001011011011000010000000000000
000000000000000000100000000101101001000000000000000000
110000000001011000000110000000000000000000000100000000
000000000000101111000000001001000000000010000000000000
000000000000001001100000011000000000000000000100000000
000000000000000001000010000001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000100000000010001111000000000010000000000000
000010001000000000000000000000000000000000000100000000
000101000000100000000000000101000000000010000000000000
000000001111000000000011100000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 18 27
000000000000000000000000001011111010001011100100000000
000000000000000000000010010011011010001111000000100000
111000000000000000000000010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000001101100011010000000000000000000000000000
000000000000100000000111011011111000001011100100000010
000000000001011101000011100111111010001111000000000000
000001000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000001001000000001011111011001011100100000001
000000000000001111000010000111111010001111000000000000
000000000000000000000000001011101010001011100100000000
000000000000000000000000000011011001001111000000000100
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 19 27
000000000000000111100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111010100000010111100000000000000000000000000000000000
000001001010100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011100111000000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000101111011110100010100000001
000000001100000000000000000001011000110000110000000000
.logic_tile 20 27
000000000000000000000000010000001010000011110000000000
000000000000000000000010000000010000000011110000000100
000010000000000000000000010111101000000111010001000000
000011001110001001000010000000111111000111010000000000
000000000000000111100000000000011011001100110000000000
000000000000000000000011110000001001110011000000000000
000000000000001000000000000111101011001011100000000000
000000100000010001000000000000101100001011100001000000
000000000000000111000000000000011100000011110000000000
000000000000000000000011100000010000000011110000000100
000000000000000001000010000111111001001011100010000000
000000000000010000100000000000101110001011100000000000
000000000001010000000000000000001110000011110000000000
000000000000100000000010000000010000000011110000000100
000000000000100000010110100111101100001011100000100000
000000000000010011000000000000111100001011100000000000
.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000001000000010000011001110000000001000000
000000001100000001000011110000001000110000000000000000
011000000000100000000011100000000000000000000000000000
010000000000010000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001000000001000000000000000000000000000000000000
000010100000010000100000000000000000000000000000000000
000000000000000000000000000000011110000011110000000010
000000001100000000000000000000000000000011110000000000
000000000000001000000000000001101011111001010110000100
000000001100000011000000000000111100111001010000000000
.logic_tile 22 27
000000000000001000000000010001111010000000000000000000
000000000000001111000010000111001001000010000001000000
111001000001010001100010110000000000000000000000000000
000000000000100000000011000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000001001000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000100000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 27
000000000000000101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000001001000000000000000000000000000000000000
000010100001010111000010000000000000000000000000000000
110000000001000111000000000000001100000011110001000000
110000000000000000100000000000010000000011110000000000
000000000000000000000000000001111001011101000101000000
000000100000001011000000000000101010011101000000000100
010000000000001000000010000001101000011101000100000101
000000000000001101000100000000011100011101000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000001101010011101000100000101
000010000000010000000000000000101000011101000000000010
.ramb_tile 25 27
000000000000100000000000000000000000000000
000100000001010000010000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
.logic_tile 26 27
000000000000100000000000000001111010011101000110000000
000000000000010000000011110000111100011101000010000000
111000000000000001000010010001101011011101000110000001
010100000000000001100010110000001101011101000000000000
010000000000000111100010000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000010000000000000000000000001111011011101000101000000
000001000010000011000000000000101101011101000000100001
000000000000100000000010000001111001011101000100000000
000000000100000000000011000000011000011101000011000001
010000000000000000000000000001101010011101000100000000
000000000000000000000000000000101011011101000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 27
000000000000001000000110010000011000000011110000000000
000000000000000011000010000000010000000011110001000000
111000000000001011000011100001001101100000000000000000
000100000000000111100110011001111011000000000000000100
010000000000000011100000001111011000110011000000000000
000000000000000000100000000011101010000000000000000000
000000000000001000000000011001011100110011000000000000
000000000000000111000010001011011100000000000000000000
000000100000000011100111100000011110000011110000100000
000000000000000000100111110000010000000011110000000000
000000000000000000000110010000011100000011110000100000
000000001100000011000010110000000000000011110000000000
000000100010001000000000001111001101110011000000000000
000001000000001101000010001001011000000000000000000000
010000000000000000000000011000000000000000000100000010
000000000000000000000011010101000000000010000000000000
.logic_tile 28 27
000000000000000000000111100101101001001100111001000000
000000000000000000000110010000101000110011000000010000
000000001110001101100010010011001000001100111001000000
000000101010000101000111110000101101110011000000000000
000000100010000001000000000111101001001100111001000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000101001000001100111001000000
000010000000001101010011010000001001110011000000000000
000000000000000000000111010101101001001100111000100000
000000000000100000000011100000001001110011000000000000
000000000000001000000000000111101001001100111000000010
000010000000001011000000000000001000110011000000000000
001000000000001000000000000111001000001100111000000000
000000000000001111000000000000001001110011000010000000
000000000000001011000110100111101001001100111000000010
000000000000000111000100000000101001110011000000000000
.logic_tile 29 27
000000000000000111100000000011000001000000001000000000
000000001110000000100000000000001000000000000000010000
000000000001000111000111010111100000000000001000000000
000000000000101011100011010000101000000000000000000000
000000000000001011100000000001100000000000001000000000
000000000000000111000000000000101101000000000000000000
001000000000000000000011000101000001000000001000000000
000000000000000000000111010000001100000000000000000000
000000000000111101100000010001100001000000001000000000
000100001110110011100011100000001011000000000000000000
000000100000000101000111000001100001000000001000000000
000001000000000000000000000000101011000000000000000000
000000000000000011100000000101000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000111100011000001000000001000000000
000000000000000000000100000000001101000000000000000000
.logic_tile 30 27
001000000000000000000000000000001100000011110000000000
000000001100000000000000000000000000000011110001000000
111000000110000000000000000000011100000011110000000000
000001000000000000000000000000000000000011110001000000
010000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011100011000000000010000000000010
000000000000000011100000000000000000000000000110000000
000000000000000000000000001101000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000001000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 27
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000101100000000000000000000000000100000000
100000000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
.logic_tile 3 28
000000000000000000000000001011101111100000000100000000
000000000000000000000000000001111001111001010000000100
111000000000000001000000011101001101100000000100000001
000000000000000001000011010001111011111001010000000000
010000000000000111100110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000011101001101100000000100000000
010000000000000000000011010001011011111001010000000000
010000000000000000000000011011101111100000000100100000
010000000000000000000011000001011001111001010010000000
000000000000000001100010001111001101100000000100000000
000000000000000000000000000001011011111001010000000000
000000000000000001100000010000000000000000000100000000
000000000000000000000011000000000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 28
000000000000001001000111000001011010111000010001000000
000000000000001011000110100111111101110000000000000000
111000000000001001100110000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
010000000000101001000000001001011000111000010000000000
100000000001010001100010101001111010110000000000000100
000000000000000001100110010001011010111000010001000000
000000000000000000000010001111001011110000000000000000
000000000000000011000000000001101110110000000000100000
000000000000000000100011001001011000001111110000000000
000000000000000000000000000001100000001100110100000000
000000000000000000000000000000001010110011000010000000
000000000000010011000000010101101100110000000100000000
000000000000000000100010101011101000001111110000000010
110000000001000000000000000101111000110000000100000100
000000000000100000000000000001111001001111110000000000
.logic_tile 5 28
000000000000001000000110011111011110110000000000000000
000001000000001111000010000101101000001111110000000000
111000000000001001000000001001001101111000010000000000
000000000000001011000010000111011100110000000000000000
010000000000000000000000001011101111100000000100000000
100000000000000000000000001001101000111001010000000000
001000000000001001100000001001011111100000000100000000
000000000000001011000000000001111010111001010000000000
010000000000000000000000011001001111100000000100000000
010000001100000000000010101001101000111001010000000000
010000001010001001100010100000000000000000000100000000
010000000000000001000100000000000000000010000000000000
001000000001101000000000010000000000000000000100000000
000000000001100011000010100000000000000010000000000000
000000000000001000000111001011111111100000000100000000
000000000000000001000000000001011010111001010001000001
.logic_tile 6 28
000000000000100101100000000101100001000000001000000000
000001000100011001000010100000001000000000000000000000
111000000000000000000011000101001000001100111100000101
000000000110000011000100000000101011110011000000000000
010000000000001000000010100101001000001100111100000000
100000000000010101000011010000001001110011000000000000
000000000001010000000000000000001000001100110101000010
000000000000001011000000000000001000110011000000000000
000000000000100000000000000111111001110000000100100000
000000000000000000000000000001011110001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000001011111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
.logic_tile 7 28
000000000000000000000111111001001010100000010000000100
000000000000001111000010100011111000010100000000000000
111010000000001111100000001101101011111000010000000100
000000000000000111110000000101011111110000000000000000
110000001010001111000011010011011100110100010100000000
110001000010001111000110000000111010110100010000000000
000000100000000001000000000011011000110100010110000000
000001000000001111000010100000001010110100010000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000111100011001001110100010100000000
000000000000001111000100000000011000110100010010000000
000000000000000000010111100000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000001000000000000000000010011001011110100010110000000
000000100000000000000011000000011011110100010000000000
.ramt_tile 8 28
000000001010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 9 28
000000000000101111000111100000000000000000000000000000
000000000000011111100111110000000000000000000000000000
111000000000000101100111010111011100100000010000000100
000000100000000000100011001001111000010100000000000000
010000000001000000000111101101111011111000010001000000
010000000000000000000110101111011010110000000000000000
000000000000011011000000000111011001100000010000000100
000000000000000111100010101001111000010100000000000000
000010001010000000000111100011011100100000010000000010
000001000000000111000010101101101000010100000000000000
000000000000000001100000010011001100110100010100000000
000000001100000000000011110000011011110100010000000000
000000000000000101000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111100011001111110100010110000000
000000000000100000000000000000001001110100010000000000
.logic_tile 10 28
000001000000011000000000010111100001000000001000000000
000010100000100111000011100000001010000000000000000000
111000000000000101010000000001001000001100111100000000
000000000000000000000000000000001100110011000011000000
010000000000000000000000000001101000001100111100000001
100000000000000000000000000000001001110011000000000000
000000000000000011100000000000001001001100110100000000
000000000000000101000000000000001010110011000001000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000111100001001100110100000000
000000100000000000000000000000001010110011000000000100
110000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 11 28
000000100000000101000000000101001011100000010000000100
000000000010000000100010110101011010010100000000000000
111010100000000101000111011011111001111000010000000000
000001100000000000000110100101011101110000000000000000
010000000001011001000010110111111000111000010000000000
100000000000100111000011010011011011110000000000000000
000000000000001011000110010011101001111000010000000000
000000000000001011000010100011011000110000000000000000
000000000000000001000000011101111011110000000000000000
000000000000000001100011001101101100001111110000000000
000000000000001111100110001001001101110000000000000000
000000000000000111100000000001111110001111110000000000
000001000000000000000000000001011101110000000000000000
000010001100000000000000001101001100001111110000000000
000000000000101000000000000000000000000000000100000000
000000000000110111000000000000000000000010000000000000
.logic_tile 12 28
000010100000001011100011111111011111110000000000000000
000011000000000011000111010011101011001111110001000000
111010000000001111100110001101101001111000010000000000
000000001010001111100010100111111100110000000001000000
111000000000000111100111100101111011110000000000000000
010000001000001111100000000011011011001111110000000000
000000000000100111100111000000000000000000000000000000
000000000011010001100010100000000000000000000000000000
000000000000000111100000011101011010111000010000100000
000000001110000001000011111001001100110000000000000000
000000000000100011100000000101111000100000010000000000
000010000100000001000000000001001001010100000000000010
000000000000000000000000000001111000100000010000100000
000000001100000000000011110001011011010100000000000000
000000000000001000000110100101011110110100010100000000
000000001100000011000000000000011100110100010000000000
.logic_tile 13 28
000010000001010101000011000001000001000000001000000000
000000000000000000000110100000001000000000000000000000
111001001010000011100000000001001001001100111100000010
000000100000101011100000000000101000110011000000000000
010000000000000101000010110101001000001100111101100000
100000000000000000000010100000101011110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000001011000000000000001001110011000000100000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000101000001001100110100000000
000000000000000000000000000000001010110011000000000000
.logic_tile 14 28
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000101
000100000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 28
000001000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111001000000000001010000000000011001000000110100000000
000010000000001001000000000000001000000000110000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 28
001000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
111000000000001111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000011000011111001101010001011100110000000
000000000100000001010111111011001010001111000000000000
000001000010001111100011001101111010001011100100000001
000010101110001101000000001111011001001111000000000000
000000000000100000000000001001111010001011100100000000
000000000000000000000000001011001001001111000001000000
000000000000000000000000001101111000001011100100100000
000000000000000000000010111111001110001111000000000000
000000000000000111000000011001101010001011100100100000
000000000000001011010010101011011110001111000000000000
000000000000100000000000001101101010001011100100100000
000000000001010000000010111111011111001111000000000000
.logic_tile 17 28
000000100000000111000010100011111000001011100000000000
000000000000000000000110110000111001001011100000000100
111000000000001101000111100111111001001011100001000000
000000000000000111100011110000101000001011100000000000
000000000000000000000011000011111011001011100000000000
000000000000000000000000000000111011001011100000000000
000000000000000000000010100111101010001011100000000000
000000000000000000000111100000111001001011100000000000
000000000000000000000110000000011100000011110000000000
000000000000001111000000000000000000000011110000000000
000000000000000111000111000000011000000011110000000000
000000000000000000100000000000000000000011110000000100
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000111000011011000001011100100100000
000000000000000000000000000001011101001111000000000000
.logic_tile 18 28
000000001000000000000111100011101001001011100000000000
000000000000000000010000000000011001001011100000000000
111000000000001000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001001100000000000011000000011110000000000
000000000000000111000010110000000000000011110000000000
000010100000001101100000000011111011001011100000000000
000001000000000101000000000000001100001011100000000000
000000000000000001000000000000001010000011110000000000
000000000000001101100000000000010000000011110000000000
000000000000001000000000000000001101001100110000000000
000000000000000111000000000000001010110011000000000000
000000000010000111100000000111101101001011100100000100
000000000000000000000000000111001011001111000000000000
.logic_tile 19 28
000010000000000000000111100011111001001011100000000000
000001000000000000000000000000001010001011100000000000
000000000000001011100000000000011000000011110000000001
000001000000001111100000000000000000000011110000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001000001000000000111111101001011100000000000
000001000000000000100000000000001101001011100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100010100000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000011101000001011100000100000
000000000000000000000000000000011101001011100000000000
000000000000100011100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
.logic_tile 20 28
000000000000000000000111110011011010001011100001000000
000000000000001001000111110000101100001011100000000000
000000000110001101000111100000001000000011110000000000
000000000001010111100100000000010000000011110000000100
000000000000000000000000010011001011001011100001000000
000000000000000000000011110000111011001011100000000000
000010000000000000000010000000011100000011110000000000
000001000000000001000100000000000000000011110000000100
000000000000000000000010000000011000000011110000000000
000000000000001011000100000000010000000011110000000100
000000000000001000000000000001011001001011100000000000
000000001110001011000000000000001000001011100001000000
000000000000000000000011100011001000001011100000100000
000000000000000000000000000000111111001011100000000000
000000000110000000000111000000011110000011110000000000
000000000000000000000000000000010000000011110000000100
.logic_tile 21 28
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000000000000011110000000000
111010001010000000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
110000000010000000000010110000000000000000000000000000
000010000001010000000010100000011000000011110000000000
000001000000100000000000000000000000000011110000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000101111000001011100000000000
000010100000000000000000000000101101001011100010000000
000000000000000000000010000000001011111100110100000000
000000000000000000000000000000011001111100110001000001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 28
000000000000001001100000000000001100111100110110000000
000000000000000001000000000000011000111100110000000000
111000000000001000000110010000011100111100110100000000
000000000000000001000010000000001000111100110001000000
010010000000000000000011100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110100000011101111100110100000000
000000001110000000000000000000001000111100110010000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000010000001111111100110100100000
000000000000000000000010100000011001111100110000000000
010000000000100000000000000000011101111100110110000000
000000000000010000000000000000011001111100110000000000
.logic_tile 23 28
000000000000000001100000010001011001000001000000000000
000000000000000000000010000000011010000001000000100000
111000000110000001100110011101011000000010000000000000
000000000000000000000010000101111011000000000000000000
010000000000000000000110010000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000001011001100010111000000000000000000100000000
000000000000100001000110000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000110100000000000001000000000000000000100000000
000010000001010000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000001000100000000000001000000000000000000101000000
000010100000010000000000000001000000000010000000000000
.logic_tile 24 28
000000000000100000000000001000000000000000000110000000
000000000000000000000011010001000000000010000000000000
111000000010101000000000000000000000000000000100100000
000000000000000001000000000101000000000010000000000001
010000000000001001100000000000000000000000000101000000
000000000000000001000000000101000000000010000001000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 28
000000000000001001000000000011001111110011000000000000
000000000000001011100011011101001011000000000000000000
111010000000000001000010010000000000000000000000000000
000001000000000001000111010000000000000000000000000000
110000000000001011100011110001111010011101000110000001
010000000000010011100011100000011000011101000001000000
010000000000001111000111110001111011011101000111000000
000000000000000111100111100000001001011101000000000000
010000000000000011100000000001111011011101000100000000
000000000000000000100011100000001001011101000010000101
000000000000000000000000000001101000110100010101000000
000000000000000000000000000000011000110100010000000000
000000100000000000010011000001101010011101000110000000
000000000000000011000000000000011111011101000000100000
001000000000100000000000000001101010011101000100000000
000100000000010000000000000000001010011101000001000100
.logic_tile 27 28
000000001010101001100110000001111100111111000000000000
000000000000010101000011100111111101000000000000000000
111000000000001111000111010101011011111111000000000000
000000000000000001100010001111001100000000000000000000
010000000000001001000111001001001010100000000000000000
000000000001000001000010010001001000000000000000000000
000001000100001001000110001011011111111111000000000000
000010101010000011000011101011101010101001000000000000
000100000100000101100111010001111011110011000000000000
000000000000000000100110111001011100000000000000000000
000100000000000111100111100001101010100001000000000000
000100000000011111100100000000111101100001000000000000
000000000000000011100000000001001011100001000000000000
000000000001000000000011100000111011100001000000000000
010000100010000111100000000000000000000000000100000000
000001000000000000100000000011000000000010000000000010
.logic_tile 28 28
000000000000010011100000010011001001001100111000100000
000000000000100011100011010000101010110011000000010000
000000000000000000000111110001001000001100111000000000
000010001010000000000010110000101010110011000001000000
000000100000000101000000000111001000001100111000000000
000001000000001101100010110000001000110011000001000000
000000000000000001000010000011101000001100111000000000
000000000000000011100100000000001011110011000001000000
000000000110010000000111000111101000001100111010000000
000000000000100000000100000000101010110011000000000000
000000000000001000000000000111101001001100111000000100
000000000000001111000000000000001010110011000000000000
000000100000001000000000000001101001001100111010000000
000000001110000111000000000000101011110011000000000000
000000000000000111100000010001101000001100110000100000
000000000000000000100011110000101000110011000000000000
.logic_tile 29 28
000001000000000000000011110001000001000000001000000000
000010000000001111000011110000101110000000000000010000
000000000000000011000000000001000000000000001000000000
000001000110001111100000000000101110000000000000000000
000000001010000011000000000011100000000000001000000000
000000000000000000000000000000001101000000000000000000
000100000000000000000000000001000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000111110001100000000000001000000000
000000000000010000000010100000001110000000000000000000
000000000000000111100000000001100001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000101000000000011000001000000001000000000
000000000000001101100010110000101111000000000000000000
000100000000001011100111010101000001000000001000000000
000000000000000101000010100000001111000000000000000000
.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000000111100010100000011010000011110000000000
000000000000000000100100000000010000000011110000000000
010000000000000011100000000000011000000011110001000000
000000000000001001100000000000010000000011110000000000
000000000000000000000111000000001010000011110000000000
000000000000000101000100000000000000000011110000100000
000000000000000000000000010000011000000011110000100000
000000000000000000000011110000000000000011110000000000
000000000000000000000000000000001100000011110000000000
000000001100000000000000000000010000000011110000000001
000000000000000000000000000000001010000011110010000000
000000000000000000000000000000000000000011110000000000
010000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000010
.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000001100000010001111101000000010010000000
000000000110000000000010001101111000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000000010011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000011010000000000000011110000000000
000000000000000000000000000000011001001100110100000000
000000000000000000000000000000001001110011000000000000
010000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000000000000000000001111001110100010100000000
000000000000000000000010100000011101110100010000000000
111000000000000001000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000000000001101011110100010100000000
100000000000000001000000000000001101110100010000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000010000000000000000000010000000100001
000000000000000000000000000001101001110100010100000000
000000000000000000000011010000011111110100010000000000
.logic_tile 3 29
000000000000000000000110100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
111000000000001001000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
010000000000000000000000010001101101110100010100000000
100001000000000000000010100000011000110100010000000000
000000000000001000000111010001111101110100010100000000
000000000000001111000110000000101010110100010000000000
010000000000000000000110000001111011110100010100000000
010000000000000000000000000000011000110100010000000000
010000100000001000000000000000000000000000000000000000
010001000000000001000000000000000000000000000000000000
000000000000000000000000000001101011110100010100000000
000000000000000000000000000000011000110100010000000000
000000000000000000000000001001011010100000000100000000
000000000000000000000000000001011001111001010000000000
.logic_tile 4 29
000000000000000101000000001101011011110000000000000000
000001000000000000100010110011111101001111110000000000
111000000000001001000110101011101001111000010000000000
000000000000001101000010001101111110110000000000100000
010000000000000101000010001001011001110000000000000000
100000000000000000100010110101011101001111110000000000
000000000000001001100000011011101011111000010000000000
000000000000001101000010001001101100110000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000000000000000010000000000000
010000000000001001100000000000000000000000000100000000
010000000000000001000011100000000000000010000000000000
000000000000000001000000001001101111100000000100000000
000001000000000000000010001001111000111001010001000000
000000000000001000000000001101001111100000000100000010
000000000000000001010000000001101010111001010000000000
.logic_tile 5 29
000000000000000000000000000111100001000000001000000000
000000001100000000000000000000001001000000000000000000
111000000000000000000000010111001000001100111100000000
000000000000000000000011010000001111110011000000000010
010010100000000000000000000011001001001100111100000000
100001000000000000000000000000101110110011000000000001
000000000000000000000000000000001000001100110110000000
000000001010001101000000000000001110110011000000000000
000000000000000000000110100111100001001100110100000000
000000001000000000000011000000001001110011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000010101100000001100110110000000
000000000000000101000010100000001101110011000000000000
110000000000001101100000000000000000000000000000000000
000000000000000101010000000000000000000000000000000000
.logic_tile 6 29
001000000000001001000000010001001011111000010000000000
000000000000000011100010100001011001110000000000000000
111000000000000000000000011101001100110000000000000000
000000000000000000000010001111001000001111110000000000
010000000000000101100000011001011011111000010000000000
100000000000000000000010101011001011110000000000000000
000000000000001011100110011001011010110000000000000000
000000000000000101000010001101101000001111110000000000
000000000000000000000000001101111100110000000000000000
000000000000000111000010011101001101001111110000000000
000000000000000001000000000011001011111000010000000000
000000000000000000100010010111101111110000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000000000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010010000000000000010000000000000
.logic_tile 7 29
000000000000000000000000000000000000000000000101000000
000000000000000000000000000000000000000010000000000000
111000000000000111000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000100
010001000000000000000000000000000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001001111000100000000100000100
000110000000000000000000000001101011111001010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 29
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101001010000000000000000000000000000000
000110000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
000000000000001001000111111111101010111000010001000000
000000000000001111100011110101111001110000000000000000
111000000000000000000011010011011000100000010000000100
000000000000001111000110000001011001010100000000000000
110000000000000111100111101111101101111000010000000001
010000000000000000000110011011111000110000000000000000
000000000000000111100110001111001011110000000000000000
000000000000100011100000000101001111001111110000000000
000000000000000111100110100111101110111000010000000000
000000000000000111000011100101111011110000000000000000
000000001000000011100000000011011011100000010001000000
000000000000000000000010010001011001010100000000000000
000000000000000101100110100011101100110100010100000000
000000000000000000000010000000001000110100010000000000
000000000000000011100000000111101110110100010100000000
000000000000000000000011100000011011110100010000000000
.logic_tile 10 29
000000000000000111110010000001100001000000001000000000
000000000000000000100110000000001001000000000000000000
111100000000001101000000010101001001001100111100000000
000100000000000101100010110000101010110011000000100000
010000000001000000000110100101001001001100110101000000
100000000000010011000000000000001000110011000000000000
000000000000000101000000010111011100110000000100000000
000000000000001101100010110001111001001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011111111101000110000000100000000
000000000000000000000111011011011001001111110000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000101100001001100110100000000
000000000000000000000000000000001011110011000000100000
.logic_tile 11 29
000000000000000000000010100111000001000000001000000000
000000000000000000000010100000001000000000000000000000
111000000000000101000000000001101000001100111100100000
000000000000000011000010100000101100110011000000000000
010000000001011000000000000001101000001100111100000000
100000000000001111000000000000001001110011000000100000
000000000000000011000000010000001000001100110100000000
000000001110000000100010000000001001110011000001000000
000000000000000101100000000111000001001100110100000000
000000000000000000000000000000001000110011000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101101011110000000100000010
000000000000000101000000000101101110001111110000000000
110000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 29
000000100000000011100000001001011000110000000000000000
000000000000000000100010010011011101001111110000000000
111000000000010001000111001011001011111000010000000000
000000000000001011000010001001101110110000000000000000
010000000000000011100110000101001111110000000001000000
100000000010001011100000001101011010001111110000000000
000000001110000001100000000000000000000000000100000000
000000000000001011000000000000000000000010000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000011100000000000000010000000000000
010000000000101001000110011011101001100000000100000000
010000000111010001000010000001111010111001010000000000
000000000000000111000000001011111101100000000100000000
000000000000000000000011101001101000111001010001000000
001000000000001000000000001111001001100000000100000000
000000000000010001000000000001011010111001010000000010
.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 14 29
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000100
.logic_tile 15 29
000000000000000000000000001001111011000010000000000001
000000000000000000000000000001101001000000000000000000
111000000000001000000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000000000000000000000111100111101101100000000100000000
000000000010000000000100000000111111100000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111101011000000010110000000
000000000000000000000000000000111011000000010000000101
110000000000000101110111110011111010000000010100000010
110000000000000000100010010000111011000000010000000000
.logic_tile 16 29
000000000000001000000011100111011101001011100000000000
000000000000000001000000000000101100001011100000000000
111000000000100101000111000011101100001011100000000000
000000000000000111100110010000101100001011100000000000
000000000000000001100000000111111000001011100101000000
000000000000000000000010000111011000001111000000000000
000000000000000101100110111001111010001011100110000000
000000000000000000100110101101001101001111000000000000
000000000000001101000010000111101010001011100100000100
000000000000000111000100000111011010001111000000000000
000000001100000111100000001001111000001011100100000000
000000000000000101000010001101011110001111000001000000
000000000000000111100011100111101000001011100110000000
000000000000001001100010000111011111001111000000000000
000000000000100000010000001001111011001011100100000000
000000000001001101000000001101011000001111000001000000
.logic_tile 17 29
000000000000000000000111100001000000000000001000000000
000000001000100000000100000000100000000000000000001000
000000000000000001100111000000000001000000001000000000
000010100000000000100110100000001000000000000000000000
000000000000000000000110000000001001001100111000000000
000000001100000000000100000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000100101100000000000001000001100111000000000
000000000001000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000001000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000100000000101100000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
.logic_tile 18 29
000000000000000000000111100101001001001011100000000000
000000000000000000000000000000011001001011100000000010
000000000000000011000011010000011110000011110000000000
000000000000100000000010100000010000000011110000000000
000000000000000000000111110000001010000011110000000000
000000000000001001000011010000010000000011110000000100
000000000000000000000011000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000010000000000000000000000101011000001011100000000000
000011000000001101010010110000001101001011100000000010
000000000000100000000000010000001010000011110000000000
000000000000010000000010100000010000000011110000000000
000000000000000000000000000101011000001011100000000000
000000000010000000000000000000011100001011100000000000
000000000010000000000110100000011010000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 19 29
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000111010110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000011010111100111011001001011100001000000
110000000000001001000100000000001110001011100000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000000011001010001011100010000000
000000000000000000000000000000001100001011100000000000
000000000001001000000000000000001011111100110110000000
000000000000000011000000000000001001111100110000000000
010000000000000101000000000000001101111100110110000000
000000000000000000000000000000011001111100110000000000
.logic_tile 20 29
000000000000001000000110000101000000000000001000000000
000000000000001011000110000000000000000000000000001000
000000000000000011100000000000000001000000001000000000
010000000000000000100000000000001010000000000000000000
000000000000001000000000000000001000001100111000000000
000000000000000011000000000000001100110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000011000000000000001001110011000000000000
000000000000001000000111000000001000001100111000000010
000000000000000101000000000000001001110011000000000000
000001000000000000000000000000001001001100111000000000
000000001100000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000010000000000000000000001000110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
.logic_tile 21 29
000000000001010000000111100000001000000011110000000000
000000001110100000000110000000010000000011110000000000
111000001110001000000110000000001100000011110010000000
000000000000000001000011100000000000000011110000000000
110000000000000011110010000000011100000011110000000000
110000000000000000000011110000010000000011110000000100
000000000000000000000000010001101000001011100001000000
000000000000000000000011100000111100001011100000000000
000000000000000011100000000000011011111100110100000000
000000000000000111100000000000011000111100110001000000
000010000110000001100010010000001011111100110100100000
000001000000000000000010000000001100111100110000000000
000000000000000000000111100000001011111100110100100000
000000000000000000000100000000011101111100110000000000
010000000000000000000000000000001011111100110100000000
000000000000000000000000000000011001111100110001000000
.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010001000000001000000000000000000100100001
000000000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 29
000000000000001101000110000001011010000010000000000000
000000000000000001100010111001011011000000000000000000
111000000000001001100110000001011010100000000000000010
000010100000000001000000001101001100000000000000000000
010000000000000000000010110001111001000010000000000000
000000000000000000000110001111011000000000000000000000
000000000000001011100000011000000000000000000100000000
000000000000000001000010001101000000000010000001000000
000000000000000101000000001000000000000000000100000000
000000000000000000100000000111000000000010000001000000
000000000000000000000000000000000000000000000110000000
000010000000000000000000001001000000000010000000000000
000000000000000000000110000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
010000000000000001100000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
.logic_tile 24 29
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010000000000000000000001001000000000010000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 29
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 29
000000000000100011000000010101001101100001000000000000
000000000001010000000011011001111000000000000000000000
111000000000000101100000000000011000000011110000000000
000000000000001111100010110000010000000011110000000011
010000000000000000000000000001011001100000000000000000
000000000000000000000010100000001010100000000000000000
000000000010000101000110000000000000000000000100100010
000000000000000000000010111111000000000010000000000000
000000000100000000000110001000000000000000000100100010
000000000000000000000100001011000000000010000000000000
000000000000000111000000011000000000000000000100000100
000100000000000000100010100011000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000011001101000000000010000010100000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100100
.logic_tile 28 29
000000000000000000010000010000011000000011110000000000
000000000000000000000011110000010000000011110000000000
111000000000000000000110000000001010000011110000000000
000000000000000000000010110000000000000011110000000000
010000000000000111100000010000001010000011110000000000
000000001010001011100010110000000000000011110000000000
000000100000000000000000010000011000000011110000000000
000000000000000000000010000000010000000011110000000010
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000010
000000000000001000000000000001011101110011000000100000
000000000000001011000000001101101001000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
.logic_tile 29 29
000000000000000001100000000000000001000000001000000000
000000000000001001110000000000001110000000000000010000
000000000000000001000000000000000000000000001000000000
000000000000001001100011100000001000000000000000000000
000000000110000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000001000000000000000011000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 30 29
000000000000000111100111100000001110001100110000000000
000000001100000011100111100000001000001100110000000000
111000000000000011100010001001101000000000010001000000
000000000110001011100111011001111011000000000000000000
010000000000000000000111111011111110000011000000000000
000000000000000000000110000001101111000000000000000000
000000000000000001100000011101001100000000010001000000
000000000000000000000010000001101000000010000000000000
000000000000001000000110101011101101000010000000000000
000000000000000001000000001011011100000000000000000000
000000000000001101100111110000000000000000000100000000
000000000110000101000010101001000000000010000000000010
000000000000001000000111001000000000000000000100100000
000000000000000011000000000101000000000010000000000000
010000000000001000000000001000000000000000000101000000
000000001010001101000000001101000000000010000000000000
.logic_tile 31 29
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001101000110010000000001000000001000000000
000000000000000001000010000000001011000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000010000000000000000000001000001100111100000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000001011000000000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000
.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001000000000000000000000
111000000000001000000000000111101000001100111101000000
000000000000001101000000000000001100110011000000000010
010000000000000000000000000111001000001100111100000000
100000000000000000000000000000101100110011000000000010
000000000000001000000000000000001000001100110100000010
000000000000001101000000000000001101110011000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000001101100000000011100001001100110100000000
000000000000000101000000000000001010110011000000000010
.logic_tile 2 30
000000000000000011100111010011101000111000010000000000
000000000000000000000010101011011100110000000000000000
111000000000000000000110111111111011111000010000000000
000000000000000000000010000111011011110000000000000000
010000000000000101100000011101001101110000000000000000
100000000000000000000010101111111110001111110000000000
000000000000000000000110110111101001111000010000000000
000000000000000000000010001011011101110000000000000000
000000000000000000000110101001111111110000000000000000
000000000000001001000010001001101110001111110000000000
000000000000000011000110000101001101110000000000000000
000000000000000000000000000001011100001111110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000001011000110000000000000000000000100000000
000000000000000101000000000000000000000010000000000000
.logic_tile 3 30
000100000000000000000011100000000000000000000000000000
000100000000001001000010100000000000000000000000000000
111000000000000001000011110001011101111000010000000000
000000000000000001000110000101001011110000000000000000
010000000000001001000000011111101010110000000000000000
100000000000001011100011111001001000001111110000000000
010000000000000001100011111101111010100000000100000000
010000000000000000000110000001011101111001010010000000
010000000000100000000011101101011000100000000100000001
010000000001010000000000000001111111111001010000000000
000000000000001000000000001101011010100000000100000000
000000000000000101000000000001011101111001010000100000
000000000000000000000011100000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000001000000000000001101000110100010100100000
000000000000000101000000000000011001110100010000000000
.logic_tile 4 30
000000000000000101100000000101000001000000001000000000
000000000000000000000010100000101000000000000000000000
111000000000001000000111000001001000001100111100000000
000000000000001011000000000000101000110011000001000000
010000000000000000000010110101001000001100111100000000
100000000000000101000010100000001011110011000000000010
000000000000000000000000000000001001001100110100000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101000001001100110100000000
000000000000000000000000000000101000110011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000000000000000001000111100001011011111000010000000000
000000000010001001000110110001011011110000000000000000
111000000000001001000000001001011000110000000000000000
000000000000000111000000000101101000001111110000000000
010000000000000001000000001001011110111000010001000000
100000000000000000100000000101011111110000000000000000
000000000000000001100110000101001001111000010000000000
000000000000001011000010101001011010110000000000000000
010000000000001111000010001101101100110000000000000000
010000000000000111000100001101111010001111110000000000
000000000000000000000000001111101100100000000100000000
000000000000000000000000000001101100111001010001000010
000000000000000000000110100000000000000000000100100000
000000000000000000000000000000000000000010000000000000
000000000000000000000010110000000000000000000100000000
000000000000000000000010100000000000000010000000000000
.logic_tile 6 30
000000000000001000000111000011100000000000001000000000
000000000000000111000110110000001000000000000000000000
111000000000000101000000000001001001001100111101000000
000000000000000000100000000000101110110011000000000000
010000000000000101000110000001101000001100111100000000
100000001110001101100000000000001010110011000010000000
000000000000000000000000010000001000001100110100000000
000000000000000000000010000000001010110011000000000000
000000000000000000000000000011100000001100110100000000
000000000000000000000000000000001000110011000000000001
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101001110000000100000000
000000000000000000000000001101111111001111110000000001
110000000000001000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 7 30
000000000000001001000000010000000000000000000000000000
000000000100001111000011110000000000000000000000000000
111000000000001001000000010000000000000000000000000000
000000000010000101000010000000000000000000000000000000
011100000000000011100000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
010100000000010000000000000001011011111000010000000000
010100000000100000000000000001001001110000000000000000
000000001110000000000000001001101000110000000000000000
000000000000000000000000001101011000001111110000000000
000001000000100000000000000000000000000000000100000000
000010000000010000000000000000000000000010000000000000
000000000000000000000000011001001011100000000100000100
000000000000000000000011010001001111111001010000000000
.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
000000000000001000000000001101001100100000000100000001
000000000000000111000000000001111100111001010000000000
111000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000011011001100100000000110000000
100000000000000000000010000001011100111001010000000001
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000111100111101011101100100000000100100000
010000000000000111000000000001011100111001010001000000
000000000000000001100000001001001110100000000100000001
000000000000010000000000000001011110111001010000000000
000000000000000000000111100000000000000000000100000000
000000000000000111000000000000000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 30
000000000000000101000111010000000000000000000000000000
000000000000001001100011110000000000000000000000000000
111000000000000101100011111001011001100000010000000010
000000000000000000100010001001011000010100000000000000
110000001100000001100000000000000000000000000000000000
110000000000000000100011010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000111001001111000010000000000
000000000000000000000000001001011101110000000000000000
000000000000100001000000000101101000110000000000000000
000000000000000000000010000001111110001111110000000000
000000000000000000000110100011101010110100010100000000
000000000000000001000100000000011010110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 30
001000000000000111100000000011011011100000010000100000
000000000000000001100011100001111000010100000000000000
111000000000001011100110101101011000111000010000000000
000000000000001111100110100111111100110000000000000100
010000000001010011100011110000000000000000000000000000
010000000000101001100011110000000000000000000000000000
000000000000000011100110010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111011011100000010000000000
000000000000000000000000000101111001010100000000000010
000000000000000011000111000001101010110100010100000000
000000000000000000100100000000011010110100010000000000
000000000000001000000000000101101110110100010100000000
000000000000001111000000000000001000110100010000000000
.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
111000000000001000000000000001011011100000010000000010
000000000000001011000000000111001011010100000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101110110100010100000000
000000000000000000000000000000011100110100010000000000
000000000000001000010111000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 30
000000000000000000000000000001111010110100010100000000
000000000000000000000000000000011110110100010000000000
111000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
010000000000000001010000000000000000000000000000000000
000000100010100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000000001101010110100010100000000
000000000000000000000000000000011110110100010000000000
000000000000000000000000000001101100110100010100000000
000000000000000000000000000000001100110100010000000000
.logic_tile 14 30
000000000000000000000000000001111000110100010100000000
000000000000000000000000000000011010110100010000000000
111000000000000001000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000001101010110100010101000000
000000000000100000000000000000001010110100010000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111100000000000011100000000000001110111100110000000100
000100000000000000000000000000011110111100110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111101000001000100000001
000000000000000000000000000000011011000001000000000110
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
.logic_tile 16 30
000010000001000001100000000000001010000011110000000000
000000000000000000000011000000010000000011110000000000
111000000000001111100010100011001001001011100000000000
000000000000000101000100000000111101001011100000000000
000001000000000011000000010000011000000011110000000000
000010100000000000000010110000000000000011110000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000010111001010001011100000000000
000000000000000000000011110000111111001011100000000010
000000000000000101100110100011011011001011100000000000
000000000000010000000000000000111100001011100000000000
000000000000000000000110110000011000000011110000000000
000000000000000000000011110000010000000011110000000000
000000000000000000000000011001101010001011100110000000
000000000000000000000010011111001000001111000000000000
.logic_tile 17 30
000001000000000001000000000000001001001100111000000000
000000000000000000000000000000001011110011000000010000
000000100000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000100000001000000110010000001000001100111000000000
000001000000000101000110100000001101110011000000000000
000010100000000000000110010000001000001100111000000000
000000000000000000000110100000001010110011000000000000
000000000000001000000000010000001000001100111000000000
000000001100000101000010100000001011110011000000000000
000000000110000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 18 30
000000000000000001000110000000011010000011110000000000
000000000000000001100000000000000000000011110000000000
111000000000000111100000010000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000111100111100000011100000011110000000000
000000000000001001100000000000010000000011110000000000
000000000001011000000011100101001010001011100000000000
000000000000101111000100000000011110001011100000000000
000000000000001000000000000001111011001011100000000000
000000000000000101000000000000001001001011100000000000
000000000000000000000111000001011010001011100100100000
000000000000000000000110001111011000001111000000000000
000000000000000000000000001101011111001011100100100000
000000000000001101000010001011001000001111000000000000
000000000000001000000000000001001100001011100100100000
000000000000000101000000001111001001001111000000000000
.logic_tile 19 30
000000000000000000000010000111111000001011100000000000
000000000000000000000011110000011100001011100000000000
111000000000000111100111000000001110000011110000000000
000000000000001001000100000000000000000011110000000010
000000000000000011100000000111111001001011100000000000
000000000000000000100011110000001000001011100001000000
000000000000011000000000010111001101001011100001000000
000000000000100101000011010000111101001011100000000000
000000000000000000000000010111101001001011100000000000
000000000000000101000011100000011110001011100000000000
000000000000001000000110110000001000000011110000000000
000000000000000101000011100000010000000011110000000000
000000100000000111000111100111101011001011100000000000
000000000000000000000000000000011100001011100001000000
000000000000000101000000001011101011001011100100100000
000000000000001111000000001101101010001111000000000000
.logic_tile 20 30
001000000000000001000111000000001000001100111000000000
000000000000000001000000000000001000110011000010010000
000000000000000000000000010000001000001100111000000000
000000000000000000000011000000001001110011000000000000
000000000001000000000000010000001001001100111000100000
000000000000000000000011010000001001110011000000000000
000000000000010101100000000000001000001100111000000000
000000001100100000000000000000001011110011000000000010
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000010100000000000000000000000001000001100111000000000
000001000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
.logic_tile 21 30
000000000000000011100111000000001000000011110000000000
000000000110000000000011110000010000000011110000000000
000000000000001111110011110000001100000011110000000000
000000000000001011100010100000000000000011110000000000
000000000000000000000111000000011000000011110000000000
000000000000000000000100000000000000000011110000000000
000000000011000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000011000000011110000000000
000000000000001111000000000000010000000011110000000000
000000000000000000000000000101011001001011100000000000
000000000000000000000000000000101111001011100001000000
000000000000000000000000000001001001001011100010000000
000000000000000000000000000000011001001011100000000000
000000001010100000000000000000011000000011110000000000
000000100000000000000010110000000000000011110000000000
.logic_tile 22 30
000000000000000000000110011101011100000010000000000000
000000000000100001000010000111111000000000000000000000
111000000000000000000110000000011000110000000000000000
000000100000001001000000000000001010110000000000000000
110000000000001000000111100000011100111100110110000000
110000000000000001000010110000011001111100110000000000
000000000000000111100000000000001010111100110101000000
000000000000000000000000000000011001111100110000000000
000000000000000000000000000000001011111100110100000000
000000000000000000000000000000011100111100110010000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100011100000000000011011111100110100100000
000000000000010000100000000000001001111100110000000000
.logic_tile 23 30
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000001
000010100000010000000000001101000000000010000000000000
010000000000000000000000011000000000000000000100000000
000000000000000000000010001101000000000010000000100000
000000000000001000000110000000000000000000000110000000
000000000000000001000000000001000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000010111011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000001000000000000000000100000000
000001000000000000000000000101000000000010000000000000
.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 30
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111001000000000001000000000000011000000011110000000100
000000000000011001000000000000000000000011110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111011110100010100000001
000000000000000000000000000000001110110100010000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 27 30
000000000000100001100000000000011000000011110000000000
000000100001010000000011110000000000000011110000100010
111001000000001001100111011011001001110011000000000000
000110000000000001000111001011011000000000000000000000
010000000000000000000110001001001010100000000000000000
000000000000000000000010100001011011000000000000000000
000000000100001001000111010101111001100001000000000000
000000000000000011000110000000011011100001000000000000
000000000000001011100000001101101101110011000000000000
000000000000001111100000001011001011000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000010011001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 30
000000000000000001000111001101001110100000000000000000
000000000000000001000000000001101010000000000000000001
111000000000001000000110010001001101110011000000000000
000100000000000001000010000011001010000000000000000000
010000000000001001100000010000011000000011110000000000
000000000000000011000010100000010000000011110000000010
000000000000001111100110000000011010000011110000000000
000000000000001111000000000000000000000011110000000010
000000000000000111100000000001001011100001000000000000
000000000000001111100000000000001001100001000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000001
000000000001011000000000001000000000000000000100000000
000000000000101001000000001101000000000010000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 29 30
000000000000001011100010010000000000000000001000000000
000010100000000011000111000000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000110000000000000010000000000000000001000000000
000000000000000000000010110000001001000000000000000000
000000000000000101100000010000000001000000001000000000
000000000000000000100010110000001100000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001101000000000000001101000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 30 30
000000000000001000000000010000011100000011110000000000
000000000000000111000011110000010000000011110000000100
111000000000000001100111000000001110000011110000000000
000000000000000101010000000000010000000011110000000000
010000000000000000010000000101111001100000000000000000
000000000000000000010000000001101000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000011100111011010000010000000000000
000000000000000000000000001111011110000000000000000000
000000000000001101100110110000000000000000000100000000
000000000000000101000110101001000000000010000001000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 30
000000000000001001100110010000001000001100111100000000
000001000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000011100000000000001001001100111100000000
110000000000000000000000000000001001110011000000000000
.logic_tile 32 30
000000000000000000000110101001101001000010000000000000
000000000000000000000000001001011000000000000001000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001001100000000101011010000011110100000001
000000000000000001000000000000100000111100001000000000
000000000000000000000000000101101000000011110100000000
000000000000000000000000000000010000111100001000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
001000000000000000000000000000011001110000000001000001
000000000000000000000000000000001000110000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 31
000000000000000101000010100101100001000000001000000000
000000000000000000000000000000001101000000000000000000
111000000000000000000000000011101000001100111101000000
000000000000000000000000000000001010110011000010000010
010000000000000000000000000001001000001100111100000001
100000000000000101000000000000001111110011000000000000
000000000000000000000000000000001000001100110100100000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 31
000000000000001101000010001011101011111000010000000000
000000000000001111000010101111111001110000000000000000
111000000000000001000111110011001010111000010000000000
000000000000000000000010001011101100110000000000000000
010000000000001101000111000001001100110000000000000000
100000000000001111000010100111011101001111110000000000
000000000000000000000110010011001010111000010000000000
000000000000000000000110000111111010110000000000000000
010000000000000011000010000001101110110000000000000000
010000000000000000000110000001101101001111110000000000
000000000000000000000111101001011111110000000000000000
000000000000001001000100001101111101001111110000000000
000000000000000011000000000000000000000000000100000000
000000000000000001000000000000000000000010000000000000
000000000000000000000110001101111100100000000100000000
000000000000000000000000000001101001111001010000000000
.logic_tile 7 31
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000011000010000001111001110100010100000000
000000000000000001100010010000011000110100010000000000
010000000000000001100000010001111101110100010100000000
100000000000000000010010000000111010110100010000000000
010000000000000011000000001011111100100000000100000000
010000000000000000100000001001101101111001010000000010
000100001000000000000111000001101011110100010100100000
000100000000000000000000000000111010110100010000000000
000000000000001000000110010000000000000000000101000000
000000000000001011000010000000000000000010000000000000
010000000000000000000111001001011110100000000110000000
010000000000000000000000000001001111111001010000000000
000000000101001000000000000001101011110100010100000000
000000000000001011000000000000001000110100010000000000
.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
010000000110000000000000000001111010110100010100000000
010000000000000000000000000000001010110100010000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 31
000000000000000000000000010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
111000000000000001000000000000000000000000000100000000
000000000000000001000000000000000000000010000000000010
010000000000000000000110010001111010110100010100000000
100000000000000000000010110000011001110100010000000000
010000000100001000000000010001101100110100010100000000
010000000000000101000010000000011011110100010000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000001000000000001101011110100010100100000
000000000000000000000000000000011100110100010000000000
000000000000000000000000000001111010110100010100000000
000000100000000000000000000000001001110100010000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 11 31
000000000000000101000000001101001111110000000000000000
000000000000000000000011000011111010001111110000000000
111000000000001011100111001101111001110000000000000000
000000000000001111000100000011101000001111110000000000
010000000000000001100000000001101011111000010000000000
100000000000000000000010111011011100110000000000000000
000000000000001011100110001101111011111000010000000000
000000000000001111000000000101011100110000000000000000
000000000000000000000000010001111101110000000000000000
000000001100000000000011111001111010001111110000000000
000000000000001101100011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000011001111000111000010000000000
000000000000000000000011111111011001110000000000000000
110000000000000000000011100101000000001100110100000010
000000000000000000000100000000001000110011000000000000
.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000001100111111000100100000
000000000000000000000000000000011100111111000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 31
000000000000001000000011100101101011000010000000000011
000000000000001011000100000000011101000010000001000000
111000000000000000000000010111011100101000010001000010
000000000000001001000011000000111011101000010000000000
000001000000001011100000010101101010000001000100100010
000010100000001011100010000000101010000001000000000000
000000000000001000000000010101011000000010000100000000
000000000000000001000011000000011010000010000000000000
000000000000000000000000000101101000000000010100000000
000000000000000000000000000000111000000000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000101011010000001000100000000
000000000000000000000000000000011010000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000001000000000001101111001001011100100000000
000000000000000111000000000101001111001111000000000001
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101001001011100110000000
000000000000000000000000000101011110001111000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101010000000000000000000000000000000000
000000000000001000000000011101101010001011100100000001
000000000000000101000010100101001110001111000000000000
.logic_tile 16 31
000000000000000000000011000011101011001011100000000000
000000000000000000000011100000001111001011100000000000
111000000000001000000110010000001010000011110000000000
000000000000001111000011110000000000000011110000000000
010000000000001011000011000011101100001011100000100000
010000000000000111100000000000011111001011100000000000
000000000000000000000000000000001010000011110000000000
000000000000001111000000000000010000000011110000000000
000000000000000000000111110011111010001011100000000000
000000000000000000010010100000001110001011100000000000
000000000000000001000000000011111001001011100000000000
000000000000000000100010010000111110001011100000000010
000000000000000101100110100011101000001011100000000000
000000000000000000000000000000011101001011100000000000
010000000000001000000110100000011001111100110100000000
000000000000000101000000000000001001111100110000000000
.logic_tile 17 31
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001101110011000000010000
000000000000000000000000000000001000001100111000000000
010000000000000000000000000000001011110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000000000000010110000001011110011000000000000
000000000000100000000000000000001000001100111000000000
000000000000010000000000000000001110110011000000000000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001110110011000000000000
001000000000000000000000010000001000001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
.logic_tile 18 31
000000000000000000000111110000001000000011110000000000
000000000000000000000011010000010000000011110000000000
111000000000000111000110000000011100000011110000000000
000000000000000011100000000000010000000011110000000000
110000000000000000000000000000011000000011110000000000
010000000000000001000000000000000000000011110000000000
000000000000000101100110010011001001001011100000000001
000000000000000000000010100000011011001011100000000000
000000000000001000000000010101011111001011100000000000
000010000000001111000010110000011010001011100000000000
000000000000000000000000010000011010000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000010000111000000000000000000000011110000000000
010000000000000000000000010000011001111100110100000000
000000000001000000000010100000001001111100110001000000
.logic_tile 19 31
000000000000001000000011110101001100001011100001000000
000000000000000011000111010000011101001011100000000000
111010000010000000000110010000001000000011110000000000
000000000000000011000010000000010000000011110000000000
010000000000001000000111100000001110000011110000000000
110000000000000011000100000000000000000011110000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000101100011110101001111001011100000000000
000000000110000000000110100000001111001011100000100000
000100000001010000000000000001001000001011100000100000
000100000000000000000000000000011100001011100000000000
000000000000000000000000000000001001111100110100000000
000000000000000111000000000000011001111100110000000000
010000000001010000000110100000011001111100110100100000
000000100010000000000000000000001001111100110000000000
.logic_tile 20 31
000000000000000101100000010000001000001100111000000000
000000000000000000000010010000001001110011000000010000
000000000000000011000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000010000001000001100111000000000
000000000000000000100010100000001101110011000000000000
000000000000001000000110000000001001001100111000100000
000000000000001001000100000000001010110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001010110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 21 31
000000000000000000000111000111011000001011100000100000
000000000000000000000010000000011110001011100000000000
111000000000001001100010010000011010000011110001000000
000000000001010001000110000000000000000011110000000000
010000000000000000000000000000001000000011110000000000
010000000000000000000000000000010000000011110000000000
000001000000000001100010010000011010000011110000000000
000000000000000000000111100000010000000011110000000000
000000000000000101100000000000011011111100110100000000
000000000000000000000000000000011000111100110001000000
000000000000001000000110000000011101111100110100100000
000000000000000101000000000000001000111100110000000000
000000000000000101000000000000001101111100110100100000
000000000000000111100000000000001001111100110000000000
010000000000000101100000000000011111111100110100000000
000000000000000000000000000000001101111100110001000000
.logic_tile 22 31
000000000000000000000000000101101101000010000000000001
000000000000000000000000001101101010000000000000000000
111000000000001001100000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
010000000000000001100110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000001100000010000000000000000000100000000
000000000000000000000010001011000000000010000001000000
000010000000000001100110100000000000000000000100000000
000001000000000000000000000101000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001101000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 31
000000000000000001100110001001001001000010000000000000
000000000000000000000000001101011001000000000000000000
111000000000000000010010111000000000000000000100000100
000000000000000000000110001001000000000010000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010111000000000000000000100000000
000000000000000000000110001101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000100000
.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 31
000000000000000000010010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 31
000000000000000001100000010000000001000000001000000000
000000000000000000100011000000001100000000000000010000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010110000001001000000000000000000
.logic_tile 30 31
000000000000000011000000001011101101000010000000000000
000000000000000000000011101011011100000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001101000111000000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000001100000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001111000110110000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000001101100000010001001010100000000000000000
000000000000000101000010100011101010000000000000000000
000000000000000000000000000001011000000010000000000000
000000000000000000000000001011011100000000000000000000
000000000000000000000000000000011010110000000000100000
000000000000000000000000000000001011110000000000000010
.logic_tile 31 31
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111101000000
000000000000001011000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101111100000011110100000001
000000000000000101000000000000000000111100001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000011110001100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000000101000110000011000000000000001000000000
000000000000000101000000000000101001000000000000000000
010000000000000000000011100001101000111100001000000000
100000000000000000000000000000101011111100000000000000
000000000000000000000110010001101000111100001000000000
000000000000000000000010000000001001111100000000000000
000000000000000000000111000011001000111100001000000000
000000000000000000010010000000101011111100000000000000
000000000000001000000000000011101000111100001000000000
000000000000000101000000000000001001111100000000000000
000000000000000000000000000101101000000011110101000000
000000000000000000000000000000100000111100000000000000
110000000000000000000000000101101000000011110100000000
000000000000000000000000000000110000111100001000000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010101111000000011110000000000
100000000000000000000010000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001101010011101000100000000
000000000000000111000000000000111100011101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011000000000110100000000
010000000000000000000000000000001000000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000000000000010001111001110100010100000000
000000000000000000000010000000011101110100010000000000
111000000000000001000110100001101001110100010100000001
000000000000000001000100000000011111110100010000000000
010000000000001000000000000001101011110100010100000000
100000000000000001000000000000001101110100010000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000101000010110001000000000000001000000000
000000000000000000000011010000001001000000000000000000
111000000000000000000000000001101000001100111100100000
000000000000000101000010100000001001110011000000000010
010000000000000000000000000101001001001100111100000000
100000000000000101000010100000001001110011000000100000
000000000000000000000000000000001000001100110100000001
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 12 32
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000001000110000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000111100000010000000000000000000000000000
100000000000000000100011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000001111000110100010100100000
010000000000000000000000000000011001110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010110100010100000000
000000000000000000000000000000001011110100010000000000
.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000000000000000000000000010000000000000000000000000000
000000000000000000010011110000000000000000000000000000
111000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001001011000101001000100100000
000000000000000000000000000001111111111111011000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110000000001001000000110000000000
000000000000000000000000000000011000000000110000000100
110000000000000000000000000000011001000000110000000000
100000000000001011000000000000011010000000110000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000001011100010010000001010000011110000000000
000000000000001011000011110000010000000011110000000000
111010000000001000000110110000011000000011110000000000
000001000000001101000111110000010000000011110000000000
000000000000001011100010010001001010001011100000000000
000000000000000111000110110000111110001011100000000010
000000000000000001100111110101011010001011100000100000
000000000000000000000111110000111111001011100000000000
000000000000000000000000000001011011001011100000000010
000000000010000000000000000000111100001011100000000000
000000000000001000000000000101011000001011100000000000
000000100000000101000000000000101110001011100000000000
000000000000001101100000010001011001001011100100100000
000000000000000101000010100001011010001111000000000000
000000000000000000000000001101001000001011100100000010
000000000000000001000000000111011010001111000000000000
.logic_tile 17 32
000000001000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000010000
000100000000001000000000000000001000001100111000000000
000100000000001101000000000000001010110011000000000000
000000000000001101100011010000001001001100111000000000
000000000000000101000011110000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001010110011000000000000
000100000000000000000000000000001000001100111000100000
000100000000000000000000000000001011110011000000000000
000000000000001101100000000000001000001100111000000000
000000000000000011000000000000001101110011000000000000
000000000000001000000000000101001000010111110000000000
000000000001010101000000000111100000010100000000000000
.logic_tile 18 32
000000000000000000000110100011101011001011100000000000
000000000000000000010011010000011001001011100001000000
111000000000001011100110110000011000000011110000000000
000000000000000111000010100000000000000011110000000000
000000000001010000000011110000001010000011110000000000
000000000000100001000111110000010000000011110000000000
000000000000000001000000000111101010001011100000000000
000000000000000000000000000000011001001011100000000000
000100000000001000000110000000011000000011110000000000
000100000000000101000000000000000000000011110000000000
000000000000001001000110101101101100001011100101000000
000000000000000101100010011111001101001111000000000000
000000000000000000000000001101011101001011100100000010
000000000000000000000000001011011100001111000000000000
000000000000000001000000001101101001001011100110000000
000000000001010000110010011111011001001111000000000000
.logic_tile 19 32
000000000000000000000111010011101000001011100000000000
000000000000000000000011100000111111001011100000000000
000000000000000001000011100111101001001011100000100000
000000000000001001100111010000011111001011100000000000
000000000000000000000000000011111000001011100001000000
000000000000000000000000000000101100001011100000000000
000000000000000000000011100000011000000011110001000000
000000000000000000000100000000000000000011110000000000
000000000000001000000000000011111001001011100000000000
000000000000000101000000000000111001001011100000000000
000100000010000101100011100000011010000011110000000000
000100000000000000000000000000010000000011110001000000
000000000000000000000110100000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000001010000011100000010111111001001011100000000000
000000000001000000100010100000001100001011100000000000
.logic_tile 20 32
000000000000000011000110000000001000001100111000000000
000000000000000000100111100000001100110011000000010000
000000000000000001000000000000001000001100111000000000
000010000001000000100000000000001001110011000000000000
000000000000000000000010000000001000001100111000100000
000000000000000000000000000000001110110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000001000000000000000001000001100111000000010
000000000000000101000000000000001001110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000001101001000010111110000100000
000000000000000000000000000001100000010100000000000000
.logic_tile 21 32
000000000000000000000011100000001000000011110000000000
000000000000000000000000000000010000000011110000000000
111000000000000001100000000000011010000011110000000000
000100000000000000000000000000000000000011110000000000
110000000000000001000000000000011000000011110001000000
110000000000000000000000000000000000000011110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000001000000000000000000000001011111100110110000000
000000000000000000000000000000001000111100110000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000000000001001100110000000011100111100110100000000
000000000010000001000000000000001000111100110010000000
111000000000001001100110010000011100111100110110000000
000000000000000001000010000000011000111100110000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000001000000000000000000000000011110111100110101000000
000010000000000000000011010000011001111100110000000000
000000000000000000000000000000011011111100110100100000
000000000000000000000011110000011000111100110000000000
000000000000001101100000010000001111111100110100000000
000000000000000101000010100000011000111100110001000000
000000000000000000000110100000001011111100110100100000
000000000000000000000000000000001001111100110000000000
010000000000000000000110100000011101111100110100000000
000000000000000000000000000000001001111100110001000000
.logic_tile 23 32
000000000000000000000000000101111001000010000000000000
000000000000000101000000001101001010000000000000000000
111000000000001111100000010001111000000001000000000000
000000000000000111100010000000011100000001000000000000
010000000000001001100110000101011100100000000001000000
000000000000000001000000000001001010000000000000000000
000000000000001001100000011000000000000000000100000000
000000000000000001000010001101000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000000000000011000000001000000000000000000100000000
000100000000000000000000000101000000000010000000000001
000000000000000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
010000000010000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 24 32
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001000000001000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001001000000000001111000110100010101000000
010000000000000001000000000000011100110100010000000000
010000000000000011000000000001111100110100010100000000
010000000000000000100000000000001110110100010000000000
000000000000000001100000000001111010110100010100000000
000000000000010000000000000000001100110100010000000000
000000000000000011000000000001111010110100010100000000
000000000000000000100000000000001110110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000001111101111110110001000000
000000000000000000000000000000101000111110110000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000011100000000000000001000000001000000000
000000000000000000100011010000001111000000000000010000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
010000000000000011000000000000000000000000001000000000
100000000000001011100000000000001100000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001110000000000000000000
000000000000000011000110101001001000101001010000100000
000000000000000011100100000001101000010100100000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011010000010000000000000
000000000000000000000000001111011110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000011100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100110100000010
110000000000000000000000000000001001110011000000000000
.logic_tile 32 32
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000001001101001000010000000000000
000000000000000000000000001001011000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000001000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 33
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001000000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 soc.cpu.pcpi_div.start$2
.sym 2 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 3 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 4 resetn$2
.sym 5 soc.cpu.pcpi_mul.mul_waiting$2
.sym 6 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 7 clk_16mhz$2$2
.sym 8 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 262 uart_in$2
.sym 634 soc.cpu.count_instr[0]
.sym 975 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15968_Y_new_inv_
.sym 976 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[18]_new_
.sym 977 $abc$61060$new_n7270_
.sym 978 $abc$61060$new_n7269_
.sym 979 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_
.sym 980 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[0]_new_
.sym 981 soc.cpu.count_cycle[1]
.sym 982 soc.cpu.count_cycle[0]
.sym 1089 $abc$61060$new_n7219_
.sym 1090 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15974_Y_new_inv_
.sym 1091 $abc$61060$new_n7181_
.sym 1092 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_
.sym 1093 $abc$61060$new_n7244_
.sym 1094 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[6]_new_
.sym 1095 $abc$61060$new_n7218_
.sym 1096 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[17]_new_
.sym 1203 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[8]_new_
.sym 1204 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15976_Y_new_inv_
.sym 1205 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[11]_new_
.sym 1206 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15992_Y_new_inv_
.sym 1207 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[24]_new_
.sym 1208 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15979_Y_new_inv_
.sym 1210 $abc$61060$new_n7393_
.sym 1319 soc.cpu.count_cycle[2]
.sym 1320 soc.cpu.count_cycle[3]
.sym 1321 soc.cpu.count_cycle[4]
.sym 1322 soc.cpu.count_cycle[5]
.sym 1323 soc.cpu.count_cycle[6]
.sym 1324 soc.cpu.count_cycle[7]
.sym 1431 soc.cpu.count_cycle[8]
.sym 1432 soc.cpu.count_cycle[9]
.sym 1433 soc.cpu.count_cycle[10]
.sym 1434 soc.cpu.count_cycle[11]
.sym 1435 soc.cpu.count_cycle[12]
.sym 1436 soc.cpu.count_cycle[13]
.sym 1437 soc.cpu.count_cycle[14]
.sym 1438 soc.cpu.count_cycle[15]
.sym 1545 soc.cpu.count_cycle[16]
.sym 1546 soc.cpu.count_cycle[17]
.sym 1547 soc.cpu.count_cycle[18]
.sym 1548 soc.cpu.count_cycle[19]
.sym 1549 soc.cpu.count_cycle[20]
.sym 1550 soc.cpu.count_cycle[21]
.sym 1551 soc.cpu.count_cycle[22]
.sym 1552 soc.cpu.count_cycle[23]
.sym 1658 soc.cpu.count_cycle[24]
.sym 1659 soc.cpu.count_cycle[25]
.sym 1660 soc.cpu.count_cycle[26]
.sym 1661 soc.cpu.count_cycle[27]
.sym 1662 soc.cpu.count_cycle[28]
.sym 1663 soc.cpu.count_cycle[29]
.sym 1664 soc.cpu.count_cycle[30]
.sym 1665 soc.cpu.count_cycle[31]
.sym 1742 clk_16mhz$2
.sym 1772 soc.cpu.count_cycle[32]
.sym 1773 soc.cpu.count_cycle[33]
.sym 1774 soc.cpu.count_cycle[34]
.sym 1775 soc.cpu.count_cycle[35]
.sym 1776 soc.cpu.count_cycle[36]
.sym 1777 soc.cpu.count_cycle[37]
.sym 1778 soc.cpu.count_cycle[38]
.sym 1779 soc.cpu.count_cycle[39]
.sym 1856 resetn
.sym 1864 pin_8$2
.sym 1886 soc.cpu.count_cycle[40]
.sym 1887 soc.cpu.count_cycle[41]
.sym 1888 soc.cpu.count_cycle[42]
.sym 1889 soc.cpu.count_cycle[43]
.sym 1890 soc.cpu.count_cycle[44]
.sym 1891 soc.cpu.count_cycle[45]
.sym 1892 soc.cpu.count_cycle[46]
.sym 1893 soc.cpu.count_cycle[47]
.sym 2000 soc.cpu.count_cycle[48]
.sym 2001 soc.cpu.count_cycle[49]
.sym 2002 soc.cpu.count_cycle[50]
.sym 2003 soc.cpu.count_cycle[51]
.sym 2004 soc.cpu.count_cycle[52]
.sym 2005 soc.cpu.count_cycle[53]
.sym 2006 soc.cpu.count_cycle[54]
.sym 2007 soc.cpu.count_cycle[55]
.sym 2114 soc.cpu.count_cycle[56]
.sym 2115 soc.cpu.count_cycle[57]
.sym 2116 soc.cpu.count_cycle[58]
.sym 2117 soc.cpu.count_cycle[59]
.sym 2118 soc.cpu.count_cycle[60]
.sym 2119 soc.cpu.count_cycle[61]
.sym 2120 soc.cpu.count_cycle[62]
.sym 2121 soc.cpu.count_cycle[63]
.sym 2206 pin_7$2
.sym 3255 soc.cpu.pcpi_mul.rd[50]
.sym 3256 soc.cpu.pcpi_mul.rd[51]
.sym 3257 soc.cpu.pcpi_mul.rdx[52]
.sym 3261 soc.cpu.pcpi_mul.rd[49]
.sym 3339 clk_16mhz$2
.sym 3487 soc.cpu.pcpi_mul.mul_counter[4]
.sym 4328 $abc$61060$auto$alumacc.cc:491:replace_alu$7235[31]
.sym 4329 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.sym 4330 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.sym 4469 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.sym 4598 soc.cpu.count_instr[1]
.sym 4690 $false
.sym 4691 $false
.sym 4692 $false
.sym 4693 soc.cpu.count_instr[0]
.sym 4730 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 4731 clk_16mhz$2$2
.sym 4732 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 4734 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15970_Y_new_inv_
.sym 4868 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27608_new_inv_
.sym 4869 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27588_new_inv_
.sym 4870 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27584_new_inv_
.sym 4871 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27596_new_inv_
.sym 4872 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27564_new_inv_
.sym 4873 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27572_new_inv_
.sym 4874 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27568_new_inv_
.sym 4875 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27556_new_inv_
.sym 5003 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15969_Y_new_inv_
.sym 5004 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[3]_new_
.sym 5005 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[1]_new_
.sym 5006 $abc$61060$new_n7205_
.sym 5007 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 5008 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_
.sym 5009 $abc$61060$new_n7193_
.sym 5010 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[2]_new_
.sym 5089 $false
.sym 5090 $abc$61060$new_n7181_
.sym 5091 soc.cpu.instr_rdinstr
.sym 5092 soc.cpu.count_instr[0]
.sym 5095 soc.cpu.instr_rdcycle
.sym 5096 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5097 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_
.sym 5098 soc.cpu.count_cycle[18]
.sym 5101 soc.cpu.count_instr[7]
.sym 5102 soc.cpu.instr_rdinstr
.sym 5103 soc.cpu.count_cycle[39]
.sym 5104 soc.cpu.instr_rdcycleh
.sym 5107 $false
.sym 5108 $abc$61060$new_n7270_
.sym 5109 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5110 soc.cpu.count_cycle[7]
.sym 5113 $false
.sym 5114 $abc$61060$new_n7393_
.sym 5115 soc.cpu.instr_rdinstr
.sym 5116 soc.cpu.count_instr[18]
.sym 5119 soc.cpu.instr_rdcycle
.sym 5120 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5121 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15968_Y_new_inv_
.sym 5122 soc.cpu.count_cycle[0]
.sym 5125 $false
.sym 5126 $false
.sym 5127 soc.cpu.count_cycle[1]
.sym 5128 soc.cpu.count_cycle[0]
.sym 5131 $false
.sym 5132 $false
.sym 5133 $false
.sym 5134 soc.cpu.count_cycle[0]
.sym 5135 $true
.sym 5136 clk_16mhz$2$2
.sym 5137 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 5138 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[10]_new_
.sym 5139 $abc$61060$new_n7243_
.sym 5140 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_
.sym 5141 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[5]_new_
.sym 5142 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27580_new_inv_
.sym 5143 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27544_new_inv_
.sym 5144 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[7]_new_
.sym 5145 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27552_new_inv_
.sym 5224 soc.cpu.count_instr[35]
.sym 5225 soc.cpu.instr_rdinstrh
.sym 5226 soc.cpu.count_cycle[35]
.sym 5227 soc.cpu.instr_rdcycleh
.sym 5230 $false
.sym 5231 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27544_new_inv_
.sym 5232 soc.cpu.instr_rdcycleh
.sym 5233 soc.cpu.count_cycle[38]
.sym 5236 soc.cpu.count_instr[32]
.sym 5237 soc.cpu.instr_rdinstrh
.sym 5238 soc.cpu.count_cycle[32]
.sym 5239 soc.cpu.instr_rdcycleh
.sym 5242 $false
.sym 5243 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27588_new_inv_
.sym 5244 soc.cpu.instr_rdcycleh
.sym 5245 soc.cpu.count_cycle[49]
.sym 5248 soc.cpu.count_instr[5]
.sym 5249 soc.cpu.instr_rdinstr
.sym 5250 soc.cpu.count_cycle[37]
.sym 5251 soc.cpu.instr_rdcycleh
.sym 5254 soc.cpu.instr_rdcycle
.sym 5255 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5256 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15974_Y_new_inv_
.sym 5257 soc.cpu.count_cycle[6]
.sym 5260 $false
.sym 5261 $abc$61060$new_n7219_
.sym 5262 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5263 soc.cpu.count_cycle[3]
.sym 5266 soc.cpu.instr_rdcycle
.sym 5267 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5268 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_
.sym 5269 soc.cpu.count_cycle[17]
.sym 5273 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27604_new_inv_
.sym 5274 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15980_Y_new_inv_
.sym 5275 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27600_new_inv_
.sym 5276 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27576_new_inv_
.sym 5277 $abc$61060$new_n7463_
.sym 5278 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15978_Y_new_inv_
.sym 5279 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27560_new_inv_
.sym 5280 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15993_Y_new_inv_
.sym 5359 soc.cpu.instr_rdcycle
.sym 5360 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5361 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15976_Y_new_inv_
.sym 5362 soc.cpu.count_cycle[8]
.sym 5365 $false
.sym 5366 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27552_new_inv_
.sym 5367 soc.cpu.instr_rdcycleh
.sym 5368 soc.cpu.count_cycle[40]
.sym 5371 soc.cpu.instr_rdcycle
.sym 5372 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5373 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15979_Y_new_inv_
.sym 5374 soc.cpu.count_cycle[11]
.sym 5377 $false
.sym 5378 $abc$61060$new_n7453_
.sym 5379 soc.cpu.instr_rdinstr
.sym 5380 soc.cpu.count_instr[24]
.sym 5383 soc.cpu.instr_rdcycle
.sym 5384 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 5385 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15992_Y_new_inv_
.sym 5386 soc.cpu.count_cycle[24]
.sym 5389 $false
.sym 5390 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27564_new_inv_
.sym 5391 soc.cpu.instr_rdcycleh
.sym 5392 soc.cpu.count_cycle[43]
.sym 5401 soc.cpu.count_instr[50]
.sym 5402 soc.cpu.instr_rdinstrh
.sym 5403 soc.cpu.count_cycle[50]
.sym 5404 soc.cpu.instr_rdcycleh
.sym 5408 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15998_Y_new_inv_
.sym 5409 $abc$61060$new_n7516_
.sym 5410 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15991_Y_new_inv_
.sym 5411 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[16]_new_
.sym 5412 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[30]_new_inv_
.sym 5413 $abc$61060$new_n7443_
.sym 5414 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[13]_new_
.sym 5415 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y_new_inv_
.sym 5456 $true
.sym 5493 soc.cpu.count_cycle[0]$2
.sym 5494 $false
.sym 5495 soc.cpu.count_cycle[0]
.sym 5496 $false
.sym 5497 $false
.sym 5499 $auto$alumacc.cc:474:replace_alu$7258.C[2]
.sym 5501 $false
.sym 5502 soc.cpu.count_cycle[1]
.sym 5505 $auto$alumacc.cc:474:replace_alu$7258.C[3]
.sym 5506 $false
.sym 5507 $false
.sym 5508 soc.cpu.count_cycle[2]
.sym 5509 $auto$alumacc.cc:474:replace_alu$7258.C[2]
.sym 5511 $auto$alumacc.cc:474:replace_alu$7258.C[4]
.sym 5512 $false
.sym 5513 $false
.sym 5514 soc.cpu.count_cycle[3]
.sym 5515 $auto$alumacc.cc:474:replace_alu$7258.C[3]
.sym 5517 $auto$alumacc.cc:474:replace_alu$7258.C[5]
.sym 5518 $false
.sym 5519 $false
.sym 5520 soc.cpu.count_cycle[4]
.sym 5521 $auto$alumacc.cc:474:replace_alu$7258.C[4]
.sym 5523 $auto$alumacc.cc:474:replace_alu$7258.C[6]
.sym 5524 $false
.sym 5525 $false
.sym 5526 soc.cpu.count_cycle[5]
.sym 5527 $auto$alumacc.cc:474:replace_alu$7258.C[5]
.sym 5529 $auto$alumacc.cc:474:replace_alu$7258.C[7]
.sym 5530 $false
.sym 5531 $false
.sym 5532 soc.cpu.count_cycle[6]
.sym 5533 $auto$alumacc.cc:474:replace_alu$7258.C[6]
.sym 5535 $auto$alumacc.cc:474:replace_alu$7258.C[8]
.sym 5536 $false
.sym 5537 $false
.sym 5538 soc.cpu.count_cycle[7]
.sym 5539 $auto$alumacc.cc:474:replace_alu$7258.C[7]
.sym 5540 $true
.sym 5541 clk_16mhz$2$2
.sym 5542 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 5543 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[12]_new_
.sym 5544 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[25]_new_
.sym 5545 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27624_new_inv_
.sym 5546 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[15]_new_
.sym 5547 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15983_Y_new_inv_
.sym 5548 $abc$61060$new_n7453_
.sym 5549 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15996_Y_new_inv_
.sym 5550 $abc$61060$new_n7493_
.sym 5591 $auto$alumacc.cc:474:replace_alu$7258.C[8]
.sym 5628 $auto$alumacc.cc:474:replace_alu$7258.C[9]
.sym 5629 $false
.sym 5630 $false
.sym 5631 soc.cpu.count_cycle[8]
.sym 5632 $auto$alumacc.cc:474:replace_alu$7258.C[8]
.sym 5634 $auto$alumacc.cc:474:replace_alu$7258.C[10]
.sym 5635 $false
.sym 5636 $false
.sym 5637 soc.cpu.count_cycle[9]
.sym 5638 $auto$alumacc.cc:474:replace_alu$7258.C[9]
.sym 5640 $auto$alumacc.cc:474:replace_alu$7258.C[11]
.sym 5641 $false
.sym 5642 $false
.sym 5643 soc.cpu.count_cycle[10]
.sym 5644 $auto$alumacc.cc:474:replace_alu$7258.C[10]
.sym 5646 $auto$alumacc.cc:474:replace_alu$7258.C[12]
.sym 5647 $false
.sym 5648 $false
.sym 5649 soc.cpu.count_cycle[11]
.sym 5650 $auto$alumacc.cc:474:replace_alu$7258.C[11]
.sym 5652 $auto$alumacc.cc:474:replace_alu$7258.C[13]
.sym 5653 $false
.sym 5654 $false
.sym 5655 soc.cpu.count_cycle[12]
.sym 5656 $auto$alumacc.cc:474:replace_alu$7258.C[12]
.sym 5658 $auto$alumacc.cc:474:replace_alu$7258.C[14]
.sym 5659 $false
.sym 5660 $false
.sym 5661 soc.cpu.count_cycle[13]
.sym 5662 $auto$alumacc.cc:474:replace_alu$7258.C[13]
.sym 5664 $auto$alumacc.cc:474:replace_alu$7258.C[15]
.sym 5665 $false
.sym 5666 $false
.sym 5667 soc.cpu.count_cycle[14]
.sym 5668 $auto$alumacc.cc:474:replace_alu$7258.C[14]
.sym 5670 $auto$alumacc.cc:474:replace_alu$7258.C[16]
.sym 5671 $false
.sym 5672 $false
.sym 5673 soc.cpu.count_cycle[15]
.sym 5674 $auto$alumacc.cc:474:replace_alu$7258.C[15]
.sym 5675 $true
.sym 5676 clk_16mhz$2$2
.sym 5677 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 5678 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_
.sym 5679 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_
.sym 5680 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15982_Y_new_inv_
.sym 5681 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_
.sym 5682 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[19]_new_
.sym 5683 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[20]_new_
.sym 5684 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[28]_new_
.sym 5685 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[23]_new_
.sym 5726 $auto$alumacc.cc:474:replace_alu$7258.C[16]
.sym 5763 $auto$alumacc.cc:474:replace_alu$7258.C[17]
.sym 5764 $false
.sym 5765 $false
.sym 5766 soc.cpu.count_cycle[16]
.sym 5767 $auto$alumacc.cc:474:replace_alu$7258.C[16]
.sym 5769 $auto$alumacc.cc:474:replace_alu$7258.C[18]
.sym 5770 $false
.sym 5771 $false
.sym 5772 soc.cpu.count_cycle[17]
.sym 5773 $auto$alumacc.cc:474:replace_alu$7258.C[17]
.sym 5775 $auto$alumacc.cc:474:replace_alu$7258.C[19]
.sym 5776 $false
.sym 5777 $false
.sym 5778 soc.cpu.count_cycle[18]
.sym 5779 $auto$alumacc.cc:474:replace_alu$7258.C[18]
.sym 5781 $auto$alumacc.cc:474:replace_alu$7258.C[20]
.sym 5782 $false
.sym 5783 $false
.sym 5784 soc.cpu.count_cycle[19]
.sym 5785 $auto$alumacc.cc:474:replace_alu$7258.C[19]
.sym 5787 $auto$alumacc.cc:474:replace_alu$7258.C[21]
.sym 5788 $false
.sym 5789 $false
.sym 5790 soc.cpu.count_cycle[20]
.sym 5791 $auto$alumacc.cc:474:replace_alu$7258.C[20]
.sym 5793 $auto$alumacc.cc:474:replace_alu$7258.C[22]
.sym 5794 $false
.sym 5795 $false
.sym 5796 soc.cpu.count_cycle[21]
.sym 5797 $auto$alumacc.cc:474:replace_alu$7258.C[21]
.sym 5799 $auto$alumacc.cc:474:replace_alu$7258.C[23]
.sym 5800 $false
.sym 5801 $false
.sym 5802 soc.cpu.count_cycle[22]
.sym 5803 $auto$alumacc.cc:474:replace_alu$7258.C[22]
.sym 5805 $auto$alumacc.cc:474:replace_alu$7258.C[24]
.sym 5806 $false
.sym 5807 $false
.sym 5808 soc.cpu.count_cycle[23]
.sym 5809 $auto$alumacc.cc:474:replace_alu$7258.C[23]
.sym 5810 $true
.sym 5811 clk_16mhz$2$2
.sym 5812 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 5813 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15994_Y_new_inv_
.sym 5814 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[27]_new_
.sym 5815 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[31]_new_
.sym 5816 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15977_Y_new_inv_
.sym 5817 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15995_Y_new_inv_
.sym 5818 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[9]_new_
.sym 5819 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15999_Y_new_inv_
.sym 5820 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[26]_new_
.sym 5861 $auto$alumacc.cc:474:replace_alu$7258.C[24]
.sym 5898 $auto$alumacc.cc:474:replace_alu$7258.C[25]
.sym 5899 $false
.sym 5900 $false
.sym 5901 soc.cpu.count_cycle[24]
.sym 5902 $auto$alumacc.cc:474:replace_alu$7258.C[24]
.sym 5904 $auto$alumacc.cc:474:replace_alu$7258.C[26]
.sym 5905 $false
.sym 5906 $false
.sym 5907 soc.cpu.count_cycle[25]
.sym 5908 $auto$alumacc.cc:474:replace_alu$7258.C[25]
.sym 5910 $auto$alumacc.cc:474:replace_alu$7258.C[27]
.sym 5911 $false
.sym 5912 $false
.sym 5913 soc.cpu.count_cycle[26]
.sym 5914 $auto$alumacc.cc:474:replace_alu$7258.C[26]
.sym 5916 $auto$alumacc.cc:474:replace_alu$7258.C[28]
.sym 5917 $false
.sym 5918 $false
.sym 5919 soc.cpu.count_cycle[27]
.sym 5920 $auto$alumacc.cc:474:replace_alu$7258.C[27]
.sym 5922 $auto$alumacc.cc:474:replace_alu$7258.C[29]
.sym 5923 $false
.sym 5924 $false
.sym 5925 soc.cpu.count_cycle[28]
.sym 5926 $auto$alumacc.cc:474:replace_alu$7258.C[28]
.sym 5928 $auto$alumacc.cc:474:replace_alu$7258.C[30]
.sym 5929 $false
.sym 5930 $false
.sym 5931 soc.cpu.count_cycle[29]
.sym 5932 $auto$alumacc.cc:474:replace_alu$7258.C[29]
.sym 5934 $auto$alumacc.cc:474:replace_alu$7258.C[31]
.sym 5935 $false
.sym 5936 $false
.sym 5937 soc.cpu.count_cycle[30]
.sym 5938 $auto$alumacc.cc:474:replace_alu$7258.C[30]
.sym 5940 $auto$alumacc.cc:474:replace_alu$7258.C[32]
.sym 5941 $false
.sym 5942 $false
.sym 5943 soc.cpu.count_cycle[31]
.sym 5944 $auto$alumacc.cc:474:replace_alu$7258.C[31]
.sym 5945 $true
.sym 5946 clk_16mhz$2$2
.sym 5947 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 5948 $abc$61060$new_n4057_
.sym 5955 $abc$61060$new_n4022_
.sym 5996 $auto$alumacc.cc:474:replace_alu$7258.C[32]
.sym 6033 $auto$alumacc.cc:474:replace_alu$7258.C[33]
.sym 6034 $false
.sym 6035 $false
.sym 6036 soc.cpu.count_cycle[32]
.sym 6037 $auto$alumacc.cc:474:replace_alu$7258.C[32]
.sym 6039 $auto$alumacc.cc:474:replace_alu$7258.C[34]
.sym 6040 $false
.sym 6041 $false
.sym 6042 soc.cpu.count_cycle[33]
.sym 6043 $auto$alumacc.cc:474:replace_alu$7258.C[33]
.sym 6045 $auto$alumacc.cc:474:replace_alu$7258.C[35]
.sym 6046 $false
.sym 6047 $false
.sym 6048 soc.cpu.count_cycle[34]
.sym 6049 $auto$alumacc.cc:474:replace_alu$7258.C[34]
.sym 6051 $auto$alumacc.cc:474:replace_alu$7258.C[36]
.sym 6052 $false
.sym 6053 $false
.sym 6054 soc.cpu.count_cycle[35]
.sym 6055 $auto$alumacc.cc:474:replace_alu$7258.C[35]
.sym 6057 $auto$alumacc.cc:474:replace_alu$7258.C[37]
.sym 6058 $false
.sym 6059 $false
.sym 6060 soc.cpu.count_cycle[36]
.sym 6061 $auto$alumacc.cc:474:replace_alu$7258.C[36]
.sym 6063 $auto$alumacc.cc:474:replace_alu$7258.C[38]
.sym 6064 $false
.sym 6065 $false
.sym 6066 soc.cpu.count_cycle[37]
.sym 6067 $auto$alumacc.cc:474:replace_alu$7258.C[37]
.sym 6069 $auto$alumacc.cc:474:replace_alu$7258.C[39]
.sym 6070 $false
.sym 6071 $false
.sym 6072 soc.cpu.count_cycle[38]
.sym 6073 $auto$alumacc.cc:474:replace_alu$7258.C[38]
.sym 6075 $auto$alumacc.cc:474:replace_alu$7258.C[40]
.sym 6076 $false
.sym 6077 $false
.sym 6078 soc.cpu.count_cycle[39]
.sym 6079 $auto$alumacc.cc:474:replace_alu$7258.C[39]
.sym 6080 $true
.sym 6081 clk_16mhz$2$2
.sym 6082 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 6083 $abc$61060$new_n5177_
.sym 6084 $abc$61060$new_n4021_
.sym 6085 $abc$61060$new_n5183_
.sym 6086 $abc$61060$new_n5178_
.sym 6087 $abc$61060$new_n5176_
.sym 6088 $abc$61060$new_n5175_
.sym 6089 $abc$61060$new_n5182_
.sym 6090 $abc$61060$new_n5181_
.sym 6131 $auto$alumacc.cc:474:replace_alu$7258.C[40]
.sym 6168 $auto$alumacc.cc:474:replace_alu$7258.C[41]
.sym 6169 $false
.sym 6170 $false
.sym 6171 soc.cpu.count_cycle[40]
.sym 6172 $auto$alumacc.cc:474:replace_alu$7258.C[40]
.sym 6174 $auto$alumacc.cc:474:replace_alu$7258.C[42]
.sym 6175 $false
.sym 6176 $false
.sym 6177 soc.cpu.count_cycle[41]
.sym 6178 $auto$alumacc.cc:474:replace_alu$7258.C[41]
.sym 6180 $auto$alumacc.cc:474:replace_alu$7258.C[43]
.sym 6181 $false
.sym 6182 $false
.sym 6183 soc.cpu.count_cycle[42]
.sym 6184 $auto$alumacc.cc:474:replace_alu$7258.C[42]
.sym 6186 $auto$alumacc.cc:474:replace_alu$7258.C[44]
.sym 6187 $false
.sym 6188 $false
.sym 6189 soc.cpu.count_cycle[43]
.sym 6190 $auto$alumacc.cc:474:replace_alu$7258.C[43]
.sym 6192 $auto$alumacc.cc:474:replace_alu$7258.C[45]
.sym 6193 $false
.sym 6194 $false
.sym 6195 soc.cpu.count_cycle[44]
.sym 6196 $auto$alumacc.cc:474:replace_alu$7258.C[44]
.sym 6198 $auto$alumacc.cc:474:replace_alu$7258.C[46]
.sym 6199 $false
.sym 6200 $false
.sym 6201 soc.cpu.count_cycle[45]
.sym 6202 $auto$alumacc.cc:474:replace_alu$7258.C[45]
.sym 6204 $auto$alumacc.cc:474:replace_alu$7258.C[47]
.sym 6205 $false
.sym 6206 $false
.sym 6207 soc.cpu.count_cycle[46]
.sym 6208 $auto$alumacc.cc:474:replace_alu$7258.C[46]
.sym 6210 $auto$alumacc.cc:474:replace_alu$7258.C[48]
.sym 6211 $false
.sym 6212 $false
.sym 6213 soc.cpu.count_cycle[47]
.sym 6214 $auto$alumacc.cc:474:replace_alu$7258.C[47]
.sym 6215 $true
.sym 6216 clk_16mhz$2$2
.sym 6217 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 6218 $abc$61060$new_n5185_
.sym 6219 soc.spimemio.rd_addr[8]
.sym 6222 soc.spimemio.rd_addr[9]
.sym 6224 soc.spimemio.rd_addr[4]
.sym 6225 soc.spimemio.rd_addr[6]
.sym 6266 $auto$alumacc.cc:474:replace_alu$7258.C[48]
.sym 6303 $auto$alumacc.cc:474:replace_alu$7258.C[49]
.sym 6304 $false
.sym 6305 $false
.sym 6306 soc.cpu.count_cycle[48]
.sym 6307 $auto$alumacc.cc:474:replace_alu$7258.C[48]
.sym 6309 $auto$alumacc.cc:474:replace_alu$7258.C[50]
.sym 6310 $false
.sym 6311 $false
.sym 6312 soc.cpu.count_cycle[49]
.sym 6313 $auto$alumacc.cc:474:replace_alu$7258.C[49]
.sym 6315 $auto$alumacc.cc:474:replace_alu$7258.C[51]
.sym 6316 $false
.sym 6317 $false
.sym 6318 soc.cpu.count_cycle[50]
.sym 6319 $auto$alumacc.cc:474:replace_alu$7258.C[50]
.sym 6321 $auto$alumacc.cc:474:replace_alu$7258.C[52]
.sym 6322 $false
.sym 6323 $false
.sym 6324 soc.cpu.count_cycle[51]
.sym 6325 $auto$alumacc.cc:474:replace_alu$7258.C[51]
.sym 6327 $auto$alumacc.cc:474:replace_alu$7258.C[53]
.sym 6328 $false
.sym 6329 $false
.sym 6330 soc.cpu.count_cycle[52]
.sym 6331 $auto$alumacc.cc:474:replace_alu$7258.C[52]
.sym 6333 $auto$alumacc.cc:474:replace_alu$7258.C[54]
.sym 6334 $false
.sym 6335 $false
.sym 6336 soc.cpu.count_cycle[53]
.sym 6337 $auto$alumacc.cc:474:replace_alu$7258.C[53]
.sym 6339 $auto$alumacc.cc:474:replace_alu$7258.C[55]
.sym 6340 $false
.sym 6341 $false
.sym 6342 soc.cpu.count_cycle[54]
.sym 6343 $auto$alumacc.cc:474:replace_alu$7258.C[54]
.sym 6345 $auto$alumacc.cc:474:replace_alu$7258.C[56]
.sym 6346 $false
.sym 6347 $false
.sym 6348 soc.cpu.count_cycle[55]
.sym 6349 $auto$alumacc.cc:474:replace_alu$7258.C[55]
.sym 6350 $true
.sym 6351 clk_16mhz$2$2
.sym 6352 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 6353 $abc$61060$new_n5180_
.sym 6354 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[11]_new_
.sym 6356 soc.spimemio.rd_addr[16]
.sym 6359 soc.spimemio.rd_addr[18]
.sym 6360 soc.spimemio.rd_addr[11]
.sym 6401 $auto$alumacc.cc:474:replace_alu$7258.C[56]
.sym 6438 $auto$alumacc.cc:474:replace_alu$7258.C[57]
.sym 6439 $false
.sym 6440 $false
.sym 6441 soc.cpu.count_cycle[56]
.sym 6442 $auto$alumacc.cc:474:replace_alu$7258.C[56]
.sym 6444 $auto$alumacc.cc:474:replace_alu$7258.C[58]
.sym 6445 $false
.sym 6446 $false
.sym 6447 soc.cpu.count_cycle[57]
.sym 6448 $auto$alumacc.cc:474:replace_alu$7258.C[57]
.sym 6450 $auto$alumacc.cc:474:replace_alu$7258.C[59]
.sym 6451 $false
.sym 6452 $false
.sym 6453 soc.cpu.count_cycle[58]
.sym 6454 $auto$alumacc.cc:474:replace_alu$7258.C[58]
.sym 6456 $auto$alumacc.cc:474:replace_alu$7258.C[60]
.sym 6457 $false
.sym 6458 $false
.sym 6459 soc.cpu.count_cycle[59]
.sym 6460 $auto$alumacc.cc:474:replace_alu$7258.C[59]
.sym 6462 $auto$alumacc.cc:474:replace_alu$7258.C[61]
.sym 6463 $false
.sym 6464 $false
.sym 6465 soc.cpu.count_cycle[60]
.sym 6466 $auto$alumacc.cc:474:replace_alu$7258.C[60]
.sym 6468 $auto$alumacc.cc:474:replace_alu$7258.C[62]
.sym 6469 $false
.sym 6470 $false
.sym 6471 soc.cpu.count_cycle[61]
.sym 6472 $auto$alumacc.cc:474:replace_alu$7258.C[61]
.sym 6474 $auto$alumacc.cc:474:replace_alu$7258.C[63]
.sym 6475 $false
.sym 6476 $false
.sym 6477 soc.cpu.count_cycle[62]
.sym 6478 $auto$alumacc.cc:474:replace_alu$7258.C[62]
.sym 6481 $false
.sym 6482 $false
.sym 6483 soc.cpu.count_cycle[63]
.sym 6484 $auto$alumacc.cc:474:replace_alu$7258.C[63]
.sym 6485 $true
.sym 6486 clk_16mhz$2$2
.sym 6487 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 6489 clock.counterO[1]
.sym 6492 pin_8$2
.sym 6630 gpio[22]
.sym 6759 soc.cpu.pcpi_mul.rs2[0]
.sym 6897 soc.cpu.pcpi_mul.rd[0]
.sym 7029 soc.cpu.pcpi_mul.rdx[1]
.sym 7031 soc.cpu.pcpi_mul.rdx[26]
.sym 7034 soc.cpu.pcpi_mul.rdx[27]
.sym 7170 soc.cpu.pcpi_mul.rdx[17]
.sym 7302 soc.cpu.pcpi_mul.rdx[57]
.sym 7435 soc.cpu.pcpi_mul.rs1[63]
.sym 7568 soc.cpu.pcpi_mul.rs1[61]
.sym 7570 soc.cpu.pcpi_mul.rs1[60]
.sym 7574 soc.cpu.pcpi_mul.rdx[50]
.sym 7575 soc.cpu.pcpi_mul.rs1[62]
.sym 7703 $abc$61060$auto$maccmap.cc:112:fulladd$23529[2]
.sym 7704 $abc$61060$auto$maccmap.cc:112:fulladd$23529[1]
.sym 7705 $abc$61060$auto$maccmap.cc:111:fulladd$23528[3]
.sym 7706 $abc$61060$auto$maccmap.cc:112:fulladd$23529[3]
.sym 7707 $abc$61060$auto$maccmap.cc:111:fulladd$23528[1]
.sym 7708 $abc$61060$auto$maccmap.cc:111:fulladd$23528[2]
.sym 7709 soc.cpu.pcpi_mul.rdx[49]
.sym 7710 soc.cpu.pcpi_mul.rdx[51]
.sym 7751 $false
.sym 7788 $auto$maccmap.cc:240:synth$23531.C[2]
.sym 7790 $abc$61060$auto$maccmap.cc:111:fulladd$23528[1]
.sym 7791 $abc$61060$auto$maccmap.cc:112:fulladd$23529[0]
.sym 7794 $auto$maccmap.cc:240:synth$23531.C[3]
.sym 7795 $false
.sym 7796 $abc$61060$auto$maccmap.cc:111:fulladd$23528[2]
.sym 7797 $abc$61060$auto$maccmap.cc:112:fulladd$23529[1]
.sym 7798 $auto$maccmap.cc:240:synth$23531.C[2]
.sym 7800 $auto$maccmap.cc:240:synth$23531.C[4]
.sym 7801 $false
.sym 7802 $abc$61060$auto$maccmap.cc:111:fulladd$23528[3]
.sym 7803 $abc$61060$auto$maccmap.cc:112:fulladd$23529[2]
.sym 7804 $auto$maccmap.cc:240:synth$23531.C[3]
.sym 7807 $false
.sym 7808 $false
.sym 7809 $abc$61060$auto$maccmap.cc:112:fulladd$23529[3]
.sym 7810 $auto$maccmap.cc:240:synth$23531.C[4]
.sym 7831 $false
.sym 7832 $abc$61060$auto$maccmap.cc:111:fulladd$23528[1]
.sym 7833 $abc$61060$auto$maccmap.cc:112:fulladd$23529[0]
.sym 7834 $false
.sym 7835 resetn$2
.sym 7836 clk_16mhz$2$2
.sym 7837 soc.cpu.pcpi_mul.mul_waiting$2
.sym 7841 soc.cpu.pcpi_mul.mul_counter[1]
.sym 7842 soc.cpu.pcpi_mul.mul_counter[3]
.sym 7843 soc.cpu.pcpi_mul.mul_counter[0]
.sym 7975 $auto$alumacc.cc:474:replace_alu$7356.C[2]
.sym 7976 $auto$alumacc.cc:474:replace_alu$7356.C[3]
.sym 7977 $auto$alumacc.cc:474:replace_alu$7356.C[4]
.sym 7978 $auto$alumacc.cc:474:replace_alu$7356.C[5]
.sym 7979 soc.cpu.pcpi_mul.mul_counter[6]
.sym 7980 soc.cpu.pcpi_mul.mul_counter[2]
.sym 8089 $false
.sym 8090 soc.cpu.pcpi_mul.mul_counter[4]
.sym 8091 $false
.sym 8092 $auto$alumacc.cc:474:replace_alu$7356.C[4]
.sym 8105 resetn$2
.sym 8106 clk_16mhz$2$2
.sym 8107 soc.cpu.pcpi_mul.mul_waiting$2
.sym 8258 $true
.sym 8295 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]$3
.sym 8296 $false
.sym 8297 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]
.sym 8298 $false
.sym 8299 $false
.sym 8301 $auto$alumacc.cc:474:replace_alu$7233.C[2]
.sym 8303 $false
.sym 8304 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.sym 8307 $auto$alumacc.cc:474:replace_alu$7233.C[3]
.sym 8309 $false
.sym 8310 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.sym 8313 $auto$alumacc.cc:474:replace_alu$7233.C[4]
.sym 8315 $false
.sym 8316 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.sym 8319 $auto$alumacc.cc:474:replace_alu$7233.C[5]
.sym 8321 $false
.sym 8322 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.sym 8325 $auto$alumacc.cc:474:replace_alu$7233.C[6]
.sym 8327 $false
.sym 8328 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.sym 8331 $auto$alumacc.cc:474:replace_alu$7233.C[7]
.sym 8333 $false
.sym 8334 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.sym 8337 $auto$alumacc.cc:474:replace_alu$7233.C[8]
.sym 8339 $false
.sym 8340 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.sym 8421 $auto$alumacc.cc:474:replace_alu$7233.C[8]
.sym 8458 $auto$alumacc.cc:474:replace_alu$7233.C[9]
.sym 8460 $false
.sym 8461 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.sym 8464 $auto$alumacc.cc:474:replace_alu$7233.C[10]
.sym 8466 $false
.sym 8467 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.sym 8470 $auto$alumacc.cc:474:replace_alu$7233.C[11]
.sym 8472 $false
.sym 8473 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.sym 8476 $auto$alumacc.cc:474:replace_alu$7233.C[12]
.sym 8478 $false
.sym 8479 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.sym 8482 $auto$alumacc.cc:474:replace_alu$7233.C[13]
.sym 8484 $false
.sym 8485 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.sym 8488 $auto$alumacc.cc:474:replace_alu$7233.C[14]
.sym 8490 $true$2
.sym 8491 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.sym 8494 $auto$alumacc.cc:474:replace_alu$7233.C[15]
.sym 8496 $false
.sym 8497 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.sym 8500 $auto$alumacc.cc:474:replace_alu$7233.C[16]
.sym 8502 $false
.sym 8503 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.sym 8544 $auto$alumacc.cc:474:replace_alu$7233.C[16]
.sym 8581 $auto$alumacc.cc:474:replace_alu$7233.C[17]
.sym 8583 $false
.sym 8584 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.sym 8587 $auto$alumacc.cc:474:replace_alu$7233.C[18]
.sym 8589 $false
.sym 8590 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.sym 8593 $auto$alumacc.cc:474:replace_alu$7233.C[19]
.sym 8595 $false
.sym 8596 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.sym 8599 $auto$alumacc.cc:474:replace_alu$7233.C[20]
.sym 8601 $false
.sym 8602 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.sym 8605 $auto$alumacc.cc:474:replace_alu$7233.C[21]
.sym 8607 $false
.sym 8608 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.sym 8611 $auto$alumacc.cc:474:replace_alu$7233.C[22]
.sym 8613 $false
.sym 8614 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.sym 8617 $auto$alumacc.cc:474:replace_alu$7233.C[23]
.sym 8619 $false
.sym 8620 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.sym 8623 $auto$alumacc.cc:474:replace_alu$7233.C[24]
.sym 8625 $false
.sym 8626 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.sym 8667 $auto$alumacc.cc:474:replace_alu$7233.C[24]
.sym 8704 $auto$alumacc.cc:474:replace_alu$7233.C[25]
.sym 8706 $false
.sym 8707 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.sym 8710 $auto$alumacc.cc:474:replace_alu$7233.C[26]
.sym 8712 $false
.sym 8713 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.sym 8716 $auto$alumacc.cc:474:replace_alu$7233.C[27]
.sym 8718 $false
.sym 8719 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.sym 8722 $auto$alumacc.cc:474:replace_alu$7233.C[28]
.sym 8724 $false
.sym 8725 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.sym 8728 $auto$alumacc.cc:474:replace_alu$7233.C[29]
.sym 8730 $false
.sym 8731 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.sym 8734 $auto$alumacc.cc:474:replace_alu$7233.C[30]
.sym 8736 $false
.sym 8737 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.sym 8740 $auto$alumacc.cc:474:replace_alu$7233.C[31]
.sym 8742 $false
.sym 8743 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.sym 8746 $abc$61060$auto$alumacc.cc:491:replace_alu$7235[31]$2
.sym 8748 $false
.sym 8749 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.sym 8754 $abc$61060$auto$alumacc.cc:491:replace_alu$7219[31]
.sym 8756 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.sym 8757 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.sym 8758 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.sym 8759 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.sym 8760 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.sym 8761 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7]
.sym 8831 $abc$61060$auto$alumacc.cc:491:replace_alu$7235[31]$2
.sym 8834 $false
.sym 8835 $false
.sym 8836 $false
.sym 8837 soc.cpu.mem_addr[11]
.sym 8840 $false
.sym 8841 $false
.sym 8842 $false
.sym 8843 soc.cpu.mem_addr[13]
.sym 8884 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]
.sym 8987 $false
.sym 8988 $false
.sym 8989 $false
.sym 8990 soc.cpu.mem_addr[25]
.sym 9002 soc.cpu.count_instr[2]
.sym 9003 soc.cpu.count_instr[3]
.sym 9004 soc.cpu.count_instr[4]
.sym 9005 soc.cpu.count_instr[5]
.sym 9006 soc.cpu.count_instr[6]
.sym 9007 soc.cpu.count_instr[7]
.sym 9074 $false
.sym 9075 $false
.sym 9076 soc.cpu.count_instr[1]
.sym 9077 soc.cpu.count_instr[0]
.sym 9120 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 9121 clk_16mhz$2$2
.sym 9122 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 9123 soc.cpu.count_instr[8]
.sym 9124 soc.cpu.count_instr[9]
.sym 9125 soc.cpu.count_instr[10]
.sym 9126 soc.cpu.count_instr[11]
.sym 9127 soc.cpu.count_instr[12]
.sym 9128 soc.cpu.count_instr[13]
.sym 9129 soc.cpu.count_instr[14]
.sym 9130 soc.cpu.count_instr[15]
.sym 9203 $false
.sym 9204 $abc$61060$new_n7205_
.sym 9205 soc.cpu.instr_rdinstr
.sym 9206 soc.cpu.count_instr[2]
.sym 9246 soc.cpu.count_instr[16]
.sym 9247 soc.cpu.count_instr[17]
.sym 9248 soc.cpu.count_instr[18]
.sym 9249 soc.cpu.count_instr[19]
.sym 9250 soc.cpu.count_instr[20]
.sym 9251 soc.cpu.count_instr[21]
.sym 9252 soc.cpu.count_instr[22]
.sym 9253 soc.cpu.count_instr[23]
.sym 9320 soc.cpu.count_instr[54]
.sym 9321 soc.cpu.instr_rdinstrh
.sym 9322 soc.cpu.count_instr[22]
.sym 9323 soc.cpu.instr_rdinstr
.sym 9326 soc.cpu.count_instr[49]
.sym 9327 soc.cpu.instr_rdinstrh
.sym 9328 soc.cpu.count_instr[17]
.sym 9329 soc.cpu.instr_rdinstr
.sym 9332 soc.cpu.count_instr[48]
.sym 9333 soc.cpu.instr_rdinstrh
.sym 9334 soc.cpu.count_instr[16]
.sym 9335 soc.cpu.instr_rdinstr
.sym 9338 soc.cpu.count_instr[51]
.sym 9339 soc.cpu.instr_rdinstrh
.sym 9340 soc.cpu.count_instr[19]
.sym 9341 soc.cpu.instr_rdinstr
.sym 9344 soc.cpu.count_instr[43]
.sym 9345 soc.cpu.instr_rdinstrh
.sym 9346 soc.cpu.count_instr[11]
.sym 9347 soc.cpu.instr_rdinstr
.sym 9350 soc.cpu.count_instr[45]
.sym 9351 soc.cpu.instr_rdinstrh
.sym 9352 soc.cpu.count_instr[13]
.sym 9353 soc.cpu.instr_rdinstr
.sym 9356 soc.cpu.count_instr[44]
.sym 9357 soc.cpu.instr_rdinstrh
.sym 9358 soc.cpu.count_instr[12]
.sym 9359 soc.cpu.instr_rdinstr
.sym 9362 soc.cpu.count_instr[41]
.sym 9363 soc.cpu.instr_rdinstrh
.sym 9364 soc.cpu.count_instr[9]
.sym 9365 soc.cpu.instr_rdinstr
.sym 9369 soc.cpu.count_instr[24]
.sym 9370 soc.cpu.count_instr[25]
.sym 9371 soc.cpu.count_instr[26]
.sym 9372 soc.cpu.count_instr[27]
.sym 9373 soc.cpu.count_instr[28]
.sym 9374 soc.cpu.count_instr[29]
.sym 9375 soc.cpu.count_instr[30]
.sym 9376 soc.cpu.count_instr[31]
.sym 9443 $false
.sym 9444 $abc$61060$new_n7193_
.sym 9445 soc.cpu.instr_rdinstrh
.sym 9446 soc.cpu.count_instr[33]
.sym 9449 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 9450 $abc$61060$new_n7218_
.sym 9451 soc.cpu.count_instr[3]
.sym 9452 soc.cpu.instr_rdinstr
.sym 9455 soc.cpu.instr_rdcycle
.sym 9456 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9457 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15969_Y_new_inv_
.sym 9458 soc.cpu.count_cycle[1]
.sym 9461 soc.cpu.count_instr[34]
.sym 9462 soc.cpu.instr_rdinstrh
.sym 9463 soc.cpu.count_cycle[34]
.sym 9464 soc.cpu.instr_rdcycleh
.sym 9467 $false
.sym 9468 $false
.sym 9469 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9470 soc.cpu.instr_rdcycle
.sym 9473 $false
.sym 9474 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27572_new_inv_
.sym 9475 soc.cpu.instr_rdcycleh
.sym 9476 soc.cpu.count_cycle[45]
.sym 9479 soc.cpu.count_instr[1]
.sym 9480 soc.cpu.instr_rdinstr
.sym 9481 soc.cpu.count_cycle[33]
.sym 9482 soc.cpu.instr_rdcycleh
.sym 9485 soc.cpu.instr_rdcycle
.sym 9486 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9487 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15970_Y_new_inv_
.sym 9488 soc.cpu.count_cycle[2]
.sym 9492 soc.cpu.count_instr[32]
.sym 9493 soc.cpu.count_instr[33]
.sym 9494 soc.cpu.count_instr[34]
.sym 9495 soc.cpu.count_instr[35]
.sym 9496 soc.cpu.count_instr[36]
.sym 9497 soc.cpu.count_instr[37]
.sym 9498 soc.cpu.count_instr[38]
.sym 9499 soc.cpu.count_instr[39]
.sym 9566 soc.cpu.instr_rdcycle
.sym 9567 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9568 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15978_Y_new_inv_
.sym 9569 soc.cpu.count_cycle[10]
.sym 9572 $false
.sym 9573 $abc$61060$new_n7244_
.sym 9574 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9575 soc.cpu.count_cycle[5]
.sym 9578 $false
.sym 9579 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27584_new_inv_
.sym 9580 soc.cpu.instr_rdcycleh
.sym 9581 soc.cpu.count_cycle[48]
.sym 9584 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 9585 $abc$61060$new_n7243_
.sym 9586 soc.cpu.count_instr[37]
.sym 9587 soc.cpu.instr_rdinstrh
.sym 9590 soc.cpu.count_instr[47]
.sym 9591 soc.cpu.instr_rdinstrh
.sym 9592 soc.cpu.count_instr[15]
.sym 9593 soc.cpu.instr_rdinstr
.sym 9596 soc.cpu.count_instr[38]
.sym 9597 soc.cpu.instr_rdinstrh
.sym 9598 soc.cpu.count_instr[6]
.sym 9599 soc.cpu.instr_rdinstr
.sym 9602 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 9603 $abc$61060$new_n7269_
.sym 9604 soc.cpu.count_instr[39]
.sym 9605 soc.cpu.instr_rdinstrh
.sym 9608 soc.cpu.count_instr[40]
.sym 9609 soc.cpu.instr_rdinstrh
.sym 9610 soc.cpu.count_instr[8]
.sym 9611 soc.cpu.instr_rdinstr
.sym 9615 soc.cpu.count_instr[40]
.sym 9616 soc.cpu.count_instr[41]
.sym 9617 soc.cpu.count_instr[42]
.sym 9618 soc.cpu.count_instr[43]
.sym 9619 soc.cpu.count_instr[44]
.sym 9620 soc.cpu.count_instr[45]
.sym 9621 soc.cpu.count_instr[46]
.sym 9622 soc.cpu.count_instr[47]
.sym 9689 soc.cpu.count_instr[53]
.sym 9690 soc.cpu.instr_rdinstrh
.sym 9691 soc.cpu.count_instr[21]
.sym 9692 soc.cpu.instr_rdinstr
.sym 9695 $false
.sym 9696 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27568_new_inv_
.sym 9697 soc.cpu.instr_rdcycleh
.sym 9698 soc.cpu.count_cycle[44]
.sym 9701 soc.cpu.count_instr[52]
.sym 9702 soc.cpu.instr_rdinstrh
.sym 9703 soc.cpu.count_instr[20]
.sym 9704 soc.cpu.instr_rdinstr
.sym 9707 soc.cpu.count_instr[46]
.sym 9708 soc.cpu.instr_rdinstrh
.sym 9709 soc.cpu.count_instr[14]
.sym 9710 soc.cpu.instr_rdinstr
.sym 9713 soc.cpu.count_instr[25]
.sym 9714 soc.cpu.instr_rdinstr
.sym 9715 soc.cpu.count_cycle[57]
.sym 9716 soc.cpu.instr_rdcycleh
.sym 9719 $false
.sym 9720 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27560_new_inv_
.sym 9721 soc.cpu.instr_rdcycleh
.sym 9722 soc.cpu.count_cycle[42]
.sym 9725 soc.cpu.count_instr[42]
.sym 9726 soc.cpu.instr_rdinstrh
.sym 9727 soc.cpu.count_instr[10]
.sym 9728 soc.cpu.instr_rdinstr
.sym 9731 $false
.sym 9732 $abc$61060$new_n7463_
.sym 9733 soc.cpu.instr_rdinstrh
.sym 9734 soc.cpu.count_instr[57]
.sym 9738 soc.cpu.count_instr[48]
.sym 9739 soc.cpu.count_instr[49]
.sym 9740 soc.cpu.count_instr[50]
.sym 9741 soc.cpu.count_instr[51]
.sym 9742 soc.cpu.count_instr[52]
.sym 9743 soc.cpu.count_instr[53]
.sym 9744 soc.cpu.count_instr[54]
.sym 9745 soc.cpu.count_instr[55]
.sym 9812 $false
.sym 9813 $abc$61060$new_n7516_
.sym 9814 soc.cpu.instr_rdinstrh
.sym 9815 soc.cpu.count_instr[62]
.sym 9818 soc.cpu.count_instr[30]
.sym 9819 soc.cpu.instr_rdinstr
.sym 9820 soc.cpu.count_cycle[62]
.sym 9821 soc.cpu.instr_rdcycleh
.sym 9824 $false
.sym 9825 $abc$61060$new_n7443_
.sym 9826 soc.cpu.instr_rdinstrh
.sym 9827 soc.cpu.count_instr[55]
.sym 9830 soc.cpu.instr_rdcycle
.sym 9831 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9832 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_
.sym 9833 soc.cpu.count_cycle[16]
.sym 9836 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9837 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15998_Y_new_inv_
.sym 9838 soc.cpu.count_cycle[30]
.sym 9839 soc.cpu.instr_rdcycle
.sym 9842 soc.cpu.count_instr[23]
.sym 9843 soc.cpu.instr_rdinstr
.sym 9844 soc.cpu.count_cycle[55]
.sym 9845 soc.cpu.instr_rdcycleh
.sym 9848 soc.cpu.instr_rdcycle
.sym 9849 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9850 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_
.sym 9851 soc.cpu.count_cycle[13]
.sym 9854 $false
.sym 9855 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27608_new_inv_
.sym 9856 soc.cpu.instr_rdcycleh
.sym 9857 soc.cpu.count_cycle[54]
.sym 9861 soc.cpu.count_instr[56]
.sym 9862 soc.cpu.count_instr[57]
.sym 9863 soc.cpu.count_instr[58]
.sym 9864 soc.cpu.count_instr[59]
.sym 9865 soc.cpu.count_instr[60]
.sym 9866 soc.cpu.count_instr[61]
.sym 9867 soc.cpu.count_instr[62]
.sym 9868 soc.cpu.count_instr[63]
.sym 9935 soc.cpu.instr_rdcycle
.sym 9936 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9937 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15980_Y_new_inv_
.sym 9938 soc.cpu.count_cycle[12]
.sym 9941 soc.cpu.instr_rdcycle
.sym 9942 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9943 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15993_Y_new_inv_
.sym 9944 soc.cpu.count_cycle[25]
.sym 9947 soc.cpu.count_instr[58]
.sym 9948 soc.cpu.instr_rdinstrh
.sym 9949 soc.cpu.count_instr[26]
.sym 9950 soc.cpu.instr_rdinstr
.sym 9953 soc.cpu.instr_rdcycle
.sym 9954 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 9955 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15983_Y_new_inv_
.sym 9956 soc.cpu.count_cycle[15]
.sym 9959 $false
.sym 9960 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27580_new_inv_
.sym 9961 soc.cpu.instr_rdcycleh
.sym 9962 soc.cpu.count_cycle[47]
.sym 9965 soc.cpu.count_instr[56]
.sym 9966 soc.cpu.instr_rdinstrh
.sym 9967 soc.cpu.count_cycle[56]
.sym 9968 soc.cpu.instr_rdcycleh
.sym 9971 $false
.sym 9972 $abc$61060$new_n7493_
.sym 9973 soc.cpu.instr_rdinstr
.sym 9974 soc.cpu.count_instr[28]
.sym 9977 soc.cpu.count_instr[60]
.sym 9978 soc.cpu.instr_rdinstrh
.sym 9979 soc.cpu.count_cycle[60]
.sym 9980 soc.cpu.instr_rdcycleh
.sym 9984 $abc$61060$new_n4046_
.sym 9986 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27644_new_inv_
.sym 9987 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27628_new_inv_
.sym 9988 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[14]_new_
.sym 9989 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[21]_new_
.sym 9990 resetn
.sym 9991 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27636_new_inv_
.sym 10058 $false
.sym 10059 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27604_new_inv_
.sym 10060 soc.cpu.instr_rdcycleh
.sym 10061 soc.cpu.count_cycle[53]
.sym 10064 $false
.sym 10065 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27600_new_inv_
.sym 10066 soc.cpu.instr_rdcycleh
.sym 10067 soc.cpu.count_cycle[52]
.sym 10070 $false
.sym 10071 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27576_new_inv_
.sym 10072 soc.cpu.instr_rdcycleh
.sym 10073 soc.cpu.count_cycle[46]
.sym 10076 $false
.sym 10077 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27596_new_inv_
.sym 10078 soc.cpu.instr_rdcycleh
.sym 10079 soc.cpu.count_cycle[51]
.sym 10082 soc.cpu.instr_rdcycle
.sym 10083 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 10084 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_
.sym 10085 soc.cpu.count_cycle[19]
.sym 10088 soc.cpu.instr_rdcycle
.sym 10089 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 10090 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_
.sym 10091 soc.cpu.count_cycle[20]
.sym 10094 soc.cpu.instr_rdcycle
.sym 10095 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 10096 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15996_Y_new_inv_
.sym 10097 soc.cpu.count_cycle[28]
.sym 10100 soc.cpu.instr_rdcycle
.sym 10101 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 10102 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15991_Y_new_inv_
.sym 10103 soc.cpu.count_cycle[23]
.sym 10108 $abc$61060$new_n4041_
.sym 10109 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[29]_new_
.sym 10112 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15997_Y_new_inv_
.sym 10181 $false
.sym 10182 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27624_new_inv_
.sym 10183 soc.cpu.instr_rdcycleh
.sym 10184 soc.cpu.count_cycle[58]
.sym 10187 soc.cpu.instr_rdcycle
.sym 10188 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 10189 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15995_Y_new_inv_
.sym 10190 soc.cpu.count_cycle[27]
.sym 10193 soc.cpu.instr_rdcycle
.sym 10194 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 10195 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15999_Y_new_inv_
.sym 10196 soc.cpu.count_cycle[31]
.sym 10199 $false
.sym 10200 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27556_new_inv_
.sym 10201 soc.cpu.instr_rdcycleh
.sym 10202 soc.cpu.count_cycle[41]
.sym 10205 $false
.sym 10206 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27628_new_inv_
.sym 10207 soc.cpu.instr_rdcycleh
.sym 10208 soc.cpu.count_cycle[59]
.sym 10211 soc.cpu.instr_rdcycle
.sym 10212 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 10213 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15977_Y_new_inv_
.sym 10214 soc.cpu.count_cycle[9]
.sym 10217 $false
.sym 10218 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27644_new_inv_
.sym 10219 soc.cpu.instr_rdcycleh
.sym 10220 soc.cpu.count_cycle[63]
.sym 10223 soc.cpu.instr_rdcycle
.sym 10224 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 10225 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15994_Y_new_inv_
.sym 10226 soc.cpu.count_cycle[26]
.sym 10230 $abc$61060$new_n5174_
.sym 10231 $abc$61060$new_n4037_
.sym 10232 $abc$61060$auto$wreduce.cc:454:run$7045[3]
.sym 10233 $abc$61060$new_n5194_
.sym 10234 $abc$61060$new_n5186_
.sym 10235 $abc$61060$new_n4056_
.sym 10236 $abc$61060$new_n4019_
.sym 10237 soc.spimemio.rd_addr[3]
.sym 10304 soc.cpu.mem_addr[16]
.sym 10305 soc.spimemio.rd_addr[16]
.sym 10306 soc.cpu.mem_addr[18]
.sym 10307 soc.spimemio.rd_addr[18]
.sym 10346 soc.spimemio.rd_addr[8]
.sym 10347 soc.cpu.mem_addr[8]
.sym 10348 soc.cpu.mem_addr[4]
.sym 10349 soc.spimemio.rd_addr[4]
.sym 10353 $abc$61060$new_n5187_
.sym 10354 $abc$61060$new_n4027_
.sym 10355 $abc$61060$new_n5193_
.sym 10356 $abc$61060$new_n5192_
.sym 10357 soc.spimemio.rd_addr[21]
.sym 10358 soc.spimemio.rd_addr[23]
.sym 10359 soc.spimemio.rd_addr[13]
.sym 10360 soc.spimemio.rd_addr[20]
.sym 10427 $abc$61060$new_n5179_
.sym 10428 $abc$61060$new_n5178_
.sym 10429 soc.cpu.mem_addr[20]
.sym 10430 $abc$61060$auto$wreduce.cc:454:run$7045[20]
.sym 10433 $false
.sym 10434 $abc$61060$new_n4022_
.sym 10435 soc.spimemio.rd_addr[6]
.sym 10436 soc.cpu.mem_addr[6]
.sym 10439 $abc$61060$auto$wreduce.cc:454:run$7045[8]
.sym 10440 soc.cpu.mem_addr[8]
.sym 10441 $abc$61060$auto$wreduce.cc:454:run$7045[20]
.sym 10442 soc.cpu.mem_addr[20]
.sym 10445 soc.cpu.mem_addr[8]
.sym 10446 $abc$61060$auto$wreduce.cc:454:run$7045[8]
.sym 10447 $abc$61060$auto$wreduce.cc:454:run$7045[4]
.sym 10448 soc.cpu.mem_addr[4]
.sym 10451 $abc$61060$new_n5180_
.sym 10452 $abc$61060$new_n5177_
.sym 10453 soc.cpu.mem_addr[13]
.sym 10454 $abc$61060$auto$wreduce.cc:454:run$7045[13]
.sym 10457 $abc$61060$new_n5185_
.sym 10458 $abc$61060$new_n5184_
.sym 10459 $abc$61060$new_n5181_
.sym 10460 $abc$61060$new_n5176_
.sym 10463 soc.cpu.mem_addr[4]
.sym 10464 $abc$61060$auto$wreduce.cc:454:run$7045[4]
.sym 10465 soc.cpu.mem_addr[6]
.sym 10466 $abc$61060$auto$wreduce.cc:454:run$7045[6]
.sym 10469 $abc$61060$new_n5183_
.sym 10470 $abc$61060$new_n5182_
.sym 10471 $abc$61060$auto$wreduce.cc:454:run$7045[23]
.sym 10472 soc.cpu.mem_addr[23]
.sym 10478 $abc$61060$auto$wreduce.cc:454:run$7045[4]
.sym 10479 $abc$61060$auto$wreduce.cc:454:run$7045[5]
.sym 10480 $abc$61060$auto$wreduce.cc:454:run$7045[6]
.sym 10481 $abc$61060$auto$wreduce.cc:454:run$7045[7]
.sym 10482 $abc$61060$auto$wreduce.cc:454:run$7045[8]
.sym 10483 $abc$61060$auto$wreduce.cc:454:run$7045[9]
.sym 10550 $abc$61060$auto$wreduce.cc:454:run$7045[11]
.sym 10551 soc.cpu.mem_addr[11]
.sym 10552 $abc$61060$auto$wreduce.cc:454:run$7045[9]
.sym 10553 soc.cpu.mem_addr[9]
.sym 10556 $false
.sym 10557 soc.spimemio.rd_inc
.sym 10558 soc.cpu.mem_addr[8]
.sym 10559 $abc$61060$auto$wreduce.cc:454:run$7045[8]
.sym 10574 $false
.sym 10575 soc.spimemio.rd_inc
.sym 10576 soc.cpu.mem_addr[9]
.sym 10577 $abc$61060$auto$wreduce.cc:454:run$7045[9]
.sym 10586 $false
.sym 10587 soc.spimemio.rd_inc
.sym 10588 soc.cpu.mem_addr[4]
.sym 10589 $abc$61060$auto$wreduce.cc:454:run$7045[4]
.sym 10592 $false
.sym 10593 soc.spimemio.rd_inc
.sym 10594 soc.cpu.mem_addr[6]
.sym 10595 $abc$61060$auto$wreduce.cc:454:run$7045[6]
.sym 10596 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 10597 clk_16mhz$2$2
.sym 10598 $false
.sym 10599 $abc$61060$auto$wreduce.cc:454:run$7045[10]
.sym 10600 $abc$61060$auto$wreduce.cc:454:run$7045[11]
.sym 10601 $abc$61060$auto$wreduce.cc:454:run$7045[12]
.sym 10602 $abc$61060$auto$wreduce.cc:454:run$7045[13]
.sym 10603 $abc$61060$auto$wreduce.cc:454:run$7045[14]
.sym 10604 $abc$61060$auto$wreduce.cc:454:run$7045[15]
.sym 10605 $abc$61060$auto$wreduce.cc:454:run$7045[16]
.sym 10606 $abc$61060$auto$wreduce.cc:454:run$7045[17]
.sym 10673 $abc$61060$auto$wreduce.cc:454:run$7045[18]
.sym 10674 soc.cpu.mem_addr[18]
.sym 10675 soc.cpu.mem_addr[16]
.sym 10676 $abc$61060$auto$wreduce.cc:454:run$7045[16]
.sym 10679 $false
.sym 10680 $false
.sym 10681 soc.spimemio.rd_addr[11]
.sym 10682 soc.cpu.mem_addr[11]
.sym 10691 $false
.sym 10692 soc.spimemio.rd_inc
.sym 10693 soc.cpu.mem_addr[16]
.sym 10694 $abc$61060$auto$wreduce.cc:454:run$7045[16]
.sym 10709 $false
.sym 10710 soc.spimemio.rd_inc
.sym 10711 soc.cpu.mem_addr[18]
.sym 10712 $abc$61060$auto$wreduce.cc:454:run$7045[18]
.sym 10715 $false
.sym 10716 soc.spimemio.rd_inc
.sym 10717 soc.cpu.mem_addr[11]
.sym 10718 $abc$61060$auto$wreduce.cc:454:run$7045[11]
.sym 10719 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 10720 clk_16mhz$2$2
.sym 10721 $false
.sym 10722 $abc$61060$auto$wreduce.cc:454:run$7045[18]
.sym 10723 $abc$61060$auto$wreduce.cc:454:run$7045[19]
.sym 10724 $abc$61060$auto$wreduce.cc:454:run$7045[20]
.sym 10725 $abc$61060$auto$wreduce.cc:454:run$7045[21]
.sym 10726 $abc$61060$auto$wreduce.cc:454:run$7045[22]
.sym 10727 $abc$61060$auto$wreduce.cc:454:run$7045[23]
.sym 10728 $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22]
.sym 10729 iomem_rdata[29]
.sym 10802 $false
.sym 10803 $false
.sym 10804 clock.counterO[1]
.sym 10805 pin_8$2
.sym 10820 $false
.sym 10821 $false
.sym 10822 $false
.sym 10823 pin_8$2
.sym 10842 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 10843 clk_16mhz$2$2
.sym 10844 $false
.sym 10847 iomem_rdata[22]
.sym 10849 iomem_rdata[28]
.sym 10961 soc.cpu.mem_wdata[22]
.sym 10962 $false
.sym 10963 $false
.sym 10964 $false
.sym 10965 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 10966 clk_16mhz$2$2
.sym 10967 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 10968 $abc$61060$new_n4454_
.sym 10969 iomem_rdata[26]
.sym 10974 iomem_rdata[24]
.sym 11048 soc.cpu.reg_op2[0]
.sym 11049 $false
.sym 11050 $false
.sym 11051 $false
.sym 11088 resetn$2
.sym 11089 clk_16mhz$2$2
.sym 11090 $abc$61060$auto$rtlil.cc:1981:NotGate$60888
.sym 11092 $abc$61060$auto$maccmap.cc:112:fulladd$23613[0]
.sym 11096 gpio[24]
.sym 11097 gpio[26]
.sym 11189 soc.cpu.pcpi_mul.rdx[0]
.sym 11190 soc.cpu.pcpi_mul.rd[0]
.sym 11191 soc.cpu.pcpi_mul.rs1[0]
.sym 11192 soc.cpu.pcpi_mul.rs2[0]
.sym 11211 resetn$2
.sym 11212 clk_16mhz$2$2
.sym 11213 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11214 $abc$61060$auto$maccmap.cc:111:fulladd$23704[3]
.sym 11215 $abc$61060$auto$maccmap.cc:111:fulladd$23704[2]
.sym 11216 $abc$61060$auto$maccmap.cc:112:fulladd$23705[3]
.sym 11217 $abc$61060$auto$maccmap.cc:112:fulladd$23705[2]
.sym 11218 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 11220 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 11294 $false
.sym 11295 $false
.sym 11296 $false
.sym 11297 $false
.sym 11306 $false
.sym 11307 $false
.sym 11308 $false
.sym 11309 $false
.sym 11324 $false
.sym 11325 $false
.sym 11326 $false
.sym 11327 $false
.sym 11334 resetn$2
.sym 11335 clk_16mhz$2$2
.sym 11336 $false
.sym 11338 soc.cpu.pcpi_mul.rd[58]
.sym 11339 soc.cpu.pcpi_mul.rd[59]
.sym 11340 soc.cpu.pcpi_mul.rdx[60]
.sym 11343 soc.cpu.pcpi_mul.rd[57]
.sym 11453 $false
.sym 11454 $false
.sym 11455 $false
.sym 11456 $false
.sym 11457 resetn$2
.sym 11458 clk_16mhz$2$2
.sym 11459 $false
.sym 11460 $abc$61060$auto$maccmap.cc:111:fulladd$23563[2]
.sym 11461 $abc$61060$auto$maccmap.cc:112:fulladd$23564[1]
.sym 11462 $abc$61060$auto$maccmap.cc:112:fulladd$23564[0]
.sym 11463 $abc$61060$auto$maccmap.cc:112:fulladd$23564[2]
.sym 11464 $abc$61060$auto$maccmap.cc:111:fulladd$23563[3]
.sym 11465 $abc$61060$auto$maccmap.cc:111:fulladd$23563[1]
.sym 11466 $abc$61060$auto$maccmap.cc:112:fulladd$23564[3]
.sym 11467 soc.cpu.pcpi_mul.rd[56]
.sym 11558 $false
.sym 11559 $false
.sym 11560 $false
.sym 11561 $false
.sym 11580 resetn$2
.sym 11581 clk_16mhz$2$2
.sym 11582 $false
.sym 11583 soc.cpu.pcpi_mul.rs2[33]
.sym 11584 soc.cpu.pcpi_mul.rs2[58]
.sym 11586 soc.cpu.pcpi_mul.rs2[57]
.sym 11587 soc.cpu.pcpi_mul.rs2[60]
.sym 11588 soc.cpu.pcpi_mul.rs2[59]
.sym 11589 soc.cpu.pcpi_mul.rdx[59]
.sym 11669 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 11670 $false
.sym 11671 $false
.sym 11672 $false
.sym 11703 resetn$2
.sym 11704 clk_16mhz$2$2
.sym 11705 $abc$61060$auto$rtlil.cc:1981:NotGate$60888
.sym 11708 soc.cpu.pcpi_mul.rs1[56]
.sym 11709 soc.cpu.pcpi_mul.rs1[57]
.sym 11710 soc.cpu.pcpi_mul.rs1[58]
.sym 11712 soc.cpu.pcpi_mul.rs1[59]
.sym 11713 soc.cpu.pcpi_mul.rs2[34]
.sym 11780 $false
.sym 11781 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11782 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 11783 soc.cpu.pcpi_mul.rs1[62]
.sym 11792 $false
.sym 11793 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11794 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 11795 soc.cpu.pcpi_mul.rs1[61]
.sym 11816 $false
.sym 11817 $false
.sym 11818 $false
.sym 11819 $false
.sym 11822 $false
.sym 11823 soc.cpu.pcpi_mul.mul_waiting$2
.sym 11824 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 11825 soc.cpu.pcpi_mul.rs1[63]
.sym 11826 resetn$2
.sym 11827 clk_16mhz$2$2
.sym 11828 $false
.sym 11830 $abc$61060$auto$maccmap.cc:112:fulladd$23712[1]
.sym 11831 $abc$61060$auto$maccmap.cc:111:fulladd$23711[1]
.sym 11832 soc.cpu.pcpi_mul.rs2[51]
.sym 11833 soc.cpu.pcpi_mul.rs2[49]
.sym 11834 soc.cpu.pcpi_mul.rs2[50]
.sym 11835 soc.cpu.pcpi_mul.rdx[33]
.sym 11836 soc.cpu.pcpi_mul.rs1[55]
.sym 11903 soc.cpu.pcpi_mul.rs2[50]
.sym 11904 soc.cpu.pcpi_mul.rs1[0]
.sym 11905 soc.cpu.pcpi_mul.rdx[50]
.sym 11906 soc.cpu.pcpi_mul.rd[50]
.sym 11909 soc.cpu.pcpi_mul.rs2[49]
.sym 11910 soc.cpu.pcpi_mul.rs1[0]
.sym 11911 soc.cpu.pcpi_mul.rdx[49]
.sym 11912 soc.cpu.pcpi_mul.rd[49]
.sym 11915 soc.cpu.pcpi_mul.rdx[51]
.sym 11916 soc.cpu.pcpi_mul.rd[51]
.sym 11917 soc.cpu.pcpi_mul.rs1[0]
.sym 11918 soc.cpu.pcpi_mul.rs2[51]
.sym 11921 soc.cpu.pcpi_mul.rs2[51]
.sym 11922 soc.cpu.pcpi_mul.rs1[0]
.sym 11923 soc.cpu.pcpi_mul.rdx[51]
.sym 11924 soc.cpu.pcpi_mul.rd[51]
.sym 11927 soc.cpu.pcpi_mul.rdx[49]
.sym 11928 soc.cpu.pcpi_mul.rd[49]
.sym 11929 soc.cpu.pcpi_mul.rs1[0]
.sym 11930 soc.cpu.pcpi_mul.rs2[49]
.sym 11933 soc.cpu.pcpi_mul.rdx[50]
.sym 11934 soc.cpu.pcpi_mul.rd[50]
.sym 11935 soc.cpu.pcpi_mul.rs1[0]
.sym 11936 soc.cpu.pcpi_mul.rs2[50]
.sym 11939 $false
.sym 11940 $false
.sym 11941 $false
.sym 11942 $false
.sym 11945 $false
.sym 11946 $false
.sym 11947 $false
.sym 11948 $false
.sym 11949 resetn$2
.sym 11950 clk_16mhz$2$2
.sym 11951 $false
.sym 12044 $false
.sym 12045 soc.cpu.pcpi_mul.mul_counter[1]
.sym 12046 $false
.sym 12047 soc.cpu.pcpi_mul.mul_counter[0]
.sym 12050 $false
.sym 12051 soc.cpu.pcpi_mul.mul_counter[3]
.sym 12052 $false
.sym 12053 $auto$alumacc.cc:474:replace_alu$7356.C[3]
.sym 12056 $false
.sym 12057 $false
.sym 12058 $false
.sym 12059 soc.cpu.pcpi_mul.mul_counter[0]
.sym 12072 resetn$2
.sym 12073 clk_16mhz$2$2
.sym 12074 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12077 $abc$61060$auto$wreduce.cc:454:run$7019[5]
.sym 12079 soc.cpu.pcpi_mul.mul_counter[5]
.sym 12111 $true
.sym 12148 soc.cpu.pcpi_mul.mul_counter[0]$2
.sym 12149 $false
.sym 12150 soc.cpu.pcpi_mul.mul_counter[0]
.sym 12151 $false
.sym 12152 $false
.sym 12154 $auto$alumacc.cc:474:replace_alu$7356.C[2]$2
.sym 12156 soc.cpu.pcpi_mul.mul_counter[1]
.sym 12157 $true$2
.sym 12160 $auto$alumacc.cc:474:replace_alu$7356.C[3]$2
.sym 12162 soc.cpu.pcpi_mul.mul_counter[2]
.sym 12163 $true$2
.sym 12164 $auto$alumacc.cc:474:replace_alu$7356.C[2]$2
.sym 12166 $auto$alumacc.cc:474:replace_alu$7356.C[4]$2
.sym 12168 soc.cpu.pcpi_mul.mul_counter[3]
.sym 12169 $true$2
.sym 12170 $auto$alumacc.cc:474:replace_alu$7356.C[3]$2
.sym 12172 $auto$alumacc.cc:474:replace_alu$7356.C[5]$2
.sym 12174 soc.cpu.pcpi_mul.mul_counter[4]
.sym 12175 $true$2
.sym 12176 $auto$alumacc.cc:474:replace_alu$7356.C[4]$2
.sym 12178 $auto$alumacc.cc:474:replace_alu$7356.C[6]
.sym 12180 soc.cpu.pcpi_mul.mul_counter[5]
.sym 12181 $true$2
.sym 12182 $auto$alumacc.cc:474:replace_alu$7356.C[5]$2
.sym 12185 $false
.sym 12186 soc.cpu.pcpi_mul.mul_counter[6]
.sym 12187 $false
.sym 12188 $auto$alumacc.cc:474:replace_alu$7356.C[6]
.sym 12191 $false
.sym 12192 soc.cpu.pcpi_mul.mul_counter[2]
.sym 12193 $false
.sym 12194 $auto$alumacc.cc:474:replace_alu$7356.C[2]
.sym 12195 resetn$2
.sym 12196 clk_16mhz$2$2
.sym 12197 soc.cpu.pcpi_mul.mul_waiting$2
.sym 12299 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.sym 12301 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.sym 12335 $true
.sym 12372 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]$2
.sym 12373 $false
.sym 12374 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]
.sym 12375 $false
.sym 12376 $false
.sym 12378 $auto$alumacc.cc:474:replace_alu$7217.C[2]
.sym 12380 $false
.sym 12381 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.sym 12384 $auto$alumacc.cc:474:replace_alu$7217.C[3]
.sym 12386 $false
.sym 12387 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.sym 12390 $auto$alumacc.cc:474:replace_alu$7217.C[4]
.sym 12392 $false
.sym 12393 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.sym 12396 $auto$alumacc.cc:474:replace_alu$7217.C[5]
.sym 12398 $false
.sym 12399 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.sym 12402 $auto$alumacc.cc:474:replace_alu$7217.C[6]
.sym 12404 $false
.sym 12405 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.sym 12408 $auto$alumacc.cc:474:replace_alu$7217.C[7]
.sym 12410 $false
.sym 12411 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.sym 12414 $auto$alumacc.cc:474:replace_alu$7217.C[8]
.sym 12416 $false
.sym 12417 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.sym 12426 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.sym 12429 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.sym 12430 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.sym 12432 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.sym 12433 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.sym 12498 $auto$alumacc.cc:474:replace_alu$7217.C[8]
.sym 12535 $auto$alumacc.cc:474:replace_alu$7217.C[9]
.sym 12537 $false
.sym 12538 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.sym 12541 $auto$alumacc.cc:474:replace_alu$7217.C[10]
.sym 12543 $false
.sym 12544 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.sym 12547 $auto$alumacc.cc:474:replace_alu$7217.C[11]
.sym 12549 $false
.sym 12550 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.sym 12553 $auto$alumacc.cc:474:replace_alu$7217.C[12]
.sym 12555 $false
.sym 12556 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.sym 12559 $auto$alumacc.cc:474:replace_alu$7217.C[13]
.sym 12561 $false
.sym 12562 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.sym 12565 $auto$alumacc.cc:474:replace_alu$7217.C[14]
.sym 12567 $false
.sym 12568 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.sym 12571 $auto$alumacc.cc:474:replace_alu$7217.C[15]
.sym 12573 $false
.sym 12574 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.sym 12577 $auto$alumacc.cc:474:replace_alu$7217.C[16]
.sym 12579 $false
.sym 12580 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.sym 12585 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.sym 12586 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.sym 12587 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.sym 12588 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.sym 12589 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.sym 12590 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.sym 12591 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.sym 12592 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.sym 12621 $auto$alumacc.cc:474:replace_alu$7217.C[16]
.sym 12658 $auto$alumacc.cc:474:replace_alu$7217.C[17]
.sym 12660 $false
.sym 12661 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.sym 12664 $auto$alumacc.cc:474:replace_alu$7217.C[18]
.sym 12666 $false
.sym 12667 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.sym 12670 $auto$alumacc.cc:474:replace_alu$7217.C[19]
.sym 12672 $false
.sym 12673 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.sym 12676 $auto$alumacc.cc:474:replace_alu$7217.C[20]
.sym 12678 $false
.sym 12679 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.sym 12682 $auto$alumacc.cc:474:replace_alu$7217.C[21]
.sym 12684 $false
.sym 12685 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.sym 12688 $auto$alumacc.cc:474:replace_alu$7217.C[22]
.sym 12690 $false
.sym 12691 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.sym 12694 $auto$alumacc.cc:474:replace_alu$7217.C[23]
.sym 12696 $false
.sym 12697 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.sym 12700 $auto$alumacc.cc:474:replace_alu$7217.C[24]
.sym 12702 $false
.sym 12703 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.sym 12710 $auto$alumacc.cc:474:replace_alu$7305.C[2]
.sym 12711 $auto$alumacc.cc:474:replace_alu$7305.C[3]
.sym 12712 $auto$alumacc.cc:474:replace_alu$7305.C[4]
.sym 12713 $auto$alumacc.cc:474:replace_alu$7305.C[5]
.sym 12714 $auto$alumacc.cc:474:replace_alu$7305.C[6]
.sym 12715 $auto$alumacc.cc:474:replace_alu$7305.C[7]
.sym 12744 $auto$alumacc.cc:474:replace_alu$7217.C[24]
.sym 12781 $auto$alumacc.cc:474:replace_alu$7217.C[25]
.sym 12783 $false
.sym 12784 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.sym 12787 $auto$alumacc.cc:474:replace_alu$7217.C[26]
.sym 12789 $true$2
.sym 12790 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.sym 12793 $auto$alumacc.cc:474:replace_alu$7217.C[27]
.sym 12795 $false
.sym 12796 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.sym 12799 $auto$alumacc.cc:474:replace_alu$7217.C[28]
.sym 12801 $false
.sym 12802 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.sym 12805 $auto$alumacc.cc:474:replace_alu$7217.C[29]
.sym 12807 $false
.sym 12808 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.sym 12811 $auto$alumacc.cc:474:replace_alu$7217.C[30]
.sym 12813 $false
.sym 12814 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.sym 12817 $auto$alumacc.cc:474:replace_alu$7217.C[31]
.sym 12819 $false
.sym 12820 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.sym 12823 $abc$61060$auto$alumacc.cc:491:replace_alu$7219[31]$2
.sym 12825 $false
.sym 12826 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.sym 12831 $auto$alumacc.cc:474:replace_alu$7305.C[8]
.sym 12832 $auto$alumacc.cc:474:replace_alu$7305.C[9]
.sym 12833 $auto$alumacc.cc:474:replace_alu$7305.C[10]
.sym 12834 $auto$alumacc.cc:474:replace_alu$7305.C[11]
.sym 12835 $auto$alumacc.cc:474:replace_alu$7305.C[12]
.sym 12836 $auto$alumacc.cc:474:replace_alu$7305.C[13]
.sym 12837 $auto$alumacc.cc:474:replace_alu$7305.C[14]
.sym 12838 $auto$alumacc.cc:474:replace_alu$7305.C[15]
.sym 12908 $abc$61060$auto$alumacc.cc:491:replace_alu$7219[31]$2
.sym 12917 $false
.sym 12918 $false
.sym 12919 $false
.sym 12920 soc.cpu.mem_addr[21]
.sym 12923 $false
.sym 12924 $false
.sym 12925 $false
.sym 12926 soc.cpu.mem_addr[17]
.sym 12929 $false
.sym 12930 $false
.sym 12931 $false
.sym 12932 soc.cpu.mem_addr[2]
.sym 12935 $false
.sym 12936 $false
.sym 12937 $false
.sym 12938 soc.cpu.mem_addr[23]
.sym 12941 $false
.sym 12942 $false
.sym 12943 $false
.sym 12944 soc.cpu.mem_addr[8]
.sym 12947 $false
.sym 12948 soc.cpu.timer[7]
.sym 12949 $false
.sym 12950 $auto$alumacc.cc:474:replace_alu$7305.C[7]
.sym 12954 $auto$alumacc.cc:474:replace_alu$7305.C[16]
.sym 12955 $auto$alumacc.cc:474:replace_alu$7305.C[17]
.sym 12956 $auto$alumacc.cc:474:replace_alu$7305.C[18]
.sym 12957 $auto$alumacc.cc:474:replace_alu$7305.C[19]
.sym 12958 $auto$alumacc.cc:474:replace_alu$7305.C[20]
.sym 12959 $auto$alumacc.cc:474:replace_alu$7305.C[21]
.sym 12960 $auto$alumacc.cc:474:replace_alu$7305.C[22]
.sym 12961 $auto$alumacc.cc:474:replace_alu$7305.C[23]
.sym 12990 $true
.sym 13027 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]$2
.sym 13028 $false
.sym 13029 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.sym 13030 $false
.sym 13031 $false
.sym 13033 $auto$alumacc.cc:474:replace_alu$7228.C[3]
.sym 13035 $false
.sym 13036 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.sym 13039 $auto$alumacc.cc:474:replace_alu$7228.C[4]
.sym 13041 $false
.sym 13042 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.sym 13045 $auto$alumacc.cc:474:replace_alu$7228.C[5]
.sym 13047 $false
.sym 13048 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.sym 13051 $auto$alumacc.cc:474:replace_alu$7228.C[6]
.sym 13053 $false
.sym 13054 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.sym 13057 $auto$alumacc.cc:474:replace_alu$7228.C[7]
.sym 13059 $false
.sym 13060 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.sym 13063 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]$2
.sym 13065 $false
.sym 13066 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.sym 13073 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]$2
.sym 13077 $auto$alumacc.cc:474:replace_alu$7305.C[24]
.sym 13078 $auto$alumacc.cc:474:replace_alu$7305.C[25]
.sym 13079 $auto$alumacc.cc:474:replace_alu$7305.C[26]
.sym 13080 $auto$alumacc.cc:474:replace_alu$7305.C[27]
.sym 13081 $auto$alumacc.cc:474:replace_alu$7305.C[28]
.sym 13082 $auto$alumacc.cc:474:replace_alu$7305.C[29]
.sym 13083 $auto$alumacc.cc:474:replace_alu$7305.C[30]
.sym 13084 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31]
.sym 13113 $true
.sym 13150 soc.cpu.count_instr[0]$2
.sym 13151 $false
.sym 13152 soc.cpu.count_instr[0]
.sym 13153 $false
.sym 13154 $false
.sym 13156 $auto$alumacc.cc:474:replace_alu$7264.C[2]
.sym 13158 $false
.sym 13159 soc.cpu.count_instr[1]
.sym 13162 $auto$alumacc.cc:474:replace_alu$7264.C[3]
.sym 13163 $false
.sym 13164 $false
.sym 13165 soc.cpu.count_instr[2]
.sym 13166 $auto$alumacc.cc:474:replace_alu$7264.C[2]
.sym 13168 $auto$alumacc.cc:474:replace_alu$7264.C[4]
.sym 13169 $false
.sym 13170 $false
.sym 13171 soc.cpu.count_instr[3]
.sym 13172 $auto$alumacc.cc:474:replace_alu$7264.C[3]
.sym 13174 $auto$alumacc.cc:474:replace_alu$7264.C[5]
.sym 13175 $false
.sym 13176 $false
.sym 13177 soc.cpu.count_instr[4]
.sym 13178 $auto$alumacc.cc:474:replace_alu$7264.C[4]
.sym 13180 $auto$alumacc.cc:474:replace_alu$7264.C[6]
.sym 13181 $false
.sym 13182 $false
.sym 13183 soc.cpu.count_instr[5]
.sym 13184 $auto$alumacc.cc:474:replace_alu$7264.C[5]
.sym 13186 $auto$alumacc.cc:474:replace_alu$7264.C[7]
.sym 13187 $false
.sym 13188 $false
.sym 13189 soc.cpu.count_instr[6]
.sym 13190 $auto$alumacc.cc:474:replace_alu$7264.C[6]
.sym 13192 $auto$alumacc.cc:474:replace_alu$7264.C[8]
.sym 13193 $false
.sym 13194 $false
.sym 13195 soc.cpu.count_instr[7]
.sym 13196 $auto$alumacc.cc:474:replace_alu$7264.C[7]
.sym 13197 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 13198 clk_16mhz$2$2
.sym 13199 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 13200 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5]
.sym 13201 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29]
.sym 13202 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25]
.sym 13203 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19]
.sym 13204 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20]
.sym 13206 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12]
.sym 13207 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21]
.sym 13236 $auto$alumacc.cc:474:replace_alu$7264.C[8]
.sym 13273 $auto$alumacc.cc:474:replace_alu$7264.C[9]
.sym 13274 $false
.sym 13275 $false
.sym 13276 soc.cpu.count_instr[8]
.sym 13277 $auto$alumacc.cc:474:replace_alu$7264.C[8]
.sym 13279 $auto$alumacc.cc:474:replace_alu$7264.C[10]
.sym 13280 $false
.sym 13281 $false
.sym 13282 soc.cpu.count_instr[9]
.sym 13283 $auto$alumacc.cc:474:replace_alu$7264.C[9]
.sym 13285 $auto$alumacc.cc:474:replace_alu$7264.C[11]
.sym 13286 $false
.sym 13287 $false
.sym 13288 soc.cpu.count_instr[10]
.sym 13289 $auto$alumacc.cc:474:replace_alu$7264.C[10]
.sym 13291 $auto$alumacc.cc:474:replace_alu$7264.C[12]
.sym 13292 $false
.sym 13293 $false
.sym 13294 soc.cpu.count_instr[11]
.sym 13295 $auto$alumacc.cc:474:replace_alu$7264.C[11]
.sym 13297 $auto$alumacc.cc:474:replace_alu$7264.C[13]
.sym 13298 $false
.sym 13299 $false
.sym 13300 soc.cpu.count_instr[12]
.sym 13301 $auto$alumacc.cc:474:replace_alu$7264.C[12]
.sym 13303 $auto$alumacc.cc:474:replace_alu$7264.C[14]
.sym 13304 $false
.sym 13305 $false
.sym 13306 soc.cpu.count_instr[13]
.sym 13307 $auto$alumacc.cc:474:replace_alu$7264.C[13]
.sym 13309 $auto$alumacc.cc:474:replace_alu$7264.C[15]
.sym 13310 $false
.sym 13311 $false
.sym 13312 soc.cpu.count_instr[14]
.sym 13313 $auto$alumacc.cc:474:replace_alu$7264.C[14]
.sym 13315 $auto$alumacc.cc:474:replace_alu$7264.C[16]
.sym 13316 $false
.sym 13317 $false
.sym 13318 soc.cpu.count_instr[15]
.sym 13319 $auto$alumacc.cc:474:replace_alu$7264.C[15]
.sym 13320 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 13321 clk_16mhz$2$2
.sym 13322 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 13323 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[4]_new_inv_
.sym 13325 $abc$61060$auto$simplemap.cc:168:logic_reduce$18026[1]_new_inv_
.sym 13326 $abc$61060$new_n4104_
.sym 13327 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[6]_new_inv_
.sym 13328 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[5]_new_inv_
.sym 13329 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[7]_new_inv_
.sym 13330 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26]
.sym 13359 $auto$alumacc.cc:474:replace_alu$7264.C[16]
.sym 13396 $auto$alumacc.cc:474:replace_alu$7264.C[17]
.sym 13397 $false
.sym 13398 $false
.sym 13399 soc.cpu.count_instr[16]
.sym 13400 $auto$alumacc.cc:474:replace_alu$7264.C[16]
.sym 13402 $auto$alumacc.cc:474:replace_alu$7264.C[18]
.sym 13403 $false
.sym 13404 $false
.sym 13405 soc.cpu.count_instr[17]
.sym 13406 $auto$alumacc.cc:474:replace_alu$7264.C[17]
.sym 13408 $auto$alumacc.cc:474:replace_alu$7264.C[19]
.sym 13409 $false
.sym 13410 $false
.sym 13411 soc.cpu.count_instr[18]
.sym 13412 $auto$alumacc.cc:474:replace_alu$7264.C[18]
.sym 13414 $auto$alumacc.cc:474:replace_alu$7264.C[20]
.sym 13415 $false
.sym 13416 $false
.sym 13417 soc.cpu.count_instr[19]
.sym 13418 $auto$alumacc.cc:474:replace_alu$7264.C[19]
.sym 13420 $auto$alumacc.cc:474:replace_alu$7264.C[21]
.sym 13421 $false
.sym 13422 $false
.sym 13423 soc.cpu.count_instr[20]
.sym 13424 $auto$alumacc.cc:474:replace_alu$7264.C[20]
.sym 13426 $auto$alumacc.cc:474:replace_alu$7264.C[22]
.sym 13427 $false
.sym 13428 $false
.sym 13429 soc.cpu.count_instr[21]
.sym 13430 $auto$alumacc.cc:474:replace_alu$7264.C[21]
.sym 13432 $auto$alumacc.cc:474:replace_alu$7264.C[23]
.sym 13433 $false
.sym 13434 $false
.sym 13435 soc.cpu.count_instr[22]
.sym 13436 $auto$alumacc.cc:474:replace_alu$7264.C[22]
.sym 13438 $auto$alumacc.cc:474:replace_alu$7264.C[24]
.sym 13439 $false
.sym 13440 $false
.sym 13441 soc.cpu.count_instr[23]
.sym 13442 $auto$alumacc.cc:474:replace_alu$7264.C[23]
.sym 13443 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 13444 clk_16mhz$2$2
.sym 13445 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 13446 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[1]_new_inv_
.sym 13447 soc.spimemio.jump
.sym 13448 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[3]_new_inv_
.sym 13450 $abc$61060$auto$simplemap.cc:168:logic_reduce$18026[0]_new_inv_
.sym 13451 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[2]_new_inv_
.sym 13452 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 13453 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[0]_new_inv_
.sym 13482 $auto$alumacc.cc:474:replace_alu$7264.C[24]
.sym 13519 $auto$alumacc.cc:474:replace_alu$7264.C[25]
.sym 13520 $false
.sym 13521 $false
.sym 13522 soc.cpu.count_instr[24]
.sym 13523 $auto$alumacc.cc:474:replace_alu$7264.C[24]
.sym 13525 $auto$alumacc.cc:474:replace_alu$7264.C[26]
.sym 13526 $false
.sym 13527 $false
.sym 13528 soc.cpu.count_instr[25]
.sym 13529 $auto$alumacc.cc:474:replace_alu$7264.C[25]
.sym 13531 $auto$alumacc.cc:474:replace_alu$7264.C[27]
.sym 13532 $false
.sym 13533 $false
.sym 13534 soc.cpu.count_instr[26]
.sym 13535 $auto$alumacc.cc:474:replace_alu$7264.C[26]
.sym 13537 $auto$alumacc.cc:474:replace_alu$7264.C[28]
.sym 13538 $false
.sym 13539 $false
.sym 13540 soc.cpu.count_instr[27]
.sym 13541 $auto$alumacc.cc:474:replace_alu$7264.C[27]
.sym 13543 $auto$alumacc.cc:474:replace_alu$7264.C[29]
.sym 13544 $false
.sym 13545 $false
.sym 13546 soc.cpu.count_instr[28]
.sym 13547 $auto$alumacc.cc:474:replace_alu$7264.C[28]
.sym 13549 $auto$alumacc.cc:474:replace_alu$7264.C[30]
.sym 13550 $false
.sym 13551 $false
.sym 13552 soc.cpu.count_instr[29]
.sym 13553 $auto$alumacc.cc:474:replace_alu$7264.C[29]
.sym 13555 $auto$alumacc.cc:474:replace_alu$7264.C[31]
.sym 13556 $false
.sym 13557 $false
.sym 13558 soc.cpu.count_instr[30]
.sym 13559 $auto$alumacc.cc:474:replace_alu$7264.C[30]
.sym 13561 $auto$alumacc.cc:474:replace_alu$7264.C[32]
.sym 13562 $false
.sym 13563 $false
.sym 13564 soc.cpu.count_instr[31]
.sym 13565 $auto$alumacc.cc:474:replace_alu$7264.C[31]
.sym 13566 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 13567 clk_16mhz$2$2
.sym 13568 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 13570 $abc$61060$new_n7232_
.sym 13572 $abc$61060$new_n7230_
.sym 13573 $abc$61060$new_n7231_
.sym 13605 $auto$alumacc.cc:474:replace_alu$7264.C[32]
.sym 13642 $auto$alumacc.cc:474:replace_alu$7264.C[33]
.sym 13643 $false
.sym 13644 $false
.sym 13645 soc.cpu.count_instr[32]
.sym 13646 $auto$alumacc.cc:474:replace_alu$7264.C[32]
.sym 13648 $auto$alumacc.cc:474:replace_alu$7264.C[34]
.sym 13649 $false
.sym 13650 $false
.sym 13651 soc.cpu.count_instr[33]
.sym 13652 $auto$alumacc.cc:474:replace_alu$7264.C[33]
.sym 13654 $auto$alumacc.cc:474:replace_alu$7264.C[35]
.sym 13655 $false
.sym 13656 $false
.sym 13657 soc.cpu.count_instr[34]
.sym 13658 $auto$alumacc.cc:474:replace_alu$7264.C[34]
.sym 13660 $auto$alumacc.cc:474:replace_alu$7264.C[36]
.sym 13661 $false
.sym 13662 $false
.sym 13663 soc.cpu.count_instr[35]
.sym 13664 $auto$alumacc.cc:474:replace_alu$7264.C[35]
.sym 13666 $auto$alumacc.cc:474:replace_alu$7264.C[37]
.sym 13667 $false
.sym 13668 $false
.sym 13669 soc.cpu.count_instr[36]
.sym 13670 $auto$alumacc.cc:474:replace_alu$7264.C[36]
.sym 13672 $auto$alumacc.cc:474:replace_alu$7264.C[38]
.sym 13673 $false
.sym 13674 $false
.sym 13675 soc.cpu.count_instr[37]
.sym 13676 $auto$alumacc.cc:474:replace_alu$7264.C[37]
.sym 13678 $auto$alumacc.cc:474:replace_alu$7264.C[39]
.sym 13679 $false
.sym 13680 $false
.sym 13681 soc.cpu.count_instr[38]
.sym 13682 $auto$alumacc.cc:474:replace_alu$7264.C[38]
.sym 13684 $auto$alumacc.cc:474:replace_alu$7264.C[40]
.sym 13685 $false
.sym 13686 $false
.sym 13687 soc.cpu.count_instr[39]
.sym 13688 $auto$alumacc.cc:474:replace_alu$7264.C[39]
.sym 13689 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 13690 clk_16mhz$2$2
.sym 13691 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 13697 $abc$61060$new_n7229_
.sym 13728 $auto$alumacc.cc:474:replace_alu$7264.C[40]
.sym 13765 $auto$alumacc.cc:474:replace_alu$7264.C[41]
.sym 13766 $false
.sym 13767 $false
.sym 13768 soc.cpu.count_instr[40]
.sym 13769 $auto$alumacc.cc:474:replace_alu$7264.C[40]
.sym 13771 $auto$alumacc.cc:474:replace_alu$7264.C[42]
.sym 13772 $false
.sym 13773 $false
.sym 13774 soc.cpu.count_instr[41]
.sym 13775 $auto$alumacc.cc:474:replace_alu$7264.C[41]
.sym 13777 $auto$alumacc.cc:474:replace_alu$7264.C[43]
.sym 13778 $false
.sym 13779 $false
.sym 13780 soc.cpu.count_instr[42]
.sym 13781 $auto$alumacc.cc:474:replace_alu$7264.C[42]
.sym 13783 $auto$alumacc.cc:474:replace_alu$7264.C[44]
.sym 13784 $false
.sym 13785 $false
.sym 13786 soc.cpu.count_instr[43]
.sym 13787 $auto$alumacc.cc:474:replace_alu$7264.C[43]
.sym 13789 $auto$alumacc.cc:474:replace_alu$7264.C[45]
.sym 13790 $false
.sym 13791 $false
.sym 13792 soc.cpu.count_instr[44]
.sym 13793 $auto$alumacc.cc:474:replace_alu$7264.C[44]
.sym 13795 $auto$alumacc.cc:474:replace_alu$7264.C[46]
.sym 13796 $false
.sym 13797 $false
.sym 13798 soc.cpu.count_instr[45]
.sym 13799 $auto$alumacc.cc:474:replace_alu$7264.C[45]
.sym 13801 $auto$alumacc.cc:474:replace_alu$7264.C[47]
.sym 13802 $false
.sym 13803 $false
.sym 13804 soc.cpu.count_instr[46]
.sym 13805 $auto$alumacc.cc:474:replace_alu$7264.C[46]
.sym 13807 $auto$alumacc.cc:474:replace_alu$7264.C[48]
.sym 13808 $false
.sym 13809 $false
.sym 13810 soc.cpu.count_instr[47]
.sym 13811 $auto$alumacc.cc:474:replace_alu$7264.C[47]
.sym 13812 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 13813 clk_16mhz$2$2
.sym 13814 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 13816 iomem_rdata[0]
.sym 13851 $auto$alumacc.cc:474:replace_alu$7264.C[48]
.sym 13888 $auto$alumacc.cc:474:replace_alu$7264.C[49]
.sym 13889 $false
.sym 13890 $false
.sym 13891 soc.cpu.count_instr[48]
.sym 13892 $auto$alumacc.cc:474:replace_alu$7264.C[48]
.sym 13894 $auto$alumacc.cc:474:replace_alu$7264.C[50]
.sym 13895 $false
.sym 13896 $false
.sym 13897 soc.cpu.count_instr[49]
.sym 13898 $auto$alumacc.cc:474:replace_alu$7264.C[49]
.sym 13900 $auto$alumacc.cc:474:replace_alu$7264.C[51]
.sym 13901 $false
.sym 13902 $false
.sym 13903 soc.cpu.count_instr[50]
.sym 13904 $auto$alumacc.cc:474:replace_alu$7264.C[50]
.sym 13906 $auto$alumacc.cc:474:replace_alu$7264.C[52]
.sym 13907 $false
.sym 13908 $false
.sym 13909 soc.cpu.count_instr[51]
.sym 13910 $auto$alumacc.cc:474:replace_alu$7264.C[51]
.sym 13912 $auto$alumacc.cc:474:replace_alu$7264.C[53]
.sym 13913 $false
.sym 13914 $false
.sym 13915 soc.cpu.count_instr[52]
.sym 13916 $auto$alumacc.cc:474:replace_alu$7264.C[52]
.sym 13918 $auto$alumacc.cc:474:replace_alu$7264.C[54]
.sym 13919 $false
.sym 13920 $false
.sym 13921 soc.cpu.count_instr[53]
.sym 13922 $auto$alumacc.cc:474:replace_alu$7264.C[53]
.sym 13924 $auto$alumacc.cc:474:replace_alu$7264.C[55]
.sym 13925 $false
.sym 13926 $false
.sym 13927 soc.cpu.count_instr[54]
.sym 13928 $auto$alumacc.cc:474:replace_alu$7264.C[54]
.sym 13930 $auto$alumacc.cc:474:replace_alu$7264.C[56]
.sym 13931 $false
.sym 13932 $false
.sym 13933 soc.cpu.count_instr[55]
.sym 13934 $auto$alumacc.cc:474:replace_alu$7264.C[55]
.sym 13935 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 13936 clk_16mhz$2$2
.sym 13937 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 13974 $auto$alumacc.cc:474:replace_alu$7264.C[56]
.sym 14011 $auto$alumacc.cc:474:replace_alu$7264.C[57]
.sym 14012 $false
.sym 14013 $false
.sym 14014 soc.cpu.count_instr[56]
.sym 14015 $auto$alumacc.cc:474:replace_alu$7264.C[56]
.sym 14017 $auto$alumacc.cc:474:replace_alu$7264.C[58]
.sym 14018 $false
.sym 14019 $false
.sym 14020 soc.cpu.count_instr[57]
.sym 14021 $auto$alumacc.cc:474:replace_alu$7264.C[57]
.sym 14023 $auto$alumacc.cc:474:replace_alu$7264.C[59]
.sym 14024 $false
.sym 14025 $false
.sym 14026 soc.cpu.count_instr[58]
.sym 14027 $auto$alumacc.cc:474:replace_alu$7264.C[58]
.sym 14029 $auto$alumacc.cc:474:replace_alu$7264.C[60]
.sym 14030 $false
.sym 14031 $false
.sym 14032 soc.cpu.count_instr[59]
.sym 14033 $auto$alumacc.cc:474:replace_alu$7264.C[59]
.sym 14035 $auto$alumacc.cc:474:replace_alu$7264.C[61]
.sym 14036 $false
.sym 14037 $false
.sym 14038 soc.cpu.count_instr[60]
.sym 14039 $auto$alumacc.cc:474:replace_alu$7264.C[60]
.sym 14041 $auto$alumacc.cc:474:replace_alu$7264.C[62]
.sym 14042 $false
.sym 14043 $false
.sym 14044 soc.cpu.count_instr[61]
.sym 14045 $auto$alumacc.cc:474:replace_alu$7264.C[61]
.sym 14047 $auto$alumacc.cc:474:replace_alu$7264.C[63]
.sym 14048 $false
.sym 14049 $false
.sym 14050 soc.cpu.count_instr[62]
.sym 14051 $auto$alumacc.cc:474:replace_alu$7264.C[62]
.sym 14054 $false
.sym 14055 $false
.sym 14056 soc.cpu.count_instr[63]
.sym 14057 $auto$alumacc.cc:474:replace_alu$7264.C[63]
.sym 14058 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 14059 clk_16mhz$2$2
.sym 14060 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 14062 reset_cnt[1]
.sym 14063 reset_cnt[2]
.sym 14064 reset_cnt[3]
.sym 14065 reset_cnt[4]
.sym 14066 reset_cnt[5]
.sym 14135 reset_cnt[0]
.sym 14136 reset_cnt[1]
.sym 14137 reset_cnt[2]
.sym 14138 reset_cnt[3]
.sym 14147 soc.cpu.count_instr[63]
.sym 14148 soc.cpu.instr_rdinstrh
.sym 14149 soc.cpu.count_instr[31]
.sym 14150 soc.cpu.instr_rdinstr
.sym 14153 soc.cpu.count_instr[59]
.sym 14154 soc.cpu.instr_rdinstrh
.sym 14155 soc.cpu.count_instr[27]
.sym 14156 soc.cpu.instr_rdinstr
.sym 14159 soc.cpu.instr_rdcycle
.sym 14160 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 14161 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15982_Y_new_inv_
.sym 14162 soc.cpu.count_cycle[14]
.sym 14165 soc.cpu.instr_rdcycle
.sym 14166 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 14167 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_
.sym 14168 soc.cpu.count_cycle[21]
.sym 14171 $false
.sym 14172 reset_cnt[4]
.sym 14173 reset_cnt[5]
.sym 14174 $abc$61060$new_n4046_
.sym 14177 soc.cpu.count_instr[61]
.sym 14178 soc.cpu.instr_rdinstrh
.sym 14179 soc.cpu.count_instr[29]
.sym 14180 soc.cpu.instr_rdinstr
.sym 14264 $false
.sym 14265 soc.spimemio.rd_valid
.sym 14266 soc.cpu.mem_addr[4]
.sym 14267 soc.spimemio.rd_addr[4]
.sym 14270 soc.cpu.instr_rdcycle
.sym 14271 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 14272 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15997_Y_new_inv_
.sym 14273 soc.cpu.count_cycle[29]
.sym 14288 $false
.sym 14289 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27636_new_inv_
.sym 14290 soc.cpu.instr_rdcycleh
.sym 14291 soc.cpu.count_cycle[61]
.sym 14307 $abc$61060$new_n4030_
.sym 14308 $abc$61060$new_n4017_
.sym 14309 $abc$61060$new_n4029_
.sym 14311 $abc$61060$new_n4058_
.sym 14312 $abc$61060$new_n4025_
.sym 14313 $abc$61060$new_n4031_
.sym 14314 soc.spimemio.rd_addr[22]
.sym 14381 $abc$61060$new_n5186_
.sym 14382 $abc$61060$new_n5175_
.sym 14383 $abc$61060$auto$wreduce.cc:454:run$7045[21]
.sym 14384 soc.cpu.mem_addr[21]
.sym 14387 soc.spimemio.rd_addr[3]
.sym 14388 soc.cpu.mem_addr[3]
.sym 14389 soc.cpu.mem_addr[20]
.sym 14390 soc.spimemio.rd_addr[20]
.sym 14393 $false
.sym 14394 $false
.sym 14395 soc.spimemio.rd_addr[3]
.sym 14396 soc.spimemio.rd_addr[2]
.sym 14399 $abc$61060$auto$wreduce.cc:454:run$7045[3]
.sym 14400 soc.cpu.mem_addr[3]
.sym 14401 $abc$61060$auto$wreduce.cc:454:run$7045[22]
.sym 14402 soc.cpu.mem_addr[22]
.sym 14405 $abc$61060$auto$wreduce.cc:454:run$7045[13]
.sym 14406 soc.cpu.mem_addr[13]
.sym 14407 soc.cpu.mem_addr[22]
.sym 14408 $abc$61060$auto$wreduce.cc:454:run$7045[22]
.sym 14411 $abc$61060$new_n4057_
.sym 14412 $abc$61060$new_n4041_
.sym 14413 $abc$61060$new_n4019_
.sym 14414 $abc$61060$new_n4037_
.sym 14417 soc.cpu.mem_addr[3]
.sym 14418 soc.spimemio.rd_addr[3]
.sym 14419 soc.spimemio.rd_addr[18]
.sym 14420 soc.cpu.mem_addr[18]
.sym 14423 $false
.sym 14424 soc.spimemio.rd_inc
.sym 14425 soc.cpu.mem_addr[3]
.sym 14426 $abc$61060$auto$wreduce.cc:454:run$7045[3]
.sym 14427 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 14428 clk_16mhz$2$2
.sym 14429 $false
.sym 14430 $abc$61060$new_n4013_
.sym 14431 $abc$61060$new_n4065_
.sym 14432 $abc$61060$new_n4016_
.sym 14433 $abc$61060$new_n4014_
.sym 14434 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[14]_new_
.sym 14435 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_
.sym 14436 $abc$61060$new_n4064_
.sym 14437 $abc$61060$new_n4055_
.sym 14504 $abc$61060$new_n5194_
.sym 14505 $abc$61060$new_n5193_
.sym 14506 $abc$61060$new_n5192_
.sym 14507 $abc$61060$new_n5188_
.sym 14510 soc.spimemio.rd_addr[23]
.sym 14511 soc.cpu.mem_addr[23]
.sym 14512 soc.spimemio.rd_addr[20]
.sym 14513 soc.cpu.mem_addr[20]
.sym 14516 $abc$61060$auto$wreduce.cc:454:run$7045[5]
.sym 14517 soc.cpu.mem_addr[5]
.sym 14518 $abc$61060$auto$wreduce.cc:454:run$7045[6]
.sym 14519 soc.cpu.mem_addr[6]
.sym 14522 $abc$61060$auto$wreduce.cc:454:run$7045[17]
.sym 14523 soc.cpu.mem_addr[17]
.sym 14524 $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22]
.sym 14525 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_
.sym 14528 $false
.sym 14529 soc.spimemio.rd_inc
.sym 14530 soc.cpu.mem_addr[21]
.sym 14531 $abc$61060$auto$wreduce.cc:454:run$7045[21]
.sym 14534 $false
.sym 14535 soc.spimemio.rd_inc
.sym 14536 soc.cpu.mem_addr[23]
.sym 14537 $abc$61060$auto$wreduce.cc:454:run$7045[23]
.sym 14540 $false
.sym 14541 soc.spimemio.rd_inc
.sym 14542 soc.cpu.mem_addr[13]
.sym 14543 $abc$61060$auto$wreduce.cc:454:run$7045[13]
.sym 14546 $false
.sym 14547 soc.spimemio.rd_inc
.sym 14548 soc.cpu.mem_addr[20]
.sym 14549 $abc$61060$auto$wreduce.cc:454:run$7045[20]
.sym 14550 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 14551 clk_16mhz$2$2
.sym 14552 $false
.sym 14553 $abc$61060$new_n5179_
.sym 14554 $abc$61060$new_n5188_
.sym 14555 soc.spimemio.rd_addr[17]
.sym 14556 soc.spimemio.rd_addr[7]
.sym 14557 soc.spimemio.rd_addr[5]
.sym 14558 soc.spimemio.rd_addr[19]
.sym 14559 soc.spimemio.rd_addr[15]
.sym 14560 soc.spimemio.rd_addr[2]
.sym 14589 $true
.sym 14626 soc.spimemio.rd_addr[2]$2
.sym 14627 $false
.sym 14628 soc.spimemio.rd_addr[2]
.sym 14629 $false
.sym 14630 $false
.sym 14632 $auto$alumacc.cc:474:replace_alu$7341.C[2]
.sym 14634 $false
.sym 14635 soc.spimemio.rd_addr[3]
.sym 14638 $auto$alumacc.cc:474:replace_alu$7341.C[3]
.sym 14639 $false
.sym 14640 $false
.sym 14641 soc.spimemio.rd_addr[4]
.sym 14642 $auto$alumacc.cc:474:replace_alu$7341.C[2]
.sym 14644 $auto$alumacc.cc:474:replace_alu$7341.C[4]
.sym 14645 $false
.sym 14646 $false
.sym 14647 soc.spimemio.rd_addr[5]
.sym 14648 $auto$alumacc.cc:474:replace_alu$7341.C[3]
.sym 14650 $auto$alumacc.cc:474:replace_alu$7341.C[5]
.sym 14651 $false
.sym 14652 $false
.sym 14653 soc.spimemio.rd_addr[6]
.sym 14654 $auto$alumacc.cc:474:replace_alu$7341.C[4]
.sym 14656 $auto$alumacc.cc:474:replace_alu$7341.C[6]
.sym 14657 $false
.sym 14658 $false
.sym 14659 soc.spimemio.rd_addr[7]
.sym 14660 $auto$alumacc.cc:474:replace_alu$7341.C[5]
.sym 14662 $auto$alumacc.cc:474:replace_alu$7341.C[7]
.sym 14663 $false
.sym 14664 $false
.sym 14665 soc.spimemio.rd_addr[8]
.sym 14666 $auto$alumacc.cc:474:replace_alu$7341.C[6]
.sym 14668 $auto$alumacc.cc:474:replace_alu$7341.C[8]
.sym 14669 $false
.sym 14670 $false
.sym 14671 soc.spimemio.rd_addr[9]
.sym 14672 $auto$alumacc.cc:474:replace_alu$7341.C[7]
.sym 14676 $abc$61060$new_n5190_
.sym 14677 $abc$61060$new_n5184_
.sym 14678 $abc$61060$new_n5189_
.sym 14679 soc.spimemio.rd_addr[12]
.sym 14681 soc.spimemio.rd_addr[10]
.sym 14682 soc.spimemio.rd_addr[14]
.sym 14712 $auto$alumacc.cc:474:replace_alu$7341.C[8]
.sym 14749 $auto$alumacc.cc:474:replace_alu$7341.C[9]
.sym 14750 $false
.sym 14751 $false
.sym 14752 soc.spimemio.rd_addr[10]
.sym 14753 $auto$alumacc.cc:474:replace_alu$7341.C[8]
.sym 14755 $auto$alumacc.cc:474:replace_alu$7341.C[10]
.sym 14756 $false
.sym 14757 $false
.sym 14758 soc.spimemio.rd_addr[11]
.sym 14759 $auto$alumacc.cc:474:replace_alu$7341.C[9]
.sym 14761 $auto$alumacc.cc:474:replace_alu$7341.C[11]
.sym 14762 $false
.sym 14763 $false
.sym 14764 soc.spimemio.rd_addr[12]
.sym 14765 $auto$alumacc.cc:474:replace_alu$7341.C[10]
.sym 14767 $auto$alumacc.cc:474:replace_alu$7341.C[12]
.sym 14768 $false
.sym 14769 $false
.sym 14770 soc.spimemio.rd_addr[13]
.sym 14771 $auto$alumacc.cc:474:replace_alu$7341.C[11]
.sym 14773 $auto$alumacc.cc:474:replace_alu$7341.C[13]
.sym 14774 $false
.sym 14775 $false
.sym 14776 soc.spimemio.rd_addr[14]
.sym 14777 $auto$alumacc.cc:474:replace_alu$7341.C[12]
.sym 14779 $auto$alumacc.cc:474:replace_alu$7341.C[14]
.sym 14780 $false
.sym 14781 $false
.sym 14782 soc.spimemio.rd_addr[15]
.sym 14783 $auto$alumacc.cc:474:replace_alu$7341.C[13]
.sym 14785 $auto$alumacc.cc:474:replace_alu$7341.C[15]
.sym 14786 $false
.sym 14787 $false
.sym 14788 soc.spimemio.rd_addr[16]
.sym 14789 $auto$alumacc.cc:474:replace_alu$7341.C[14]
.sym 14791 $auto$alumacc.cc:474:replace_alu$7341.C[16]
.sym 14792 $false
.sym 14793 $false
.sym 14794 soc.spimemio.rd_addr[17]
.sym 14795 $auto$alumacc.cc:474:replace_alu$7341.C[15]
.sym 14802 $abc$61060$new_n4297_
.sym 14803 gpio[29]
.sym 14805 gpio[28]
.sym 14835 $auto$alumacc.cc:474:replace_alu$7341.C[16]
.sym 14872 $auto$alumacc.cc:474:replace_alu$7341.C[17]
.sym 14873 $false
.sym 14874 $false
.sym 14875 soc.spimemio.rd_addr[18]
.sym 14876 $auto$alumacc.cc:474:replace_alu$7341.C[16]
.sym 14878 $auto$alumacc.cc:474:replace_alu$7341.C[18]
.sym 14879 $false
.sym 14880 $false
.sym 14881 soc.spimemio.rd_addr[19]
.sym 14882 $auto$alumacc.cc:474:replace_alu$7341.C[17]
.sym 14884 $auto$alumacc.cc:474:replace_alu$7341.C[19]
.sym 14885 $false
.sym 14886 $false
.sym 14887 soc.spimemio.rd_addr[20]
.sym 14888 $auto$alumacc.cc:474:replace_alu$7341.C[18]
.sym 14890 $auto$alumacc.cc:474:replace_alu$7341.C[20]
.sym 14891 $false
.sym 14892 $false
.sym 14893 soc.spimemio.rd_addr[21]
.sym 14894 $auto$alumacc.cc:474:replace_alu$7341.C[19]
.sym 14896 $auto$alumacc.cc:474:replace_alu$7341.C[21]
.sym 14897 $false
.sym 14898 $false
.sym 14899 soc.spimemio.rd_addr[22]
.sym 14900 $auto$alumacc.cc:474:replace_alu$7341.C[20]
.sym 14902 $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22]$2
.sym 14903 $false
.sym 14904 $false
.sym 14905 soc.spimemio.rd_addr[23]
.sym 14906 $auto$alumacc.cc:474:replace_alu$7341.C[21]
.sym 14912 $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22]$2
.sym 14915 $abc$61060$new_n5297_
.sym 14916 clock.counterO[29]
.sym 14917 gpio[29]
.sym 14918 $abc$61060$new_n5292_
.sym 14919 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 14920 clk_16mhz$2$2
.sym 14921 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 14924 clock.counterO[2]
.sym 14925 clock.counterO[3]
.sym 14926 clock.counterO[4]
.sym 14927 clock.counterO[5]
.sym 14928 clock.counterO[6]
.sym 14929 clock.counterO[7]
.sym 15008 $abc$61060$new_n5297_
.sym 15009 clock.counterO[22]
.sym 15010 gpio[22]
.sym 15011 $abc$61060$new_n5292_
.sym 15020 $abc$61060$new_n5297_
.sym 15021 clock.counterO[28]
.sym 15022 gpio[28]
.sym 15023 $abc$61060$new_n5292_
.sym 15042 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 15043 clk_16mhz$2$2
.sym 15044 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 15045 clock.counterO[8]
.sym 15046 clock.counterO[9]
.sym 15047 clock.counterO[10]
.sym 15048 clock.counterO[11]
.sym 15049 clock.counterO[12]
.sym 15050 clock.counterO[13]
.sym 15051 clock.counterO[14]
.sym 15052 clock.counterO[15]
.sym 15119 $false
.sym 15120 $false
.sym 15121 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 15122 iomem_rdata[26]
.sym 15125 $abc$61060$new_n5297_
.sym 15126 clock.counterO[26]
.sym 15127 gpio[26]
.sym 15128 $abc$61060$new_n5292_
.sym 15155 $abc$61060$new_n5297_
.sym 15156 clock.counterO[24]
.sym 15157 gpio[24]
.sym 15158 $abc$61060$new_n5292_
.sym 15165 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 15166 clk_16mhz$2$2
.sym 15167 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 15168 clock.counterO[16]
.sym 15169 clock.counterO[17]
.sym 15170 clock.counterO[18]
.sym 15171 clock.counterO[19]
.sym 15172 clock.counterO[20]
.sym 15173 clock.counterO[21]
.sym 15174 clock.counterO[22]
.sym 15175 clock.counterO[23]
.sym 15248 soc.cpu.pcpi_mul.rs2[0]
.sym 15249 soc.cpu.pcpi_mul.rs1[0]
.sym 15250 soc.cpu.pcpi_mul.rdx[0]
.sym 15251 soc.cpu.pcpi_mul.rd[0]
.sym 15272 soc.cpu.mem_wdata[24]
.sym 15273 $false
.sym 15274 $false
.sym 15275 $false
.sym 15278 soc.cpu.mem_wdata[26]
.sym 15279 $false
.sym 15280 $false
.sym 15281 $false
.sym 15288 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 15289 clk_16mhz$2$2
.sym 15290 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 15291 clock.counterO[24]
.sym 15292 clock.counterO[25]
.sym 15293 clock.counterO[26]
.sym 15294 clock.counterO[27]
.sym 15295 clock.counterO[28]
.sym 15296 clock.counterO[29]
.sym 15297 clock.counterO[30]
.sym 15298 clock.counterO[31]
.sym 15365 soc.cpu.pcpi_mul.rdx[27]
.sym 15366 soc.cpu.pcpi_mul.rd[27]
.sym 15367 soc.cpu.pcpi_mul.rs1[0]
.sym 15368 soc.cpu.pcpi_mul.rs2[27]
.sym 15371 soc.cpu.pcpi_mul.rdx[26]
.sym 15372 soc.cpu.pcpi_mul.rd[26]
.sym 15373 soc.cpu.pcpi_mul.rs1[0]
.sym 15374 soc.cpu.pcpi_mul.rs2[26]
.sym 15377 soc.cpu.pcpi_mul.rs2[27]
.sym 15378 soc.cpu.pcpi_mul.rs1[0]
.sym 15379 soc.cpu.pcpi_mul.rdx[27]
.sym 15380 soc.cpu.pcpi_mul.rd[27]
.sym 15383 soc.cpu.pcpi_mul.rs2[26]
.sym 15384 soc.cpu.pcpi_mul.rs1[0]
.sym 15385 soc.cpu.pcpi_mul.rdx[26]
.sym 15386 soc.cpu.pcpi_mul.rd[26]
.sym 15389 $false
.sym 15390 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 15391 soc.cpu.pcpi_mul.rd[26]
.sym 15392 soc.cpu.pcpi_mul.rd[58]
.sym 15401 $false
.sym 15402 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 15403 soc.cpu.pcpi_mul.rd[0]
.sym 15404 soc.cpu.pcpi_mul.rd[32]
.sym 15411 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 15412 clk_16mhz$2$2
.sym 15413 $false
.sym 15415 soc.cpu.pcpi_mul.rd[26]
.sym 15416 soc.cpu.pcpi_mul.rd[27]
.sym 15417 soc.cpu.pcpi_mul.rdx[28]
.sym 15420 soc.cpu.pcpi_mul.rd[25]
.sym 15450 $false
.sym 15487 $auto$maccmap.cc:240:synth$23566.C[2]
.sym 15489 $abc$61060$auto$maccmap.cc:111:fulladd$23563[1]
.sym 15490 $abc$61060$auto$maccmap.cc:112:fulladd$23564[0]
.sym 15493 $auto$maccmap.cc:240:synth$23566.C[3]
.sym 15494 $false
.sym 15495 $abc$61060$auto$maccmap.cc:111:fulladd$23563[2]
.sym 15496 $abc$61060$auto$maccmap.cc:112:fulladd$23564[1]
.sym 15497 $auto$maccmap.cc:240:synth$23566.C[2]
.sym 15499 $auto$maccmap.cc:240:synth$23566.C[4]
.sym 15500 $false
.sym 15501 $abc$61060$auto$maccmap.cc:111:fulladd$23563[3]
.sym 15502 $abc$61060$auto$maccmap.cc:112:fulladd$23564[2]
.sym 15503 $auto$maccmap.cc:240:synth$23566.C[3]
.sym 15506 $false
.sym 15507 $false
.sym 15508 $abc$61060$auto$maccmap.cc:112:fulladd$23564[3]
.sym 15509 $auto$maccmap.cc:240:synth$23566.C[4]
.sym 15524 $false
.sym 15525 $abc$61060$auto$maccmap.cc:111:fulladd$23563[1]
.sym 15526 $abc$61060$auto$maccmap.cc:112:fulladd$23564[0]
.sym 15527 $false
.sym 15534 resetn$2
.sym 15535 clk_16mhz$2$2
.sym 15536 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15537 soc.cpu.pcpi_mul.rdx[2]
.sym 15538 soc.cpu.pcpi_mul.rdx[3]
.sym 15539 soc.cpu.pcpi_mul.rdx[37]
.sym 15541 soc.cpu.pcpi_mul.rdx[58]
.sym 15542 soc.cpu.pcpi_mul.rs2[32]
.sym 15544 soc.cpu.pcpi_mul.rdx[25]
.sym 15611 soc.cpu.pcpi_mul.rdx[58]
.sym 15612 soc.cpu.pcpi_mul.rd[58]
.sym 15613 soc.cpu.pcpi_mul.rs1[0]
.sym 15614 soc.cpu.pcpi_mul.rs2[58]
.sym 15617 soc.cpu.pcpi_mul.rs2[57]
.sym 15618 soc.cpu.pcpi_mul.rs1[0]
.sym 15619 soc.cpu.pcpi_mul.rdx[57]
.sym 15620 soc.cpu.pcpi_mul.rd[57]
.sym 15623 soc.cpu.pcpi_mul.rs2[56]
.sym 15624 soc.cpu.pcpi_mul.rs1[0]
.sym 15625 soc.cpu.pcpi_mul.rdx[56]
.sym 15626 soc.cpu.pcpi_mul.rd[56]
.sym 15629 soc.cpu.pcpi_mul.rs2[58]
.sym 15630 soc.cpu.pcpi_mul.rs1[0]
.sym 15631 soc.cpu.pcpi_mul.rdx[58]
.sym 15632 soc.cpu.pcpi_mul.rd[58]
.sym 15635 soc.cpu.pcpi_mul.rdx[59]
.sym 15636 soc.cpu.pcpi_mul.rd[59]
.sym 15637 soc.cpu.pcpi_mul.rs1[0]
.sym 15638 soc.cpu.pcpi_mul.rs2[59]
.sym 15641 soc.cpu.pcpi_mul.rdx[57]
.sym 15642 soc.cpu.pcpi_mul.rd[57]
.sym 15643 soc.cpu.pcpi_mul.rs1[0]
.sym 15644 soc.cpu.pcpi_mul.rs2[57]
.sym 15647 soc.cpu.pcpi_mul.rs2[59]
.sym 15648 soc.cpu.pcpi_mul.rs1[0]
.sym 15649 soc.cpu.pcpi_mul.rdx[59]
.sym 15650 soc.cpu.pcpi_mul.rd[59]
.sym 15653 soc.cpu.pcpi_mul.rdx[56]
.sym 15654 soc.cpu.pcpi_mul.rd[56]
.sym 15655 soc.cpu.pcpi_mul.rs1[0]
.sym 15656 soc.cpu.pcpi_mul.rs2[56]
.sym 15657 resetn$2
.sym 15658 clk_16mhz$2$2
.sym 15659 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15660 $abc$61060$auto$maccmap.cc:112:fulladd$23656[0]
.sym 15662 $abc$61060$auto$maccmap.cc:112:fulladd$23712[0]
.sym 15663 $abc$61060$auto$maccmap.cc:112:fulladd$23656[1]
.sym 15664 $abc$61060$auto$maccmap.cc:111:fulladd$23655[1]
.sym 15665 soc.cpu.pcpi_mul.rd[37]
.sym 15666 soc.cpu.pcpi_mul.rd[36]
.sym 15667 soc.cpu.pcpi_mul.rd[32]
.sym 15734 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15735 soc.cpu.pcpi_mul.rs2[32]
.sym 15736 soc.cpu.pcpi_mul.instr_mulh
.sym 15737 soc.cpu.reg_op2[31]
.sym 15740 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15741 soc.cpu.pcpi_mul.rs2[57]
.sym 15742 soc.cpu.pcpi_mul.instr_mulh
.sym 15743 soc.cpu.reg_op2[31]
.sym 15752 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15753 soc.cpu.pcpi_mul.rs2[56]
.sym 15754 soc.cpu.pcpi_mul.instr_mulh
.sym 15755 soc.cpu.reg_op2[31]
.sym 15758 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15759 soc.cpu.pcpi_mul.rs2[59]
.sym 15760 soc.cpu.pcpi_mul.instr_mulh
.sym 15761 soc.cpu.reg_op2[31]
.sym 15764 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15765 soc.cpu.pcpi_mul.rs2[58]
.sym 15766 soc.cpu.pcpi_mul.instr_mulh
.sym 15767 soc.cpu.reg_op2[31]
.sym 15770 $false
.sym 15771 $false
.sym 15772 $false
.sym 15773 $false
.sym 15780 resetn$2
.sym 15781 clk_16mhz$2$2
.sym 15782 $false
.sym 15783 $abc$61060$auto$maccmap.cc:111:fulladd$23711[3]
.sym 15784 $abc$61060$auto$maccmap.cc:112:fulladd$23712[3]
.sym 15785 $abc$61060$auto$maccmap.cc:111:fulladd$23711[2]
.sym 15786 $abc$61060$auto$maccmap.cc:112:fulladd$23712[2]
.sym 15787 soc.cpu.pcpi_mul.rdx[35]
.sym 15788 soc.cpu.pcpi_mul.rdx[34]
.sym 15789 soc.cpu.pcpi_mul.rs2[35]
.sym 15790 soc.cpu.pcpi_mul.rs2[36]
.sym 15869 $false
.sym 15870 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15871 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 15872 soc.cpu.pcpi_mul.rs1[57]
.sym 15875 $false
.sym 15876 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15877 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 15878 soc.cpu.pcpi_mul.rs1[58]
.sym 15881 $false
.sym 15882 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15883 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 15884 soc.cpu.pcpi_mul.rs1[59]
.sym 15893 $false
.sym 15894 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15895 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 15896 soc.cpu.pcpi_mul.rs1[60]
.sym 15899 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15900 soc.cpu.pcpi_mul.rs2[33]
.sym 15901 soc.cpu.pcpi_mul.instr_mulh
.sym 15902 soc.cpu.reg_op2[31]
.sym 15903 resetn$2
.sym 15904 clk_16mhz$2$2
.sym 15905 $false
.sym 15907 soc.cpu.pcpi_mul.rd[34]
.sym 15908 soc.cpu.pcpi_mul.rd[35]
.sym 15909 soc.cpu.pcpi_mul.rdx[36]
.sym 15910 soc.cpu.pcpi_mul.rd[33]
.sym 15986 soc.cpu.pcpi_mul.rs2[33]
.sym 15987 soc.cpu.pcpi_mul.rs1[0]
.sym 15988 soc.cpu.pcpi_mul.rdx[33]
.sym 15989 soc.cpu.pcpi_mul.rd[33]
.sym 15992 soc.cpu.pcpi_mul.rdx[33]
.sym 15993 soc.cpu.pcpi_mul.rd[33]
.sym 15994 soc.cpu.pcpi_mul.rs1[0]
.sym 15995 soc.cpu.pcpi_mul.rs2[33]
.sym 15998 soc.cpu.pcpi_mul.mul_waiting$2
.sym 15999 soc.cpu.pcpi_mul.rs2[50]
.sym 16000 soc.cpu.pcpi_mul.instr_mulh
.sym 16001 soc.cpu.reg_op2[31]
.sym 16004 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16005 soc.cpu.pcpi_mul.rs2[48]
.sym 16006 soc.cpu.pcpi_mul.instr_mulh
.sym 16007 soc.cpu.reg_op2[31]
.sym 16010 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16011 soc.cpu.pcpi_mul.rs2[49]
.sym 16012 soc.cpu.pcpi_mul.instr_mulh
.sym 16013 soc.cpu.reg_op2[31]
.sym 16016 $false
.sym 16017 $false
.sym 16018 $false
.sym 16019 $false
.sym 16022 $false
.sym 16023 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16024 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 16025 soc.cpu.pcpi_mul.rs1[56]
.sym 16026 resetn$2
.sym 16027 clk_16mhz$2$2
.sym 16028 $false
.sym 16031 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 16156 soc.cpu.pcpi_mul.mul_finish
.sym 16238 $false
.sym 16239 soc.cpu.pcpi_mul.mul_counter[5]
.sym 16240 $false
.sym 16241 $auto$alumacc.cc:474:replace_alu$7356.C[5]
.sym 16250 $false
.sym 16251 soc.cpu.pcpi_mul.mul_waiting$2
.sym 16252 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 16253 $abc$61060$auto$wreduce.cc:454:run$7019[5]
.sym 16272 resetn$2
.sym 16273 clk_16mhz$2$2
.sym 16274 $false
.sym 16456 $false
.sym 16457 $false
.sym 16458 $false
.sym 16459 soc.cpu.mem_addr[5]
.sym 16468 $false
.sym 16469 $false
.sym 16470 $false
.sym 16471 soc.cpu.mem_addr[7]
.sym 16510 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]
.sym 16613 $false
.sym 16614 $false
.sym 16615 $false
.sym 16616 soc.cpu.mem_addr[14]
.sym 16631 $false
.sym 16632 $false
.sym 16633 $false
.sym 16634 soc.cpu.mem_addr[6]
.sym 16637 $false
.sym 16638 $false
.sym 16639 $false
.sym 16640 soc.cpu.mem_addr[12]
.sym 16649 $false
.sym 16650 $false
.sym 16651 $false
.sym 16652 soc.cpu.mem_addr[3]
.sym 16655 $false
.sym 16656 $false
.sym 16657 $false
.sym 16658 soc.cpu.mem_addr[9]
.sym 16736 $false
.sym 16737 $false
.sym 16738 $false
.sym 16739 soc.cpu.mem_addr[15]
.sym 16742 $false
.sym 16743 $false
.sym 16744 $false
.sym 16745 soc.cpu.mem_addr[16]
.sym 16748 $false
.sym 16749 $false
.sym 16750 $false
.sym 16751 soc.cpu.mem_addr[19]
.sym 16754 $false
.sym 16755 $false
.sym 16756 $false
.sym 16757 soc.cpu.mem_addr[4]
.sym 16760 $false
.sym 16761 $false
.sym 16762 $false
.sym 16763 soc.cpu.mem_addr[22]
.sym 16766 $false
.sym 16767 $false
.sym 16768 $false
.sym 16769 soc.cpu.mem_addr[18]
.sym 16772 $false
.sym 16773 $false
.sym 16774 $false
.sym 16775 soc.cpu.mem_addr[10]
.sym 16778 $false
.sym 16779 $false
.sym 16780 $false
.sym 16781 soc.cpu.mem_addr[20]
.sym 16785 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6]
.sym 16786 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3]
.sym 16821 $true
.sym 16858 soc.cpu.timer[0]$2
.sym 16859 $false
.sym 16860 soc.cpu.timer[0]
.sym 16861 $false
.sym 16862 $false
.sym 16864 $auto$alumacc.cc:474:replace_alu$7305.C[2]$2
.sym 16866 soc.cpu.timer[1]
.sym 16867 $true$2
.sym 16870 $auto$alumacc.cc:474:replace_alu$7305.C[3]$2
.sym 16872 soc.cpu.timer[2]
.sym 16873 $true$2
.sym 16874 $auto$alumacc.cc:474:replace_alu$7305.C[2]$2
.sym 16876 $auto$alumacc.cc:474:replace_alu$7305.C[4]$2
.sym 16878 soc.cpu.timer[3]
.sym 16879 $true$2
.sym 16880 $auto$alumacc.cc:474:replace_alu$7305.C[3]$2
.sym 16882 $auto$alumacc.cc:474:replace_alu$7305.C[5]$2
.sym 16884 soc.cpu.timer[4]
.sym 16885 $true$2
.sym 16886 $auto$alumacc.cc:474:replace_alu$7305.C[4]$2
.sym 16888 $auto$alumacc.cc:474:replace_alu$7305.C[6]$2
.sym 16890 soc.cpu.timer[5]
.sym 16891 $true$2
.sym 16892 $auto$alumacc.cc:474:replace_alu$7305.C[5]$2
.sym 16894 $auto$alumacc.cc:474:replace_alu$7305.C[7]$2
.sym 16896 soc.cpu.timer[6]
.sym 16897 $true$2
.sym 16898 $auto$alumacc.cc:474:replace_alu$7305.C[6]$2
.sym 16900 $auto$alumacc.cc:474:replace_alu$7305.C[8]$2
.sym 16902 soc.cpu.timer[7]
.sym 16903 $true$2
.sym 16904 $auto$alumacc.cc:474:replace_alu$7305.C[7]$2
.sym 16908 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2]
.sym 16909 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8]
.sym 16911 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9]
.sym 16912 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15]
.sym 16915 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13]
.sym 16944 $auto$alumacc.cc:474:replace_alu$7305.C[8]$2
.sym 16981 $auto$alumacc.cc:474:replace_alu$7305.C[9]$2
.sym 16983 soc.cpu.timer[8]
.sym 16984 $true$2
.sym 16985 $auto$alumacc.cc:474:replace_alu$7305.C[8]$2
.sym 16987 $auto$alumacc.cc:474:replace_alu$7305.C[10]$2
.sym 16989 soc.cpu.timer[9]
.sym 16990 $true$2
.sym 16991 $auto$alumacc.cc:474:replace_alu$7305.C[9]$2
.sym 16993 $auto$alumacc.cc:474:replace_alu$7305.C[11]$2
.sym 16995 soc.cpu.timer[10]
.sym 16996 $true$2
.sym 16997 $auto$alumacc.cc:474:replace_alu$7305.C[10]$2
.sym 16999 $auto$alumacc.cc:474:replace_alu$7305.C[12]$2
.sym 17001 soc.cpu.timer[11]
.sym 17002 $true$2
.sym 17003 $auto$alumacc.cc:474:replace_alu$7305.C[11]$2
.sym 17005 $auto$alumacc.cc:474:replace_alu$7305.C[13]$2
.sym 17007 soc.cpu.timer[12]
.sym 17008 $true$2
.sym 17009 $auto$alumacc.cc:474:replace_alu$7305.C[12]$2
.sym 17011 $auto$alumacc.cc:474:replace_alu$7305.C[14]$2
.sym 17013 soc.cpu.timer[13]
.sym 17014 $true$2
.sym 17015 $auto$alumacc.cc:474:replace_alu$7305.C[13]$2
.sym 17017 $auto$alumacc.cc:474:replace_alu$7305.C[15]$2
.sym 17019 soc.cpu.timer[14]
.sym 17020 $true$2
.sym 17021 $auto$alumacc.cc:474:replace_alu$7305.C[14]$2
.sym 17023 $auto$alumacc.cc:474:replace_alu$7305.C[16]$2
.sym 17025 soc.cpu.timer[15]
.sym 17026 $true$2
.sym 17027 $auto$alumacc.cc:474:replace_alu$7305.C[15]$2
.sym 17031 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4]
.sym 17032 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14]
.sym 17033 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11]
.sym 17034 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.sym 17035 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45966
.sym 17036 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_
.sym 17037 soc.spimemio.rd_addr[1]
.sym 17038 soc.spimemio.rd_addr[0]
.sym 17067 $auto$alumacc.cc:474:replace_alu$7305.C[16]$2
.sym 17104 $auto$alumacc.cc:474:replace_alu$7305.C[17]$2
.sym 17106 soc.cpu.timer[16]
.sym 17107 $true$2
.sym 17108 $auto$alumacc.cc:474:replace_alu$7305.C[16]$2
.sym 17110 $auto$alumacc.cc:474:replace_alu$7305.C[18]$2
.sym 17112 soc.cpu.timer[17]
.sym 17113 $true$2
.sym 17114 $auto$alumacc.cc:474:replace_alu$7305.C[17]$2
.sym 17116 $auto$alumacc.cc:474:replace_alu$7305.C[19]$2
.sym 17118 soc.cpu.timer[18]
.sym 17119 $true$2
.sym 17120 $auto$alumacc.cc:474:replace_alu$7305.C[18]$2
.sym 17122 $auto$alumacc.cc:474:replace_alu$7305.C[20]$2
.sym 17124 soc.cpu.timer[19]
.sym 17125 $true$2
.sym 17126 $auto$alumacc.cc:474:replace_alu$7305.C[19]$2
.sym 17128 $auto$alumacc.cc:474:replace_alu$7305.C[21]$2
.sym 17130 soc.cpu.timer[20]
.sym 17131 $true$2
.sym 17132 $auto$alumacc.cc:474:replace_alu$7305.C[20]$2
.sym 17134 $auto$alumacc.cc:474:replace_alu$7305.C[22]$2
.sym 17136 soc.cpu.timer[21]
.sym 17137 $true$2
.sym 17138 $auto$alumacc.cc:474:replace_alu$7305.C[21]$2
.sym 17140 $auto$alumacc.cc:474:replace_alu$7305.C[23]$2
.sym 17142 soc.cpu.timer[22]
.sym 17143 $true$2
.sym 17144 $auto$alumacc.cc:474:replace_alu$7305.C[22]$2
.sym 17146 $auto$alumacc.cc:474:replace_alu$7305.C[24]$2
.sym 17148 soc.cpu.timer[23]
.sym 17149 $true$2
.sym 17150 $auto$alumacc.cc:474:replace_alu$7305.C[23]$2
.sym 17154 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 17155 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.sym 17156 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28]
.sym 17158 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16]
.sym 17159 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10]
.sym 17160 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30]
.sym 17161 $abc$61060$logic_and$hardware.v:122$8_Y_new_
.sym 17190 $auto$alumacc.cc:474:replace_alu$7305.C[24]$2
.sym 17227 $auto$alumacc.cc:474:replace_alu$7305.C[25]$2
.sym 17229 soc.cpu.timer[24]
.sym 17230 $true$2
.sym 17231 $auto$alumacc.cc:474:replace_alu$7305.C[24]$2
.sym 17233 $auto$alumacc.cc:474:replace_alu$7305.C[26]$2
.sym 17235 soc.cpu.timer[25]
.sym 17236 $true$2
.sym 17237 $auto$alumacc.cc:474:replace_alu$7305.C[25]$2
.sym 17239 $auto$alumacc.cc:474:replace_alu$7305.C[27]$2
.sym 17241 soc.cpu.timer[26]
.sym 17242 $true$2
.sym 17243 $auto$alumacc.cc:474:replace_alu$7305.C[26]$2
.sym 17245 $auto$alumacc.cc:474:replace_alu$7305.C[28]$2
.sym 17247 soc.cpu.timer[27]
.sym 17248 $true$2
.sym 17249 $auto$alumacc.cc:474:replace_alu$7305.C[27]$2
.sym 17251 $auto$alumacc.cc:474:replace_alu$7305.C[29]$2
.sym 17253 soc.cpu.timer[28]
.sym 17254 $true$2
.sym 17255 $auto$alumacc.cc:474:replace_alu$7305.C[28]$2
.sym 17257 $auto$alumacc.cc:474:replace_alu$7305.C[30]$2
.sym 17259 soc.cpu.timer[29]
.sym 17260 $true$2
.sym 17261 $auto$alumacc.cc:474:replace_alu$7305.C[29]$2
.sym 17263 $auto$alumacc.cc:474:replace_alu$7305.C[31]
.sym 17265 soc.cpu.timer[30]
.sym 17266 $true$2
.sym 17267 $auto$alumacc.cc:474:replace_alu$7305.C[30]$2
.sym 17270 $false
.sym 17271 soc.cpu.timer[31]
.sym 17272 $false
.sym 17273 $auto$alumacc.cc:474:replace_alu$7305.C[31]
.sym 17277 $abc$61060$new_n5861_
.sym 17278 $abc$61060$new_n5860_
.sym 17279 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27]
.sym 17280 $abc$61060$new_n5857_
.sym 17281 $abc$61060$new_n5858_
.sym 17282 $abc$61060$new_n5859_
.sym 17283 soc.cpu.timer[3]
.sym 17284 soc.cpu.timer[5]
.sym 17351 $false
.sym 17352 soc.cpu.timer[5]
.sym 17353 $false
.sym 17354 $auto$alumacc.cc:474:replace_alu$7305.C[5]
.sym 17357 $false
.sym 17358 soc.cpu.timer[29]
.sym 17359 $false
.sym 17360 $auto$alumacc.cc:474:replace_alu$7305.C[29]
.sym 17363 $false
.sym 17364 soc.cpu.timer[25]
.sym 17365 $false
.sym 17366 $auto$alumacc.cc:474:replace_alu$7305.C[25]
.sym 17369 $false
.sym 17370 soc.cpu.timer[19]
.sym 17371 $false
.sym 17372 $auto$alumacc.cc:474:replace_alu$7305.C[19]
.sym 17375 $false
.sym 17376 soc.cpu.timer[20]
.sym 17377 $false
.sym 17378 $auto$alumacc.cc:474:replace_alu$7305.C[20]
.sym 17387 $false
.sym 17388 soc.cpu.timer[12]
.sym 17389 $false
.sym 17390 $auto$alumacc.cc:474:replace_alu$7305.C[12]
.sym 17393 $false
.sym 17394 soc.cpu.timer[21]
.sym 17395 $false
.sym 17396 $auto$alumacc.cc:474:replace_alu$7305.C[21]
.sym 17400 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1]
.sym 17401 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24]
.sym 17402 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23]
.sym 17403 $abc$61060$new_n5856_
.sym 17404 soc.cpu.timer[25]
.sym 17405 soc.cpu.timer[1]
.sym 17406 soc.cpu.timer[15]
.sym 17474 soc.cpu.timer[19]
.sym 17475 soc.cpu.timer[18]
.sym 17476 soc.cpu.timer[17]
.sym 17477 soc.cpu.timer[16]
.sym 17486 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[4]_new_inv_
.sym 17487 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[5]_new_inv_
.sym 17488 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[6]_new_inv_
.sym 17489 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[7]_new_inv_
.sym 17492 $false
.sym 17493 $false
.sym 17494 iomem_rdata[0]
.sym 17495 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 17498 soc.cpu.timer[27]
.sym 17499 soc.cpu.timer[26]
.sym 17500 soc.cpu.timer[25]
.sym 17501 soc.cpu.timer[24]
.sym 17504 soc.cpu.timer[23]
.sym 17505 soc.cpu.timer[22]
.sym 17506 soc.cpu.timer[21]
.sym 17507 soc.cpu.timer[20]
.sym 17510 soc.cpu.timer[31]
.sym 17511 soc.cpu.timer[30]
.sym 17512 soc.cpu.timer[29]
.sym 17513 soc.cpu.timer[28]
.sym 17516 $false
.sym 17517 soc.cpu.timer[26]
.sym 17518 $false
.sym 17519 $auto$alumacc.cc:474:replace_alu$7305.C[26]
.sym 17523 $abc$61060$new_n5809_
.sym 17524 soc.cpu.timer[27]
.sym 17525 soc.cpu.timer[21]
.sym 17526 soc.cpu.timer[4]
.sym 17527 soc.cpu.timer[16]
.sym 17528 soc.cpu.timer[28]
.sym 17529 soc.cpu.timer[26]
.sym 17530 soc.cpu.timer[13]
.sym 17597 soc.cpu.timer[7]
.sym 17598 soc.cpu.timer[6]
.sym 17599 soc.cpu.timer[5]
.sym 17600 soc.cpu.timer[4]
.sym 17603 soc.spimemio.rd_valid
.sym 17604 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 17605 $abc$61060$new_n5174_
.sym 17606 $abc$61060$new_n5187_
.sym 17609 soc.cpu.timer[15]
.sym 17610 soc.cpu.timer[14]
.sym 17611 soc.cpu.timer[13]
.sym 17612 soc.cpu.timer[12]
.sym 17621 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[0]_new_inv_
.sym 17622 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[1]_new_inv_
.sym 17623 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[2]_new_inv_
.sym 17624 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[3]_new_inv_
.sym 17627 soc.cpu.timer[11]
.sym 17628 soc.cpu.timer[10]
.sym 17629 soc.cpu.timer[9]
.sym 17630 soc.cpu.timer[8]
.sym 17633 $false
.sym 17634 $false
.sym 17635 $abc$61060$auto$simplemap.cc:168:logic_reduce$18026[0]_new_inv_
.sym 17636 $abc$61060$auto$simplemap.cc:168:logic_reduce$18026[1]_new_inv_
.sym 17639 soc.cpu.timer[3]
.sym 17640 soc.cpu.timer[2]
.sym 17641 soc.cpu.timer[1]
.sym 17642 soc.cpu.timer[0]
.sym 17646 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8511[0]_new_inv_
.sym 17647 $abc$61060$new_n5306_
.sym 17648 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57398
.sym 17650 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27203_new_inv_
.sym 17651 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 17652 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27200[0]_new_inv_
.sym 17653 iomem_ready
.sym 17726 soc.cpu.timer[4]
.sym 17727 soc.cpu.instr_timer
.sym 17728 soc.cpu.count_cycle[36]
.sym 17729 soc.cpu.instr_rdcycleh
.sym 17738 $abc$61060$new_n7232_
.sym 17739 $abc$61060$new_n7231_
.sym 17740 soc.cpu.instr_rdinstr
.sym 17741 soc.cpu.count_instr[4]
.sym 17744 soc.cpu.irq_mask[4]
.sym 17745 soc.cpu.instr_maskirq
.sym 17746 soc.cpu.count_instr[36]
.sym 17747 soc.cpu.instr_rdinstrh
.sym 17769 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 17770 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_
.sym 17771 $abc$61060$new_n5297_
.sym 17773 $abc$61060$new_n5296_
.sym 17774 $abc$61060$new_n5291_
.sym 17775 $abc$61060$new_n5292_
.sym 17776 soc.spimemio.rdata[22]
.sym 17873 $abc$61060$new_n7230_
.sym 17874 soc.cpu.instr_rdcycle
.sym 17875 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 17876 soc.cpu.count_cycle[4]
.sym 17892 $abc$61060$new_n7421_
.sym 17893 $abc$61060$new_n7337_
.sym 17894 $abc$61060$new_n7335_
.sym 17895 $abc$61060$new_n7189_
.sym 17896 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 17897 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 17898 $abc$61060$new_n7368_
.sym 17899 pin_7$2
.sym 17972 $false
.sym 17973 $abc$61060$new_n5297_
.sym 17974 $abc$61060$procmux$6588_Y[0]_new_
.sym 17975 pin_8$2
.sym 18012 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 18013 clk_16mhz$2$2
.sym 18014 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 18015 $abc$61060$new_n7419_
.sym 18017 $abc$61060$new_n4313_
.sym 18018 $abc$61060$new_n7459_
.sym 18019 $abc$61060$new_n7479_
.sym 18022 $abc$61060$new_n4080_
.sym 18139 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 18142 iomem_rdata[4]
.sym 18174 $false
.sym 18211 $auto$alumacc.cc:474:replace_alu$7246.C[1]
.sym 18213 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 18214 reset_cnt[0]
.sym 18217 $auto$alumacc.cc:474:replace_alu$7246.C[2]
.sym 18218 $false
.sym 18219 $false
.sym 18220 reset_cnt[1]
.sym 18221 $auto$alumacc.cc:474:replace_alu$7246.C[1]
.sym 18223 $auto$alumacc.cc:474:replace_alu$7246.C[3]
.sym 18224 $false
.sym 18225 $false
.sym 18226 reset_cnt[2]
.sym 18227 $auto$alumacc.cc:474:replace_alu$7246.C[2]
.sym 18229 $auto$alumacc.cc:474:replace_alu$7246.C[4]
.sym 18230 $false
.sym 18231 $false
.sym 18232 reset_cnt[3]
.sym 18233 $auto$alumacc.cc:474:replace_alu$7246.C[3]
.sym 18235 $auto$alumacc.cc:474:replace_alu$7246.C[5]
.sym 18236 $false
.sym 18237 $false
.sym 18238 reset_cnt[4]
.sym 18239 $auto$alumacc.cc:474:replace_alu$7246.C[4]
.sym 18242 $false
.sym 18243 $false
.sym 18244 reset_cnt[5]
.sym 18245 $auto$alumacc.cc:474:replace_alu$7246.C[5]
.sym 18258 $true
.sym 18259 clk_16mhz$2$2
.sym 18260 $false
.sym 18261 $abc$61060$new_n4448_
.sym 18262 $abc$61060$new_n4564_
.sym 18267 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.sym 18268 iomem_rdata[2]
.sym 18384 $abc$61060$new_n4062_
.sym 18385 $abc$61060$new_n4024_
.sym 18387 $abc$61060$new_n4063_
.sym 18388 $abc$61060$new_n4023_
.sym 18458 $false
.sym 18459 $false
.sym 18460 soc.spimemio.rd_addr[13]
.sym 18461 soc.cpu.mem_addr[13]
.sym 18464 $false
.sym 18465 $false
.sym 18466 soc.spimemio.rd_addr[22]
.sym 18467 soc.cpu.mem_addr[22]
.sym 18470 $abc$61060$new_n4031_
.sym 18471 $abc$61060$new_n4030_
.sym 18472 soc.cpu.mem_addr[10]
.sym 18473 soc.spimemio.rd_addr[10]
.sym 18482 soc.cpu.mem_addr[12]
.sym 18483 soc.spimemio.rd_addr[12]
.sym 18484 soc.spimemio.rd_addr[16]
.sym 18485 soc.cpu.mem_addr[16]
.sym 18488 soc.cpu.mem_addr[8]
.sym 18489 soc.spimemio.rd_addr[8]
.sym 18490 soc.spimemio.rd_addr[12]
.sym 18491 soc.cpu.mem_addr[12]
.sym 18494 soc.cpu.mem_addr[12]
.sym 18495 soc.spimemio.rd_addr[12]
.sym 18496 soc.cpu.mem_addr[22]
.sym 18497 soc.spimemio.rd_addr[22]
.sym 18500 $false
.sym 18501 soc.spimemio.rd_inc
.sym 18502 soc.cpu.mem_addr[22]
.sym 18503 $abc$61060$auto$wreduce.cc:454:run$7045[22]
.sym 18504 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 18505 clk_16mhz$2$2
.sym 18506 $false
.sym 18507 $abc$61060$new_n4038_
.sym 18508 $abc$61060$new_n4032_
.sym 18509 $abc$61060$new_n4034_
.sym 18510 $abc$61060$new_n4020_
.sym 18511 $abc$61060$new_n4059_
.sym 18512 $abc$61060$new_n4028_
.sym 18513 $abc$61060$new_n4012_
.sym 18514 $abc$61060$new_n4054_
.sym 18581 $abc$61060$new_n4019_
.sym 18582 $abc$61060$new_n4014_
.sym 18583 $abc$61060$new_n4016_
.sym 18584 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[11]_new_
.sym 18587 $false
.sym 18588 soc.spimemio.rd_addr[9]
.sym 18589 soc.cpu.mem_addr[9]
.sym 18590 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[11]_new_
.sym 18593 $false
.sym 18594 $abc$61060$new_n4017_
.sym 18595 soc.cpu.mem_addr[16]
.sym 18596 soc.spimemio.rd_addr[16]
.sym 18599 $false
.sym 18600 soc.spimemio.rd_addr[19]
.sym 18601 soc.cpu.mem_addr[19]
.sym 18602 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[14]_new_
.sym 18605 $false
.sym 18606 $false
.sym 18607 soc.spimemio.rd_addr[14]
.sym 18608 soc.cpu.mem_addr[14]
.sym 18611 $false
.sym 18612 $false
.sym 18613 soc.spimemio.rd_addr[2]
.sym 18614 soc.cpu.mem_addr[2]
.sym 18617 $abc$61060$new_n4027_
.sym 18618 $abc$61060$new_n4021_
.sym 18619 $abc$61060$new_n4065_
.sym 18620 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[14]_new_
.sym 18623 $false
.sym 18624 $abc$61060$new_n4058_
.sym 18625 $abc$61060$new_n4056_
.sym 18626 $abc$61060$new_n4017_
.sym 18630 $abc$61060$new_n5191_
.sym 18631 $abc$61060$new_n4068_
.sym 18632 $abc$61060$new_n4066_
.sym 18633 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[7]_new_
.sym 18634 $abc$61060$new_n4033_
.sym 18635 $abc$61060$new_n4067_
.sym 18637 iomem_rdata[17]
.sym 18704 $abc$61060$auto$wreduce.cc:454:run$7045[15]
.sym 18705 soc.cpu.mem_addr[15]
.sym 18706 $abc$61060$auto$wreduce.cc:454:run$7045[10]
.sym 18707 soc.cpu.mem_addr[10]
.sym 18710 $abc$61060$new_n5191_
.sym 18711 $abc$61060$new_n5189_
.sym 18712 $abc$61060$auto$wreduce.cc:454:run$7045[19]
.sym 18713 soc.cpu.mem_addr[19]
.sym 18716 $false
.sym 18717 soc.spimemio.rd_inc
.sym 18718 soc.cpu.mem_addr[17]
.sym 18719 $abc$61060$auto$wreduce.cc:454:run$7045[17]
.sym 18722 $false
.sym 18723 soc.spimemio.rd_inc
.sym 18724 soc.cpu.mem_addr[7]
.sym 18725 $abc$61060$auto$wreduce.cc:454:run$7045[7]
.sym 18728 $false
.sym 18729 soc.spimemio.rd_inc
.sym 18730 soc.cpu.mem_addr[5]
.sym 18731 $abc$61060$auto$wreduce.cc:454:run$7045[5]
.sym 18734 $false
.sym 18735 soc.spimemio.rd_inc
.sym 18736 soc.cpu.mem_addr[19]
.sym 18737 $abc$61060$auto$wreduce.cc:454:run$7045[19]
.sym 18740 $false
.sym 18741 soc.spimemio.rd_inc
.sym 18742 soc.cpu.mem_addr[15]
.sym 18743 $abc$61060$auto$wreduce.cc:454:run$7045[15]
.sym 18746 $false
.sym 18747 soc.spimemio.rd_inc
.sym 18748 soc.cpu.mem_addr[2]
.sym 18749 soc.spimemio.rd_addr[2]
.sym 18750 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 18751 clk_16mhz$2$2
.sym 18752 $false
.sym 18754 gpio[31]
.sym 18755 gpio[25]
.sym 18756 gpio[30]
.sym 18758 gpio[27]
.sym 18827 soc.cpu.mem_addr[12]
.sym 18828 $abc$61060$auto$wreduce.cc:454:run$7045[12]
.sym 18829 $abc$61060$auto$wreduce.cc:454:run$7045[16]
.sym 18830 soc.cpu.mem_addr[16]
.sym 18833 soc.cpu.mem_addr[10]
.sym 18834 $abc$61060$auto$wreduce.cc:454:run$7045[10]
.sym 18835 $abc$61060$auto$wreduce.cc:454:run$7045[12]
.sym 18836 soc.cpu.mem_addr[12]
.sym 18839 $false
.sym 18840 $abc$61060$new_n5190_
.sym 18841 $abc$61060$auto$wreduce.cc:454:run$7045[14]
.sym 18842 soc.cpu.mem_addr[14]
.sym 18845 $false
.sym 18846 soc.spimemio.rd_inc
.sym 18847 soc.cpu.mem_addr[12]
.sym 18848 $abc$61060$auto$wreduce.cc:454:run$7045[12]
.sym 18857 $false
.sym 18858 soc.spimemio.rd_inc
.sym 18859 soc.cpu.mem_addr[10]
.sym 18860 $abc$61060$auto$wreduce.cc:454:run$7045[10]
.sym 18863 $false
.sym 18864 soc.spimemio.rd_inc
.sym 18865 soc.cpu.mem_addr[14]
.sym 18866 $abc$61060$auto$wreduce.cc:454:run$7045[14]
.sym 18873 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 18874 clk_16mhz$2$2
.sym 18875 $false
.sym 18876 iomem_rdata[8]
.sym 18877 iomem_rdata[21]
.sym 18878 iomem_rdata[18]
.sym 18879 iomem_rdata[15]
.sym 18880 iomem_rdata[11]
.sym 18881 iomem_rdata[6]
.sym 18882 iomem_rdata[1]
.sym 18883 iomem_rdata[16]
.sym 18968 $false
.sym 18969 $false
.sym 18970 iomem_rdata[22]
.sym 18971 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 18974 soc.cpu.mem_wdata[29]
.sym 18975 $false
.sym 18976 $false
.sym 18977 $false
.sym 18986 soc.cpu.mem_wdata[28]
.sym 18987 $false
.sym 18988 $false
.sym 18989 $false
.sym 18996 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 18997 clk_16mhz$2$2
.sym 18998 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 18999 iomem_rdata[5]
.sym 19000 iomem_rdata[9]
.sym 19001 iomem_rdata[27]
.sym 19002 iomem_rdata[7]
.sym 19005 iomem_rdata[31]
.sym 19006 iomem_rdata[25]
.sym 19035 $true
.sym 19072 pin_8$2$2
.sym 19073 $false
.sym 19074 pin_8$2
.sym 19075 $false
.sym 19076 $false
.sym 19078 $auto$alumacc.cc:474:replace_alu$7252.C[2]
.sym 19080 $false
.sym 19081 clock.counterO[1]
.sym 19084 $auto$alumacc.cc:474:replace_alu$7252.C[3]
.sym 19085 $false
.sym 19086 $false
.sym 19087 clock.counterO[2]
.sym 19088 $auto$alumacc.cc:474:replace_alu$7252.C[2]
.sym 19090 $auto$alumacc.cc:474:replace_alu$7252.C[4]
.sym 19091 $false
.sym 19092 $false
.sym 19093 clock.counterO[3]
.sym 19094 $auto$alumacc.cc:474:replace_alu$7252.C[3]
.sym 19096 $auto$alumacc.cc:474:replace_alu$7252.C[5]
.sym 19097 $false
.sym 19098 $false
.sym 19099 clock.counterO[4]
.sym 19100 $auto$alumacc.cc:474:replace_alu$7252.C[4]
.sym 19102 $auto$alumacc.cc:474:replace_alu$7252.C[6]
.sym 19103 $false
.sym 19104 $false
.sym 19105 clock.counterO[5]
.sym 19106 $auto$alumacc.cc:474:replace_alu$7252.C[5]
.sym 19108 $auto$alumacc.cc:474:replace_alu$7252.C[7]
.sym 19109 $false
.sym 19110 $false
.sym 19111 clock.counterO[6]
.sym 19112 $auto$alumacc.cc:474:replace_alu$7252.C[6]
.sym 19114 $auto$alumacc.cc:474:replace_alu$7252.C[8]
.sym 19115 $false
.sym 19116 $false
.sym 19117 clock.counterO[7]
.sym 19118 $auto$alumacc.cc:474:replace_alu$7252.C[7]
.sym 19119 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 19120 clk_16mhz$2$2
.sym 19121 $false
.sym 19122 iomem_rdata[12]
.sym 19123 iomem_rdata[20]
.sym 19128 iomem_rdata[30]
.sym 19129 iomem_rdata[14]
.sym 19158 $auto$alumacc.cc:474:replace_alu$7252.C[8]
.sym 19195 $auto$alumacc.cc:474:replace_alu$7252.C[9]
.sym 19196 $false
.sym 19197 $false
.sym 19198 clock.counterO[8]
.sym 19199 $auto$alumacc.cc:474:replace_alu$7252.C[8]
.sym 19201 $auto$alumacc.cc:474:replace_alu$7252.C[10]
.sym 19202 $false
.sym 19203 $false
.sym 19204 clock.counterO[9]
.sym 19205 $auto$alumacc.cc:474:replace_alu$7252.C[9]
.sym 19207 $auto$alumacc.cc:474:replace_alu$7252.C[11]
.sym 19208 $false
.sym 19209 $false
.sym 19210 clock.counterO[10]
.sym 19211 $auto$alumacc.cc:474:replace_alu$7252.C[10]
.sym 19213 $auto$alumacc.cc:474:replace_alu$7252.C[12]
.sym 19214 $false
.sym 19215 $false
.sym 19216 clock.counterO[11]
.sym 19217 $auto$alumacc.cc:474:replace_alu$7252.C[11]
.sym 19219 $auto$alumacc.cc:474:replace_alu$7252.C[13]
.sym 19220 $false
.sym 19221 $false
.sym 19222 clock.counterO[12]
.sym 19223 $auto$alumacc.cc:474:replace_alu$7252.C[12]
.sym 19225 $auto$alumacc.cc:474:replace_alu$7252.C[14]
.sym 19226 $false
.sym 19227 $false
.sym 19228 clock.counterO[13]
.sym 19229 $auto$alumacc.cc:474:replace_alu$7252.C[13]
.sym 19231 $auto$alumacc.cc:474:replace_alu$7252.C[15]
.sym 19232 $false
.sym 19233 $false
.sym 19234 clock.counterO[14]
.sym 19235 $auto$alumacc.cc:474:replace_alu$7252.C[14]
.sym 19237 $auto$alumacc.cc:474:replace_alu$7252.C[16]
.sym 19238 $false
.sym 19239 $false
.sym 19240 clock.counterO[15]
.sym 19241 $auto$alumacc.cc:474:replace_alu$7252.C[15]
.sym 19242 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 19243 clk_16mhz$2$2
.sym 19244 $false
.sym 19246 soc.cpu.pcpi_mul.rd[2]
.sym 19247 soc.cpu.pcpi_mul.rd[3]
.sym 19248 soc.cpu.pcpi_mul.rdx[4]
.sym 19250 soc.cpu.pcpi_mul.rd[4]
.sym 19252 soc.cpu.pcpi_mul.rd[1]
.sym 19281 $auto$alumacc.cc:474:replace_alu$7252.C[16]
.sym 19318 $auto$alumacc.cc:474:replace_alu$7252.C[17]
.sym 19319 $false
.sym 19320 $false
.sym 19321 clock.counterO[16]
.sym 19322 $auto$alumacc.cc:474:replace_alu$7252.C[16]
.sym 19324 $auto$alumacc.cc:474:replace_alu$7252.C[18]
.sym 19325 $false
.sym 19326 $false
.sym 19327 clock.counterO[17]
.sym 19328 $auto$alumacc.cc:474:replace_alu$7252.C[17]
.sym 19330 $auto$alumacc.cc:474:replace_alu$7252.C[19]
.sym 19331 $false
.sym 19332 $false
.sym 19333 clock.counterO[18]
.sym 19334 $auto$alumacc.cc:474:replace_alu$7252.C[18]
.sym 19336 $auto$alumacc.cc:474:replace_alu$7252.C[20]
.sym 19337 $false
.sym 19338 $false
.sym 19339 clock.counterO[19]
.sym 19340 $auto$alumacc.cc:474:replace_alu$7252.C[19]
.sym 19342 $auto$alumacc.cc:474:replace_alu$7252.C[21]
.sym 19343 $false
.sym 19344 $false
.sym 19345 clock.counterO[20]
.sym 19346 $auto$alumacc.cc:474:replace_alu$7252.C[20]
.sym 19348 $auto$alumacc.cc:474:replace_alu$7252.C[22]
.sym 19349 $false
.sym 19350 $false
.sym 19351 clock.counterO[21]
.sym 19352 $auto$alumacc.cc:474:replace_alu$7252.C[21]
.sym 19354 $auto$alumacc.cc:474:replace_alu$7252.C[23]
.sym 19355 $false
.sym 19356 $false
.sym 19357 clock.counterO[22]
.sym 19358 $auto$alumacc.cc:474:replace_alu$7252.C[22]
.sym 19360 $auto$alumacc.cc:474:replace_alu$7252.C[24]
.sym 19361 $false
.sym 19362 $false
.sym 19363 clock.counterO[23]
.sym 19364 $auto$alumacc.cc:474:replace_alu$7252.C[23]
.sym 19365 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 19366 clk_16mhz$2$2
.sym 19367 $false
.sym 19368 $abc$61060$auto$maccmap.cc:112:fulladd$23613[1]
.sym 19369 $abc$61060$auto$maccmap.cc:112:fulladd$23649[0]
.sym 19370 $abc$61060$auto$maccmap.cc:112:fulladd$23613[3]
.sym 19371 $abc$61060$auto$maccmap.cc:111:fulladd$23612[1]
.sym 19372 $abc$61060$new_n7190_
.sym 19373 $abc$61060$auto$maccmap.cc:111:fulladd$23612[3]
.sym 19374 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 19375 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 19404 $auto$alumacc.cc:474:replace_alu$7252.C[24]
.sym 19441 $auto$alumacc.cc:474:replace_alu$7252.C[25]
.sym 19442 $false
.sym 19443 $false
.sym 19444 clock.counterO[24]
.sym 19445 $auto$alumacc.cc:474:replace_alu$7252.C[24]
.sym 19447 $auto$alumacc.cc:474:replace_alu$7252.C[26]
.sym 19448 $false
.sym 19449 $false
.sym 19450 clock.counterO[25]
.sym 19451 $auto$alumacc.cc:474:replace_alu$7252.C[25]
.sym 19453 $auto$alumacc.cc:474:replace_alu$7252.C[27]
.sym 19454 $false
.sym 19455 $false
.sym 19456 clock.counterO[26]
.sym 19457 $auto$alumacc.cc:474:replace_alu$7252.C[26]
.sym 19459 $auto$alumacc.cc:474:replace_alu$7252.C[28]
.sym 19460 $false
.sym 19461 $false
.sym 19462 clock.counterO[27]
.sym 19463 $auto$alumacc.cc:474:replace_alu$7252.C[27]
.sym 19465 $auto$alumacc.cc:474:replace_alu$7252.C[29]
.sym 19466 $false
.sym 19467 $false
.sym 19468 clock.counterO[28]
.sym 19469 $auto$alumacc.cc:474:replace_alu$7252.C[28]
.sym 19471 $auto$alumacc.cc:474:replace_alu$7252.C[30]
.sym 19472 $false
.sym 19473 $false
.sym 19474 clock.counterO[29]
.sym 19475 $auto$alumacc.cc:474:replace_alu$7252.C[29]
.sym 19477 $auto$alumacc.cc:474:replace_alu$7252.C[31]
.sym 19478 $false
.sym 19479 $false
.sym 19480 clock.counterO[30]
.sym 19481 $auto$alumacc.cc:474:replace_alu$7252.C[30]
.sym 19484 $false
.sym 19485 $false
.sym 19486 clock.counterO[31]
.sym 19487 $auto$alumacc.cc:474:replace_alu$7252.C[31]
.sym 19488 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 19489 clk_16mhz$2$2
.sym 19490 $false
.sym 19491 $abc$61060$new_n7460_
.sym 19492 $abc$61060$new_n7480_
.sym 19493 $abc$61060$auto$maccmap.cc:112:fulladd$23705[1]
.sym 19494 $abc$61060$auto$maccmap.cc:111:fulladd$23704[1]
.sym 19495 $abc$61060$new_n7214_
.sym 19496 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 19497 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 19498 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 19527 $false
.sym 19564 $auto$maccmap.cc:240:synth$23707.C[2]
.sym 19566 $abc$61060$auto$maccmap.cc:111:fulladd$23704[1]
.sym 19567 $abc$61060$auto$maccmap.cc:112:fulladd$23705[0]
.sym 19570 $auto$maccmap.cc:240:synth$23707.C[3]
.sym 19571 $false
.sym 19572 $abc$61060$auto$maccmap.cc:111:fulladd$23704[2]
.sym 19573 $abc$61060$auto$maccmap.cc:112:fulladd$23705[1]
.sym 19574 $auto$maccmap.cc:240:synth$23707.C[2]
.sym 19576 $auto$maccmap.cc:240:synth$23707.C[4]
.sym 19577 $false
.sym 19578 $abc$61060$auto$maccmap.cc:111:fulladd$23704[3]
.sym 19579 $abc$61060$auto$maccmap.cc:112:fulladd$23705[2]
.sym 19580 $auto$maccmap.cc:240:synth$23707.C[3]
.sym 19583 $false
.sym 19584 $false
.sym 19585 $abc$61060$auto$maccmap.cc:112:fulladd$23705[3]
.sym 19586 $auto$maccmap.cc:240:synth$23707.C[4]
.sym 19601 $false
.sym 19602 $abc$61060$auto$maccmap.cc:111:fulladd$23704[1]
.sym 19603 $abc$61060$auto$maccmap.cc:112:fulladd$23705[0]
.sym 19604 $false
.sym 19611 resetn$2
.sym 19612 clk_16mhz$2$2
.sym 19613 soc.cpu.pcpi_mul.mul_waiting$2
.sym 19617 $abc$61060$auto$maccmap.cc:112:fulladd$11742[0]
.sym 19619 soc.cpu.pcpi_mul.rd[8]
.sym 19688 $false
.sym 19689 $false
.sym 19690 $false
.sym 19691 $false
.sym 19694 $false
.sym 19695 $false
.sym 19696 $false
.sym 19697 $false
.sym 19700 $false
.sym 19701 $false
.sym 19702 $false
.sym 19703 $false
.sym 19712 $false
.sym 19713 $false
.sym 19714 $false
.sym 19715 $false
.sym 19718 soc.cpu.pcpi_mul.mul_waiting$2
.sym 19719 soc.cpu.pcpi_mul.rs2[31]
.sym 19720 soc.cpu.pcpi_mul.instr_mulh
.sym 19721 soc.cpu.reg_op2[31]
.sym 19730 $false
.sym 19731 $false
.sym 19732 $false
.sym 19733 $false
.sym 19734 resetn$2
.sym 19735 clk_16mhz$2$2
.sym 19736 $false
.sym 19737 $abc$61060$auto$maccmap.cc:111:fulladd$23655[3]
.sym 19738 $abc$61060$auto$maccmap.cc:112:fulladd$23656[3]
.sym 19739 soc.cpu.pcpi_mul.rs2[37]
.sym 19740 soc.cpu.pcpi_mul.rs2[38]
.sym 19741 soc.cpu.pcpi_mul.rs2[39]
.sym 19742 soc.cpu.pcpi_mul.rdx[39]
.sym 19743 soc.cpu.pcpi_mul.rdx[10]
.sym 19744 soc.cpu.pcpi_mul.rs2[40]
.sym 19811 soc.cpu.pcpi_mul.rs2[36]
.sym 19812 soc.cpu.pcpi_mul.rs1[0]
.sym 19813 soc.cpu.pcpi_mul.rdx[36]
.sym 19814 soc.cpu.pcpi_mul.rd[36]
.sym 19823 soc.cpu.pcpi_mul.rs2[32]
.sym 19824 soc.cpu.pcpi_mul.rs1[0]
.sym 19825 soc.cpu.pcpi_mul.rdx[32]
.sym 19826 soc.cpu.pcpi_mul.rd[32]
.sym 19829 soc.cpu.pcpi_mul.rs2[37]
.sym 19830 soc.cpu.pcpi_mul.rs1[0]
.sym 19831 soc.cpu.pcpi_mul.rdx[37]
.sym 19832 soc.cpu.pcpi_mul.rd[37]
.sym 19835 soc.cpu.pcpi_mul.rdx[37]
.sym 19836 soc.cpu.pcpi_mul.rd[37]
.sym 19837 soc.cpu.pcpi_mul.rs1[0]
.sym 19838 soc.cpu.pcpi_mul.rs2[37]
.sym 19841 $false
.sym 19842 $abc$61060$auto$maccmap.cc:111:fulladd$23655[1]
.sym 19843 $abc$61060$auto$maccmap.cc:112:fulladd$23656[0]
.sym 19844 $false
.sym 19847 soc.cpu.pcpi_mul.rdx[36]
.sym 19848 soc.cpu.pcpi_mul.rd[36]
.sym 19849 soc.cpu.pcpi_mul.rs1[0]
.sym 19850 soc.cpu.pcpi_mul.rs2[36]
.sym 19853 soc.cpu.pcpi_mul.rdx[32]
.sym 19854 soc.cpu.pcpi_mul.rd[32]
.sym 19855 soc.cpu.pcpi_mul.rs1[0]
.sym 19856 soc.cpu.pcpi_mul.rs2[32]
.sym 19857 resetn$2
.sym 19858 clk_16mhz$2$2
.sym 19859 soc.cpu.pcpi_mul.mul_waiting$2
.sym 19861 soc.cpu.pcpi_mul.rd[10]
.sym 19862 soc.cpu.pcpi_mul.rd[11]
.sym 19863 soc.cpu.pcpi_mul.rdx[12]
.sym 19864 soc.cpu.pcpi_mul.rd[9]
.sym 19866 soc.cpu.pcpi_mul.rd[5]
.sym 19934 soc.cpu.pcpi_mul.rdx[35]
.sym 19935 soc.cpu.pcpi_mul.rd[35]
.sym 19936 soc.cpu.pcpi_mul.rs1[0]
.sym 19937 soc.cpu.pcpi_mul.rs2[35]
.sym 19940 soc.cpu.pcpi_mul.rs2[35]
.sym 19941 soc.cpu.pcpi_mul.rs1[0]
.sym 19942 soc.cpu.pcpi_mul.rdx[35]
.sym 19943 soc.cpu.pcpi_mul.rd[35]
.sym 19946 soc.cpu.pcpi_mul.rdx[34]
.sym 19947 soc.cpu.pcpi_mul.rd[34]
.sym 19948 soc.cpu.pcpi_mul.rs1[0]
.sym 19949 soc.cpu.pcpi_mul.rs2[34]
.sym 19952 soc.cpu.pcpi_mul.rs2[34]
.sym 19953 soc.cpu.pcpi_mul.rs1[0]
.sym 19954 soc.cpu.pcpi_mul.rdx[34]
.sym 19955 soc.cpu.pcpi_mul.rd[34]
.sym 19958 $false
.sym 19959 $false
.sym 19960 $false
.sym 19961 $false
.sym 19964 $false
.sym 19965 $false
.sym 19966 $false
.sym 19967 $false
.sym 19970 soc.cpu.pcpi_mul.mul_waiting$2
.sym 19971 soc.cpu.pcpi_mul.rs2[34]
.sym 19972 soc.cpu.pcpi_mul.instr_mulh
.sym 19973 soc.cpu.reg_op2[31]
.sym 19976 soc.cpu.pcpi_mul.mul_waiting$2
.sym 19977 soc.cpu.pcpi_mul.rs2[35]
.sym 19978 soc.cpu.pcpi_mul.instr_mulh
.sym 19979 soc.cpu.reg_op2[31]
.sym 19980 resetn$2
.sym 19981 clk_16mhz$2$2
.sym 19982 $false
.sym 19983 $abc$61060$auto$maccmap.cc:112:fulladd$23649[1]
.sym 19984 $abc$61060$auto$maccmap.cc:111:fulladd$23648[3]
.sym 19985 $abc$61060$auto$maccmap.cc:112:fulladd$23529[0]
.sym 19986 $abc$61060$auto$maccmap.cc:112:fulladd$23649[3]
.sym 19987 $abc$61060$auto$maccmap.cc:111:fulladd$23648[1]
.sym 19988 soc.cpu.pcpi_mul.rs2[48]
.sym 19989 soc.cpu.pcpi_mul.rdx[7]
.sym 19990 soc.cpu.pcpi_mul.rdx[5]
.sym 20019 $false
.sym 20056 $auto$maccmap.cc:240:synth$23714.C[2]
.sym 20058 $abc$61060$auto$maccmap.cc:111:fulladd$23711[1]
.sym 20059 $abc$61060$auto$maccmap.cc:112:fulladd$23712[0]
.sym 20062 $auto$maccmap.cc:240:synth$23714.C[3]
.sym 20063 $false
.sym 20064 $abc$61060$auto$maccmap.cc:111:fulladd$23711[2]
.sym 20065 $abc$61060$auto$maccmap.cc:112:fulladd$23712[1]
.sym 20066 $auto$maccmap.cc:240:synth$23714.C[2]
.sym 20068 $auto$maccmap.cc:240:synth$23714.C[4]
.sym 20069 $false
.sym 20070 $abc$61060$auto$maccmap.cc:111:fulladd$23711[3]
.sym 20071 $abc$61060$auto$maccmap.cc:112:fulladd$23712[2]
.sym 20072 $auto$maccmap.cc:240:synth$23714.C[3]
.sym 20075 $false
.sym 20076 $false
.sym 20077 $abc$61060$auto$maccmap.cc:112:fulladd$23712[3]
.sym 20078 $auto$maccmap.cc:240:synth$23714.C[4]
.sym 20081 $false
.sym 20082 $abc$61060$auto$maccmap.cc:111:fulladd$23711[1]
.sym 20083 $abc$61060$auto$maccmap.cc:112:fulladd$23712[0]
.sym 20084 $false
.sym 20103 resetn$2
.sym 20104 clk_16mhz$2$2
.sym 20105 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20107 soc.cpu.pcpi_mul.rd[6]
.sym 20108 soc.cpu.pcpi_mul.rd[7]
.sym 20109 soc.cpu.pcpi_mul.rdx[8]
.sym 20192 $false
.sym 20193 $false
.sym 20194 soc.cpu.pcpi_mul.mul_finish
.sym 20195 resetn$2
.sym 20327 $false
.sym 20328 $false
.sym 20329 soc.cpu.pcpi_mul.mul_counter[6]
.sym 20330 soc.cpu.pcpi_mul.mul_waiting$2
.sym 20349 $true
.sym 20350 clk_16mhz$2$2
.sym 20351 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 20454 soc.spimemio.xfer.xfer_tag_q[1]
.sym 20580 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 20581 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 20582 $abc$61060$new_n5210_
.sym 20583 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 20584 $abc$61060$new_n5199_
.sym 20585 $abc$61060$new_n5208_
.sym 20586 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 20587 $abc$61060$new_n5200_
.sym 20732 $false
.sym 20733 $false
.sym 20734 $false
.sym 20735 soc.cpu.mem_addr[0]
.sym 20743 soc.spimemio.xfer.xfer_tag_q[0]
.sym 20862 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927
.sym 20864 $abc$61060$techmap\soc.spimemio.$logic_or$spimemio.v:350$85_Y_new_inv_
.sym 20865 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45923
.sym 20867 soc.spimemio.rd_wait
.sym 20936 $false
.sym 20937 soc.cpu.timer[6]
.sym 20938 $false
.sym 20939 $auto$alumacc.cc:474:replace_alu$7305.C[6]
.sym 20942 $false
.sym 20943 soc.cpu.timer[3]
.sym 20944 $false
.sym 20945 $auto$alumacc.cc:474:replace_alu$7305.C[3]
.sym 20986 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45901
.sym 20987 soc.spimemio.rd_inc
.sym 21059 $false
.sym 21060 soc.cpu.timer[2]
.sym 21061 $false
.sym 21062 $auto$alumacc.cc:474:replace_alu$7305.C[2]
.sym 21065 $false
.sym 21066 soc.cpu.timer[8]
.sym 21067 $false
.sym 21068 $auto$alumacc.cc:474:replace_alu$7305.C[8]
.sym 21077 $false
.sym 21078 soc.cpu.timer[9]
.sym 21079 $false
.sym 21080 $auto$alumacc.cc:474:replace_alu$7305.C[9]
.sym 21083 $false
.sym 21084 soc.cpu.timer[15]
.sym 21085 $false
.sym 21086 $auto$alumacc.cc:474:replace_alu$7305.C[15]
.sym 21101 $false
.sym 21102 soc.cpu.timer[13]
.sym 21103 $false
.sym 21104 $auto$alumacc.cc:474:replace_alu$7305.C[13]
.sym 21108 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.sym 21109 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18]
.sym 21110 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.sym 21111 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.sym 21115 soc.spimemio.rd_valid
.sym 21182 $false
.sym 21183 soc.cpu.timer[4]
.sym 21184 $false
.sym 21185 $auto$alumacc.cc:474:replace_alu$7305.C[4]
.sym 21188 $false
.sym 21189 soc.cpu.timer[14]
.sym 21190 $false
.sym 21191 $auto$alumacc.cc:474:replace_alu$7305.C[14]
.sym 21194 $false
.sym 21195 soc.cpu.timer[11]
.sym 21196 $false
.sym 21197 $auto$alumacc.cc:474:replace_alu$7305.C[11]
.sym 21200 $false
.sym 21201 $false
.sym 21202 $false
.sym 21203 soc.cpu.mem_addr[29]
.sym 21206 $false
.sym 21207 $false
.sym 21208 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 21209 soc.spimemio.rd_inc
.sym 21212 soc.spimemio.rd_addr[1]
.sym 21213 soc.cpu.mem_addr[1]
.sym 21214 soc.spimemio.rd_addr[0]
.sym 21215 soc.cpu.mem_addr[0]
.sym 21218 soc.cpu.mem_addr[1]
.sym 21219 $false
.sym 21220 $false
.sym 21221 $false
.sym 21224 soc.cpu.mem_addr[0]
.sym 21225 $false
.sym 21226 $false
.sym 21227 $false
.sym 21228 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45966
.sym 21229 clk_16mhz$2$2
.sym 21230 $false
.sym 21231 $abc$61060$new_n4010_
.sym 21232 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22]
.sym 21233 $abc$61060$new_n8161_
.sym 21234 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_
.sym 21235 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_
.sym 21236 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17]
.sym 21237 $abc$61060$new_n4011_
.sym 21238 soc.spimemio.buffer[22]
.sym 21305 $false
.sym 21306 iomem_ready
.sym 21307 soc.cpu.mem_valid
.sym 21308 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]
.sym 21311 $false
.sym 21312 $false
.sym 21313 $false
.sym 21314 soc.cpu.mem_addr[26]
.sym 21317 $false
.sym 21318 soc.cpu.timer[28]
.sym 21319 $false
.sym 21320 $auto$alumacc.cc:474:replace_alu$7305.C[28]
.sym 21329 $false
.sym 21330 soc.cpu.timer[16]
.sym 21331 $false
.sym 21332 $auto$alumacc.cc:474:replace_alu$7305.C[16]
.sym 21335 $false
.sym 21336 soc.cpu.timer[10]
.sym 21337 $false
.sym 21338 $auto$alumacc.cc:474:replace_alu$7305.C[10]
.sym 21341 $false
.sym 21342 soc.cpu.timer[30]
.sym 21343 $false
.sym 21344 $auto$alumacc.cc:474:replace_alu$7305.C[30]
.sym 21347 $false
.sym 21348 soc.cpu.mem_valid
.sym 21349 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]
.sym 21350 iomem_ready
.sym 21355 soc.cpu.timer[7]
.sym 21356 soc.cpu.timer[9]
.sym 21357 soc.cpu.timer[17]
.sym 21358 soc.cpu.timer[12]
.sym 21359 soc.cpu.timer[6]
.sym 21360 soc.cpu.timer[8]
.sym 21361 soc.cpu.timer[2]
.sym 21428 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12]
.sym 21429 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11]
.sym 21430 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10]
.sym 21431 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9]
.sym 21434 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16]
.sym 21435 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15]
.sym 21436 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14]
.sym 21437 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13]
.sym 21440 $false
.sym 21441 soc.cpu.timer[27]
.sym 21442 $false
.sym 21443 $auto$alumacc.cc:474:replace_alu$7305.C[27]
.sym 21446 $abc$61060$new_n5861_
.sym 21447 $abc$61060$new_n5860_
.sym 21448 $abc$61060$new_n5859_
.sym 21449 $abc$61060$new_n5858_
.sym 21452 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8]
.sym 21453 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7]
.sym 21454 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6]
.sym 21455 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5]
.sym 21458 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4]
.sym 21459 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3]
.sym 21460 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2]
.sym 21461 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1]
.sym 21464 $abc$61060$new_n5809_
.sym 21465 soc.cpu.cpuregs_rs1[3]
.sym 21466 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3]
.sym 21467 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21470 $abc$61060$new_n5809_
.sym 21471 soc.cpu.cpuregs_rs1[5]
.sym 21472 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5]
.sym 21473 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21474 $true
.sym 21475 clk_16mhz$2$2
.sym 21476 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 21477 $abc$61060$new_n5298_
.sym 21478 $abc$61060$new_n5853_
.sym 21479 $abc$61060$new_n5852_
.sym 21480 $abc$61060$new_n5855_
.sym 21481 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 21482 $abc$61060$new_n5854_
.sym 21483 soc.cpu.timer[18]
.sym 21484 soc.cpu.timer[24]
.sym 21551 $false
.sym 21552 soc.cpu.timer[1]
.sym 21553 $false
.sym 21554 soc.cpu.timer[0]
.sym 21557 $false
.sym 21558 soc.cpu.timer[24]
.sym 21559 $false
.sym 21560 $auto$alumacc.cc:474:replace_alu$7305.C[24]
.sym 21563 $false
.sym 21564 soc.cpu.timer[23]
.sym 21565 $false
.sym 21566 $auto$alumacc.cc:474:replace_alu$7305.C[23]
.sym 21569 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28]
.sym 21570 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27]
.sym 21571 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26]
.sym 21572 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25]
.sym 21575 $abc$61060$new_n5809_
.sym 21576 soc.cpu.cpuregs_rs1[25]
.sym 21577 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25]
.sym 21578 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21581 $abc$61060$new_n5809_
.sym 21582 soc.cpu.cpuregs_rs1[1]
.sym 21583 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1]
.sym 21584 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21587 $abc$61060$new_n5809_
.sym 21588 soc.cpu.cpuregs_rs1[15]
.sym 21589 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15]
.sym 21590 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21597 $true
.sym 21598 clk_16mhz$2$2
.sym 21599 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 21600 soc.cpu.timer[20]
.sym 21602 soc.cpu.timer[19]
.sym 21603 soc.cpu.timer[11]
.sym 21605 soc.cpu.timer[31]
.sym 21606 soc.cpu.timer[14]
.sym 21674 $false
.sym 21675 $false
.sym 21676 soc.cpu.cpu_state[2]
.sym 21677 soc.cpu.instr_timer
.sym 21680 $abc$61060$new_n5809_
.sym 21681 soc.cpu.cpuregs_rs1[27]
.sym 21682 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27]
.sym 21683 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21686 $abc$61060$new_n5809_
.sym 21687 soc.cpu.cpuregs_rs1[21]
.sym 21688 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21]
.sym 21689 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21692 $abc$61060$new_n5809_
.sym 21693 soc.cpu.cpuregs_rs1[4]
.sym 21694 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4]
.sym 21695 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21698 $abc$61060$new_n5809_
.sym 21699 soc.cpu.cpuregs_rs1[16]
.sym 21700 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16]
.sym 21701 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21704 $abc$61060$new_n5809_
.sym 21705 soc.cpu.cpuregs_rs1[28]
.sym 21706 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28]
.sym 21707 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21710 $abc$61060$new_n5809_
.sym 21711 soc.cpu.cpuregs_rs1[26]
.sym 21712 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26]
.sym 21713 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21716 $abc$61060$new_n5809_
.sym 21717 soc.cpu.cpuregs_rs1[13]
.sym 21718 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13]
.sym 21719 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 21720 $true
.sym 21721 clk_16mhz$2$2
.sym 21722 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 21723 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27081[0]_new_inv_
.sym 21724 $abc$61060$new_n7253_
.sym 21725 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 21726 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14708_Y_new_inv_
.sym 21727 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27025[0]_new_inv_
.sym 21728 soc.cpu.irq_mask[4]
.sym 21729 soc.cpu.irq_mask[2]
.sym 21730 soc.cpu.irq_mask[20]
.sym 21797 soc.cpu.mem_addr[11]
.sym 21798 soc.cpu.mem_addr[8]
.sym 21799 soc.cpu.mem_addr[10]
.sym 21800 soc.cpu.mem_addr[9]
.sym 21803 $false
.sym 21804 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8511[0]_new_inv_
.sym 21805 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_
.sym 21806 $abc$61060$new_n8161_
.sym 21809 $false
.sym 21810 soc.cpu.mem_wstrb[0]
.sym 21811 resetn$2
.sym 21812 $abc$61060$new_n5306_
.sym 21821 $false
.sym 21822 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27200[0]_new_inv_
.sym 21823 soc.cpu.cpuregs_rs1[3]
.sym 21824 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 21827 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 21828 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 21829 soc.cpu.instr_maskirq
.sym 21830 soc.cpu.instr_timer
.sym 21833 soc.cpu.timer[3]
.sym 21834 soc.cpu.instr_timer
.sym 21835 soc.cpu.irq_mask[3]
.sym 21836 soc.cpu.instr_maskirq
.sym 21839 $false
.sym 21840 $abc$61060$new_n5291_
.sym 21841 $abc$61060$new_n5306_
.sym 21842 $abc$61060$new_n5298_
.sym 21843 resetn$2
.sym 21844 clk_16mhz$2$2
.sym 21845 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 21846 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[4]_new_inv_
.sym 21847 $abc$61060$new_n7373_
.sym 21848 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27053[0]_new_inv_
.sym 21849 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 21850 $abc$61060$new_n7449_
.sym 21851 soc.cpu.irq_mask[24]
.sym 21852 soc.cpu.irq_mask[16]
.sym 21853 soc.cpu.irq_mask[28]
.sym 21920 soc.cpu.cpu_state[2]
.sym 21921 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27203_new_inv_
.sym 21922 $abc$61060$new_n7214_
.sym 21923 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[3]_new_
.sym 21926 soc.cpu.mem_addr[15]
.sym 21927 soc.cpu.mem_addr[14]
.sym 21928 soc.cpu.mem_addr[13]
.sym 21929 soc.cpu.mem_addr[12]
.sym 21932 soc.cpu.mem_addr[9]
.sym 21933 $abc$61060$new_n8161_
.sym 21934 $abc$61060$new_n5296_
.sym 21935 soc.cpu.mem_addr[8]
.sym 21944 $false
.sym 21945 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_
.sym 21946 soc.cpu.mem_addr[11]
.sym 21947 soc.cpu.mem_addr[10]
.sym 21950 $false
.sym 21951 $false
.sym 21952 $abc$61060$new_n5297_
.sym 21953 $abc$61060$new_n5292_
.sym 21956 $abc$61060$new_n8161_
.sym 21957 soc.cpu.mem_addr[8]
.sym 21958 $abc$61060$new_n5296_
.sym 21959 soc.cpu.mem_addr[9]
.sym 21962 soc.spimemio.buffer[22]
.sym 21963 $false
.sym 21964 $false
.sym 21965 $false
.sym 21966 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 21967 clk_16mhz$2$2
.sym 21968 $false
.sym 21969 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[16]_new_
.sym 21970 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27137[0]_new_inv_
.sym 21971 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 21972 soc.cpu.irq_mask[21]
.sym 21973 soc.cpu.irq_mask[31]
.sym 21974 soc.cpu.irq_mask[14]
.sym 21975 soc.cpu.irq_mask[13]
.sym 21976 soc.cpu.irq_mask[12]
.sym 22043 soc.cpu.cpuregs_rs1[21]
.sym 22044 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 22045 soc.cpu.irq_mask[21]
.sym 22046 soc.cpu.instr_maskirq
.sym 22049 soc.cpu.cpuregs_rs1[13]
.sym 22050 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 22051 soc.cpu.irq_mask[13]
.sym 22052 soc.cpu.instr_maskirq
.sym 22055 $abc$61060$new_n7337_
.sym 22056 $abc$61060$new_n7336_
.sym 22057 soc.cpu.instr_timer
.sym 22058 soc.cpu.timer[13]
.sym 22061 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[1]_new_
.sym 22062 $abc$61060$new_n7190_
.sym 22063 soc.cpu.instr_timer
.sym 22064 soc.cpu.timer[1]
.sym 22067 resetn$2
.sym 22068 $abc$61060$new_n5291_
.sym 22069 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 22070 $abc$61060$new_n5298_
.sym 22073 $false
.sym 22074 soc.cpu.cpu_state[2]
.sym 22075 $abc$61060$new_n7335_
.sym 22076 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[13]_new_
.sym 22079 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[16]_new_
.sym 22080 $abc$61060$new_n7369_
.sym 22081 soc.cpu.instr_timer
.sym 22082 soc.cpu.timer[16]
.sym 22085 soc.cpu.mem_wdata[0]
.sym 22086 $false
.sym 22087 $false
.sym 22088 $false
.sym 22089 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57398
.sym 22090 clk_16mhz$2$2
.sym 22091 $false
.sym 22092 $abc$61060$new_n7347_
.sym 22094 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.sym 22095 $abc$61060$new_n7322_
.sym 22097 $abc$61060$new_n7481_
.sym 22098 soc.cpu.irq_mask[27]
.sym 22099 soc.cpu.irq_mask[25]
.sym 22166 $abc$61060$new_n7421_
.sym 22167 $abc$61060$new_n7420_
.sym 22168 soc.cpu.instr_timer
.sym 22169 soc.cpu.timer[21]
.sym 22178 $false
.sym 22179 $false
.sym 22180 iomem_rdata[2]
.sym 22181 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 22184 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[25]_new_
.sym 22185 $abc$61060$new_n7460_
.sym 22186 soc.cpu.instr_timer
.sym 22187 soc.cpu.timer[25]
.sym 22190 $abc$61060$new_n7481_
.sym 22191 $abc$61060$new_n7480_
.sym 22192 soc.cpu.instr_timer
.sym 22193 soc.cpu.timer[27]
.sym 22208 $false
.sym 22209 $false
.sym 22210 iomem_rdata[17]
.sym 22211 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 22215 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_new_inv_
.sym 22217 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.sym 22218 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 22219 $abc$61060$new_n7345_
.sym 22221 gpio[4]
.sym 22222 gpio[5]
.sym 22295 $false
.sym 22296 soc.cpu.cpu_state[2]
.sym 22297 $abc$61060$new_n7419_
.sym 22298 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[21]_new_
.sym 22313 $abc$61060$new_n5297_
.sym 22314 clock.counterO[4]
.sym 22315 gpio[4]
.sym 22316 $abc$61060$new_n5292_
.sym 22335 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 22336 clk_16mhz$2$2
.sym 22337 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 22341 soc.spimemio.buffer[18]
.sym 22343 soc.spimemio.buffer[21]
.sym 22344 soc.spimemio.buffer[19]
.sym 22412 $false
.sym 22413 $false
.sym 22414 iomem_rdata[11]
.sym 22415 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 22418 $false
.sym 22419 $false
.sym 22420 iomem_rdata[9]
.sym 22421 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 22448 $false
.sym 22449 soc.cpu.cpu_state[2]
.sym 22450 $abc$61060$new_n7479_
.sym 22451 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[27]_new_
.sym 22454 $abc$61060$new_n5297_
.sym 22455 clock.counterO[2]
.sym 22456 gpio[2]
.sym 22457 $abc$61060$new_n5292_
.sym 22458 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 22459 clk_16mhz$2$2
.sym 22460 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 22465 soc.spimemio.buffer[5]
.sym 22466 soc.spimemio.buffer[6]
.sym 22535 $false
.sym 22536 $abc$61060$new_n4063_
.sym 22537 $abc$61060$new_n4025_
.sym 22538 $abc$61060$new_n4024_
.sym 22541 $false
.sym 22542 $false
.sym 22543 soc.cpu.mem_addr[13]
.sym 22544 soc.spimemio.rd_addr[13]
.sym 22553 soc.cpu.mem_addr[2]
.sym 22554 soc.spimemio.rd_addr[2]
.sym 22555 soc.spimemio.rd_addr[10]
.sym 22556 soc.cpu.mem_addr[10]
.sym 22559 $abc$61060$new_n4025_
.sym 22560 $abc$61060$new_n4024_
.sym 22561 soc.cpu.mem_addr[10]
.sym 22562 soc.spimemio.rd_addr[10]
.sym 22584 soc.spimemio.rdata[21]
.sym 22585 soc.spimemio.rdata[18]
.sym 22586 soc.spimemio.rdata[5]
.sym 22589 soc.spimemio.rdata[19]
.sym 22591 soc.spimemio.rdata[6]
.sym 22658 $false
.sym 22659 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_
.sym 22660 soc.spimemio.rd_addr[21]
.sym 22661 soc.cpu.mem_addr[21]
.sym 22664 soc.cpu.mem_addr[5]
.sym 22665 soc.spimemio.rd_addr[5]
.sym 22666 soc.spimemio.rd_addr[9]
.sym 22667 soc.cpu.mem_addr[9]
.sym 22670 $false
.sym 22671 $abc$61060$new_n4056_
.sym 22672 $abc$61060$new_n4038_
.sym 22673 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[7]_new_
.sym 22676 $abc$61060$new_n4027_
.sym 22677 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_
.sym 22678 $abc$61060$new_n4023_
.sym 22679 $abc$61060$new_n4021_
.sym 22682 $abc$61060$new_n4029_
.sym 22683 $abc$61060$new_n4062_
.sym 22684 soc.spimemio.rd_addr[21]
.sym 22685 soc.cpu.mem_addr[21]
.sym 22688 $false
.sym 22689 $abc$61060$new_n4033_
.sym 22690 $abc$61060$new_n4032_
.sym 22691 $abc$61060$new_n4029_
.sym 22694 $abc$61060$new_n4034_
.sym 22695 $abc$61060$new_n4028_
.sym 22696 $abc$61060$new_n4020_
.sym 22697 $abc$61060$new_n4013_
.sym 22700 $abc$61060$new_n4066_
.sym 22701 $abc$61060$new_n4064_
.sym 22702 $abc$61060$new_n4059_
.sym 22703 $abc$61060$new_n4055_
.sym 22709 $abc$61060$new_n4304_
.sym 22711 $abc$61060$new_n4354_
.sym 22712 $abc$61060$new_n4347_
.sym 22713 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 22714 gpio[17]
.sym 22781 $false
.sym 22782 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_
.sym 22783 $abc$61060$auto$wreduce.cc:454:run$7045[7]
.sym 22784 soc.cpu.mem_addr[7]
.sym 22787 soc.spimemio.rd_addr[15]
.sym 22788 soc.cpu.mem_addr[15]
.sym 22789 soc.spimemio.rd_addr[5]
.sym 22790 soc.cpu.mem_addr[5]
.sym 22793 $abc$61060$new_n4068_
.sym 22794 $abc$61060$new_n4067_
.sym 22795 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_
.sym 22796 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[7]_new_
.sym 22799 $false
.sym 22800 $false
.sym 22801 soc.spimemio.rd_addr[7]
.sym 22802 soc.cpu.mem_addr[7]
.sym 22805 soc.spimemio.rd_addr[17]
.sym 22806 soc.cpu.mem_addr[17]
.sym 22807 soc.spimemio.rd_addr[15]
.sym 22808 soc.cpu.mem_addr[15]
.sym 22811 soc.spimemio.rd_addr[19]
.sym 22812 soc.cpu.mem_addr[19]
.sym 22813 soc.spimemio.rd_addr[17]
.sym 22814 soc.cpu.mem_addr[17]
.sym 22823 $abc$61060$new_n5297_
.sym 22824 clock.counterO[17]
.sym 22825 gpio[17]
.sym 22826 $abc$61060$new_n5292_
.sym 22827 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 22828 clk_16mhz$2$2
.sym 22829 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 22830 $abc$61060$new_n4391_
.sym 22831 soc.cpu.pcpi_mul.rs2[1]
.sym 22834 soc.cpu.pcpi_mul.rs2[27]
.sym 22835 soc.cpu.pcpi_mul.rs2[3]
.sym 22836 soc.cpu.pcpi_mul.rs2[2]
.sym 22910 soc.cpu.mem_wdata[31]
.sym 22911 $false
.sym 22912 $false
.sym 22913 $false
.sym 22916 soc.cpu.mem_wdata[25]
.sym 22917 $false
.sym 22918 $false
.sym 22919 $false
.sym 22922 soc.cpu.mem_wdata[30]
.sym 22923 $false
.sym 22924 $false
.sym 22925 $false
.sym 22934 soc.cpu.mem_wdata[27]
.sym 22935 $false
.sym 22936 $false
.sym 22937 $false
.sym 22950 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 22951 clk_16mhz$2$2
.sym 22952 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 22954 $abc$61060$new_n4556_
.sym 22955 $abc$61060$new_n4305_
.sym 22957 gpio[12]
.sym 22958 gpio[9]
.sym 22959 gpio[8]
.sym 22960 gpio[14]
.sym 23027 $abc$61060$new_n5297_
.sym 23028 clock.counterO[8]
.sym 23029 gpio[8]
.sym 23030 $abc$61060$new_n5292_
.sym 23033 $abc$61060$new_n5297_
.sym 23034 clock.counterO[21]
.sym 23035 gpio[21]
.sym 23036 $abc$61060$new_n5292_
.sym 23039 $abc$61060$new_n5297_
.sym 23040 clock.counterO[18]
.sym 23041 gpio[18]
.sym 23042 $abc$61060$new_n5292_
.sym 23045 $abc$61060$new_n5297_
.sym 23046 clock.counterO[15]
.sym 23047 gpio[15]
.sym 23048 $abc$61060$new_n5292_
.sym 23051 $abc$61060$new_n5297_
.sym 23052 clock.counterO[11]
.sym 23053 gpio[11]
.sym 23054 $abc$61060$new_n5292_
.sym 23057 $abc$61060$new_n5297_
.sym 23058 clock.counterO[6]
.sym 23059 gpio[6]
.sym 23060 $abc$61060$new_n5292_
.sym 23063 $abc$61060$new_n5297_
.sym 23064 clock.counterO[1]
.sym 23065 gpio[1]
.sym 23066 $abc$61060$new_n5292_
.sym 23069 $abc$61060$new_n5297_
.sym 23070 clock.counterO[16]
.sym 23071 gpio[16]
.sym 23072 $abc$61060$new_n5292_
.sym 23073 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 23074 clk_16mhz$2$2
.sym 23075 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 23076 $abc$61060$new_n4518_
.sym 23079 $abc$61060$new_n4438_
.sym 23080 $abc$61060$new_n4340_
.sym 23081 soc.cpu.pcpi_mul.rs2[11]
.sym 23150 $abc$61060$new_n5297_
.sym 23151 clock.counterO[5]
.sym 23152 gpio[5]
.sym 23153 $abc$61060$new_n5292_
.sym 23156 $abc$61060$new_n5297_
.sym 23157 clock.counterO[9]
.sym 23158 gpio[9]
.sym 23159 $abc$61060$new_n5292_
.sym 23162 $abc$61060$new_n5297_
.sym 23163 clock.counterO[27]
.sym 23164 gpio[27]
.sym 23165 $abc$61060$new_n5292_
.sym 23168 $abc$61060$new_n5297_
.sym 23169 clock.counterO[7]
.sym 23170 gpio[7]
.sym 23171 $abc$61060$new_n5292_
.sym 23186 $abc$61060$new_n5297_
.sym 23187 clock.counterO[31]
.sym 23188 gpio[31]
.sym 23189 $abc$61060$new_n5292_
.sym 23192 $abc$61060$new_n5297_
.sym 23193 clock.counterO[25]
.sym 23194 gpio[25]
.sym 23195 $abc$61060$new_n5292_
.sym 23196 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 23197 clk_16mhz$2$2
.sym 23198 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 23199 gpio[23]
.sym 23203 gpio[19]
.sym 23204 gpio[20]
.sym 23273 $abc$61060$new_n5297_
.sym 23274 clock.counterO[12]
.sym 23275 gpio[12]
.sym 23276 $abc$61060$new_n5292_
.sym 23279 $abc$61060$new_n5297_
.sym 23280 clock.counterO[20]
.sym 23281 gpio[20]
.sym 23282 $abc$61060$new_n5292_
.sym 23309 $abc$61060$new_n5297_
.sym 23310 clock.counterO[30]
.sym 23311 gpio[30]
.sym 23312 $abc$61060$new_n5292_
.sym 23315 $abc$61060$new_n5297_
.sym 23316 clock.counterO[14]
.sym 23317 gpio[14]
.sym 23318 $abc$61060$new_n5292_
.sym 23319 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 23320 clk_16mhz$2$2
.sym 23321 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 23323 $abc$61060$auto$maccmap.cc:111:fulladd$23612[2]
.sym 23325 $abc$61060$auto$maccmap.cc:112:fulladd$23613[2]
.sym 23326 soc.cpu.pcpi_mul.rs2[25]
.sym 23327 soc.cpu.pcpi_mul.rdx[0]
.sym 23328 soc.cpu.pcpi_mul.rdx[38]
.sym 23329 soc.cpu.pcpi_mul.rs2[26]
.sym 23358 $false
.sym 23395 $auto$maccmap.cc:240:synth$23615.C[2]
.sym 23397 $abc$61060$auto$maccmap.cc:111:fulladd$23612[1]
.sym 23398 $abc$61060$auto$maccmap.cc:112:fulladd$23613[0]
.sym 23401 $auto$maccmap.cc:240:synth$23615.C[3]
.sym 23402 $false
.sym 23403 $abc$61060$auto$maccmap.cc:111:fulladd$23612[2]
.sym 23404 $abc$61060$auto$maccmap.cc:112:fulladd$23613[1]
.sym 23405 $auto$maccmap.cc:240:synth$23615.C[2]
.sym 23407 $auto$maccmap.cc:240:synth$23615.C[4]
.sym 23408 $false
.sym 23409 $abc$61060$auto$maccmap.cc:111:fulladd$23612[3]
.sym 23410 $abc$61060$auto$maccmap.cc:112:fulladd$23613[2]
.sym 23411 $auto$maccmap.cc:240:synth$23615.C[3]
.sym 23414 $false
.sym 23415 $false
.sym 23416 $abc$61060$auto$maccmap.cc:112:fulladd$23613[3]
.sym 23417 $auto$maccmap.cc:240:synth$23615.C[4]
.sym 23426 soc.cpu.pcpi_mul.rdx[4]
.sym 23427 soc.cpu.pcpi_mul.rd[4]
.sym 23428 soc.cpu.pcpi_mul.rs1[0]
.sym 23429 soc.cpu.pcpi_mul.rs2[4]
.sym 23438 $false
.sym 23439 $abc$61060$auto$maccmap.cc:111:fulladd$23612[1]
.sym 23440 $abc$61060$auto$maccmap.cc:112:fulladd$23613[0]
.sym 23441 $false
.sym 23442 resetn$2
.sym 23443 clk_16mhz$2$2
.sym 23444 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23450 $abc$61060$new_n7228_
.sym 23451 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 23519 soc.cpu.pcpi_mul.rs2[1]
.sym 23520 soc.cpu.pcpi_mul.rs1[0]
.sym 23521 soc.cpu.pcpi_mul.rdx[1]
.sym 23522 soc.cpu.pcpi_mul.rd[1]
.sym 23525 soc.cpu.pcpi_mul.rs2[4]
.sym 23526 soc.cpu.pcpi_mul.rs1[0]
.sym 23527 soc.cpu.pcpi_mul.rdx[4]
.sym 23528 soc.cpu.pcpi_mul.rd[4]
.sym 23531 soc.cpu.pcpi_mul.rs2[3]
.sym 23532 soc.cpu.pcpi_mul.rs1[0]
.sym 23533 soc.cpu.pcpi_mul.rdx[3]
.sym 23534 soc.cpu.pcpi_mul.rd[3]
.sym 23537 soc.cpu.pcpi_mul.rdx[1]
.sym 23538 soc.cpu.pcpi_mul.rd[1]
.sym 23539 soc.cpu.pcpi_mul.rs1[0]
.sym 23540 soc.cpu.pcpi_mul.rs2[1]
.sym 23543 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 23544 soc.cpu.pcpi_div.pcpi_wr
.sym 23545 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 23546 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 23549 soc.cpu.pcpi_mul.rdx[3]
.sym 23550 soc.cpu.pcpi_mul.rd[3]
.sym 23551 soc.cpu.pcpi_mul.rs1[0]
.sym 23552 soc.cpu.pcpi_mul.rs2[3]
.sym 23555 $false
.sym 23556 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 23557 soc.cpu.pcpi_mul.rd[4]
.sym 23558 soc.cpu.pcpi_mul.rd[36]
.sym 23561 $false
.sym 23562 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 23563 soc.cpu.pcpi_mul.rd[1]
.sym 23564 soc.cpu.pcpi_mul.rd[33]
.sym 23565 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 23566 clk_16mhz$2$2
.sym 23567 $false
.sym 23568 $abc$61060$auto$maccmap.cc:112:fulladd$23705[0]
.sym 23569 $abc$61060$auto$maccmap.cc:111:fulladd$23604[1]
.sym 23571 $abc$61060$auto$maccmap.cc:112:fulladd$23605[1]
.sym 23573 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 23574 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 23642 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 23643 soc.cpu.pcpi_div.pcpi_wr
.sym 23644 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 23645 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 23648 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 23649 soc.cpu.pcpi_div.pcpi_wr
.sym 23650 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 23651 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 23654 soc.cpu.pcpi_mul.rs2[25]
.sym 23655 soc.cpu.pcpi_mul.rs1[0]
.sym 23656 soc.cpu.pcpi_mul.rdx[25]
.sym 23657 soc.cpu.pcpi_mul.rd[25]
.sym 23660 soc.cpu.pcpi_mul.rdx[25]
.sym 23661 soc.cpu.pcpi_mul.rd[25]
.sym 23662 soc.cpu.pcpi_mul.rs1[0]
.sym 23663 soc.cpu.pcpi_mul.rs2[25]
.sym 23666 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 23667 soc.cpu.pcpi_div.pcpi_wr
.sym 23668 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 23669 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 23672 $false
.sym 23673 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 23674 soc.cpu.pcpi_mul.rd[27]
.sym 23675 soc.cpu.pcpi_mul.rd[59]
.sym 23678 $false
.sym 23679 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 23680 soc.cpu.pcpi_mul.rd[25]
.sym 23681 soc.cpu.pcpi_mul.rd[57]
.sym 23684 $false
.sym 23685 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 23686 soc.cpu.pcpi_mul.rd[3]
.sym 23687 soc.cpu.pcpi_mul.rd[35]
.sym 23688 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 23689 clk_16mhz$2$2
.sym 23690 $false
.sym 23691 $abc$61060$new_n7369_
.sym 23692 $abc$61060$new_n7450_
.sym 23693 $abc$61060$auto$maccmap.cc:112:fulladd$23656[2]
.sym 23694 $abc$61060$auto$maccmap.cc:111:fulladd$23655[2]
.sym 23696 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 23697 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 23698 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 23783 soc.cpu.pcpi_mul.rs2[8]
.sym 23784 soc.cpu.pcpi_mul.rs1[0]
.sym 23785 soc.cpu.pcpi_mul.rdx[8]
.sym 23786 soc.cpu.pcpi_mul.rd[8]
.sym 23795 soc.cpu.pcpi_mul.rdx[8]
.sym 23796 soc.cpu.pcpi_mul.rd[8]
.sym 23797 soc.cpu.pcpi_mul.rs1[0]
.sym 23798 soc.cpu.pcpi_mul.rs2[8]
.sym 23811 resetn$2
.sym 23812 clk_16mhz$2$2
.sym 23813 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23815 soc.cpu.pcpi_mul.rd[38]
.sym 23816 soc.cpu.pcpi_mul.rd[39]
.sym 23817 soc.cpu.pcpi_mul.rdx[40]
.sym 23818 soc.cpu.pcpi_mul.rd[60]
.sym 23888 soc.cpu.pcpi_mul.rdx[39]
.sym 23889 soc.cpu.pcpi_mul.rd[39]
.sym 23890 soc.cpu.pcpi_mul.rs1[0]
.sym 23891 soc.cpu.pcpi_mul.rs2[39]
.sym 23894 soc.cpu.pcpi_mul.rs2[39]
.sym 23895 soc.cpu.pcpi_mul.rs1[0]
.sym 23896 soc.cpu.pcpi_mul.rdx[39]
.sym 23897 soc.cpu.pcpi_mul.rd[39]
.sym 23900 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23901 soc.cpu.pcpi_mul.rs2[36]
.sym 23902 soc.cpu.pcpi_mul.instr_mulh
.sym 23903 soc.cpu.reg_op2[31]
.sym 23906 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23907 soc.cpu.pcpi_mul.rs2[37]
.sym 23908 soc.cpu.pcpi_mul.instr_mulh
.sym 23909 soc.cpu.reg_op2[31]
.sym 23912 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23913 soc.cpu.pcpi_mul.rs2[38]
.sym 23914 soc.cpu.pcpi_mul.instr_mulh
.sym 23915 soc.cpu.reg_op2[31]
.sym 23918 $false
.sym 23919 $false
.sym 23920 $false
.sym 23921 $false
.sym 23924 $false
.sym 23925 $false
.sym 23926 $false
.sym 23927 $false
.sym 23930 soc.cpu.pcpi_mul.mul_waiting$2
.sym 23931 soc.cpu.pcpi_mul.rs2[39]
.sym 23932 soc.cpu.pcpi_mul.instr_mulh
.sym 23933 soc.cpu.reg_op2[31]
.sym 23934 resetn$2
.sym 23935 clk_16mhz$2$2
.sym 23936 $false
.sym 23937 $abc$61060$auto$maccmap.cc:112:fulladd$11742[3]
.sym 23938 $abc$61060$auto$maccmap.cc:111:fulladd$11741[2]
.sym 23939 $abc$61060$auto$maccmap.cc:112:fulladd$11742[1]
.sym 23940 $abc$61060$auto$maccmap.cc:111:fulladd$11741[3]
.sym 23941 $abc$61060$auto$maccmap.cc:111:fulladd$11741[1]
.sym 23942 $abc$61060$auto$maccmap.cc:112:fulladd$11742[2]
.sym 23943 soc.cpu.pcpi_mul.rdx[11]
.sym 23944 soc.cpu.pcpi_mul.rdx[9]
.sym 23973 $false
.sym 24010 $auto$maccmap.cc:240:synth$11744.C[2]
.sym 24012 $abc$61060$auto$maccmap.cc:111:fulladd$11741[1]
.sym 24013 $abc$61060$auto$maccmap.cc:112:fulladd$11742[0]
.sym 24016 $auto$maccmap.cc:240:synth$11744.C[3]
.sym 24017 $false
.sym 24018 $abc$61060$auto$maccmap.cc:111:fulladd$11741[2]
.sym 24019 $abc$61060$auto$maccmap.cc:112:fulladd$11742[1]
.sym 24020 $auto$maccmap.cc:240:synth$11744.C[2]
.sym 24022 $auto$maccmap.cc:240:synth$11744.C[4]
.sym 24023 $false
.sym 24024 $abc$61060$auto$maccmap.cc:111:fulladd$11741[3]
.sym 24025 $abc$61060$auto$maccmap.cc:112:fulladd$11742[2]
.sym 24026 $auto$maccmap.cc:240:synth$11744.C[3]
.sym 24029 $false
.sym 24030 $false
.sym 24031 $abc$61060$auto$maccmap.cc:112:fulladd$11742[3]
.sym 24032 $auto$maccmap.cc:240:synth$11744.C[4]
.sym 24035 $false
.sym 24036 $abc$61060$auto$maccmap.cc:111:fulladd$11741[1]
.sym 24037 $abc$61060$auto$maccmap.cc:112:fulladd$11742[0]
.sym 24038 $false
.sym 24047 $false
.sym 24048 $abc$61060$auto$maccmap.cc:111:fulladd$23648[1]
.sym 24049 $abc$61060$auto$maccmap.cc:112:fulladd$23649[0]
.sym 24050 $false
.sym 24057 resetn$2
.sym 24058 clk_16mhz$2$2
.sym 24059 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24061 soc.cpu.pcpi_mul.rd[46]
.sym 24062 soc.cpu.pcpi_mul.rd[47]
.sym 24063 soc.cpu.pcpi_mul.rdx[48]
.sym 24064 soc.cpu.pcpi_mul.rd[45]
.sym 24066 soc.cpu.pcpi_mul.rd[48]
.sym 24134 soc.cpu.pcpi_mul.rs2[5]
.sym 24135 soc.cpu.pcpi_mul.rs1[0]
.sym 24136 soc.cpu.pcpi_mul.rdx[5]
.sym 24137 soc.cpu.pcpi_mul.rd[5]
.sym 24140 soc.cpu.pcpi_mul.rdx[7]
.sym 24141 soc.cpu.pcpi_mul.rd[7]
.sym 24142 soc.cpu.pcpi_mul.rs1[0]
.sym 24143 soc.cpu.pcpi_mul.rs2[7]
.sym 24146 soc.cpu.pcpi_mul.rs2[48]
.sym 24147 soc.cpu.pcpi_mul.rs1[0]
.sym 24148 soc.cpu.pcpi_mul.rdx[48]
.sym 24149 soc.cpu.pcpi_mul.rd[48]
.sym 24152 soc.cpu.pcpi_mul.rs2[7]
.sym 24153 soc.cpu.pcpi_mul.rs1[0]
.sym 24154 soc.cpu.pcpi_mul.rdx[7]
.sym 24155 soc.cpu.pcpi_mul.rd[7]
.sym 24158 soc.cpu.pcpi_mul.rdx[5]
.sym 24159 soc.cpu.pcpi_mul.rd[5]
.sym 24160 soc.cpu.pcpi_mul.rs1[0]
.sym 24161 soc.cpu.pcpi_mul.rs2[5]
.sym 24164 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24165 soc.cpu.pcpi_mul.rs2[47]
.sym 24166 soc.cpu.pcpi_mul.instr_mulh
.sym 24167 soc.cpu.reg_op2[31]
.sym 24170 $false
.sym 24171 $false
.sym 24172 $false
.sym 24173 $false
.sym 24176 $false
.sym 24177 $false
.sym 24178 $false
.sym 24179 $false
.sym 24180 resetn$2
.sym 24181 clk_16mhz$2$2
.sym 24182 $false
.sym 24183 $abc$61060$auto$maccmap.cc:112:fulladd$23556[3]
.sym 24184 $abc$61060$auto$maccmap.cc:112:fulladd$23556[2]
.sym 24185 $abc$61060$auto$maccmap.cc:111:fulladd$23555[2]
.sym 24186 $abc$61060$auto$maccmap.cc:112:fulladd$23649[2]
.sym 24187 $abc$61060$auto$maccmap.cc:111:fulladd$23648[2]
.sym 24188 $abc$61060$auto$maccmap.cc:111:fulladd$23555[3]
.sym 24189 soc.cpu.pcpi_mul.rdx[47]
.sym 24190 soc.cpu.pcpi_mul.rs2[47]
.sym 24219 $false
.sym 24256 $auto$maccmap.cc:240:synth$23651.C[2]
.sym 24258 $abc$61060$auto$maccmap.cc:111:fulladd$23648[1]
.sym 24259 $abc$61060$auto$maccmap.cc:112:fulladd$23649[0]
.sym 24262 $auto$maccmap.cc:240:synth$23651.C[3]
.sym 24263 $false
.sym 24264 $abc$61060$auto$maccmap.cc:111:fulladd$23648[2]
.sym 24265 $abc$61060$auto$maccmap.cc:112:fulladd$23649[1]
.sym 24266 $auto$maccmap.cc:240:synth$23651.C[2]
.sym 24268 $auto$maccmap.cc:240:synth$23651.C[4]
.sym 24269 $false
.sym 24270 $abc$61060$auto$maccmap.cc:111:fulladd$23648[3]
.sym 24271 $abc$61060$auto$maccmap.cc:112:fulladd$23649[2]
.sym 24272 $auto$maccmap.cc:240:synth$23651.C[3]
.sym 24275 $false
.sym 24276 $false
.sym 24277 $abc$61060$auto$maccmap.cc:112:fulladd$23649[3]
.sym 24278 $auto$maccmap.cc:240:synth$23651.C[4]
.sym 24303 resetn$2
.sym 24304 clk_16mhz$2$2
.sym 24305 soc.cpu.pcpi_mul.mul_waiting$2
.sym 24309 soc.cpu.pcpi_mul.rdx[46]
.sym 24529 soc.spimemio.xfer.xfer_tag[1]
.sym 24616 soc.spimemio.xfer.xfer_tag[1]
.sym 24617 $false
.sym 24618 $false
.sym 24619 $false
.sym 24650 $true
.sym 24651 clk_16mhz$2$2
.sym 24652 $false
.sym 24657 $abc$61060$new_n5029_
.sym 24658 $abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.sym 24659 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 24661 soc.spimemio.din_tag[0]
.sym 24663 soc.spimemio.din_tag[3]
.sym 24664 soc.spimemio.din_tag[1]
.sym 24767 $false
.sym 24768 $false
.sym 24769 $abc$61060$new_n5210_
.sym 24770 $abc$61060$new_n5200_
.sym 24773 $false
.sym 24774 soc.spimemio.xfer.xfer_tag_q[0]
.sym 24775 $abc$61060$new_n5210_
.sym 24776 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 24779 soc.spimemio.xfer.xfer_tag_q[1]
.sym 24780 soc.spimemio.xfer.xfer_tag_q[3]
.sym 24781 soc.spimemio.xfer.xfer_tag_q[2]
.sym 24782 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 24785 $false
.sym 24786 $false
.sym 24787 $abc$61060$new_n5199_
.sym 24788 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 24791 $abc$61060$new_n5200_
.sym 24792 soc.spimemio.xfer.xfer_tag_q[2]
.sym 24793 soc.spimemio.xfer.xfer_tag_q[3]
.sym 24794 soc.spimemio.xfer.xfer_tag_q[1]
.sym 24797 soc.spimemio.xfer.xfer_tag_q[3]
.sym 24798 soc.spimemio.xfer.xfer_tag_q[2]
.sym 24799 soc.spimemio.xfer.xfer_tag_q[1]
.sym 24800 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 24803 $false
.sym 24804 soc.spimemio.xfer.xfer_tag_q[0]
.sym 24805 $abc$61060$new_n5208_
.sym 24806 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 24809 $false
.sym 24810 $false
.sym 24811 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 24812 soc.spimemio.xfer.xfer_tag_q[0]
.sym 24817 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21098_Y[3]_new_
.sym 24818 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 24819 $abc$61060$new_n4984_
.sym 24820 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 24821 $abc$61060$new_n5987_
.sym 24822 $abc$61060$new_n5991_
.sym 24823 soc.spimemio.xfer.xfer_tag[0]
.sym 24914 soc.spimemio.xfer.xfer_tag[0]
.sym 24915 $false
.sym 24916 $false
.sym 24917 $false
.sym 24936 $true
.sym 24937 clk_16mhz$2$2
.sym 24938 $false
.sym 24939 $abc$61060$new_n5014_
.sym 24943 $abc$61060$new_n4996_
.sym 25013 $false
.sym 25014 $false
.sym 25015 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.sym 25016 $abc$61060$new_n5199_
.sym 25025 $false
.sym 25026 $false
.sym 25027 soc.spimemio.rd_wait
.sym 25028 soc.spimemio.valid
.sym 25031 $false
.sym 25032 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 25033 $abc$61060$new_n5199_
.sym 25034 soc.spimemio.valid
.sym 25043 soc.spimemio.rd_inc
.sym 25044 $false
.sym 25045 $false
.sym 25046 $false
.sym 25059 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45923
.sym 25060 clk_16mhz$2$2
.sym 25061 soc.spimemio.valid
.sym 25062 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_
.sym 25063 $abc$61060$new_n4004_
.sym 25064 $abc$61060$new_n4003_
.sym 25066 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.sym 25068 $abc$61060$new_n3991_
.sym 25069 $abc$61060$new_n4000_
.sym 25142 $false
.sym 25143 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 25144 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927
.sym 25145 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 25148 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 25149 $false
.sym 25150 $false
.sym 25151 $false
.sym 25182 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45901
.sym 25183 clk_16mhz$2$2
.sym 25184 soc.spimemio.jump
.sym 25185 $abc$61060$new_n3984_
.sym 25186 $abc$61060$new_n3985_
.sym 25187 $abc$61060$auto$rtlil.cc:1844:Not$7245_new_
.sym 25188 $abc$61060$new_n3999_
.sym 25189 soc.spimemio.valid
.sym 25190 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.sym 25191 $abc$61060$new_n4002_
.sym 25192 soc.spimemio.buffer[1]
.sym 25259 $false
.sym 25260 $false
.sym 25261 $false
.sym 25262 soc.cpu.mem_addr[27]
.sym 25265 $false
.sym 25266 soc.cpu.timer[18]
.sym 25267 $false
.sym 25268 $auto$alumacc.cc:474:replace_alu$7305.C[18]
.sym 25271 $false
.sym 25272 $false
.sym 25273 $false
.sym 25274 soc.cpu.mem_addr[24]
.sym 25277 $false
.sym 25278 $false
.sym 25279 $false
.sym 25280 soc.cpu.mem_addr[31]
.sym 25301 $abc$61060$techmap\soc.spimemio.$procmux$6266_Y
.sym 25302 $false
.sym 25303 $false
.sym 25304 $false
.sym 25305 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927
.sym 25306 clk_16mhz$2$2
.sym 25307 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 25308 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8546[0]_new_inv_
.sym 25309 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_
.sym 25310 $abc$61060$new_n3992_
.sym 25312 $abc$61060$new_n8160_
.sym 25313 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 25314 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_
.sym 25315 soc.spimemio.buffer[17]
.sym 25382 $abc$61060$new_n4011_
.sym 25383 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_
.sym 25384 soc.cpu.mem_addr[15]
.sym 25385 soc.cpu.mem_addr[14]
.sym 25388 $false
.sym 25389 soc.cpu.timer[22]
.sym 25390 $false
.sym 25391 $auto$alumacc.cc:474:replace_alu$7305.C[22]
.sym 25394 $abc$61060$new_n8160_
.sym 25395 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_
.sym 25396 soc.cpu.mem_addr[25]
.sym 25397 soc.cpu.mem_addr[24]
.sym 25400 soc.cpu.mem_addr[23]
.sym 25401 soc.cpu.mem_addr[22]
.sym 25402 soc.cpu.mem_addr[21]
.sym 25403 soc.cpu.mem_addr[20]
.sym 25406 soc.cpu.mem_addr[11]
.sym 25407 soc.cpu.mem_addr[10]
.sym 25408 soc.cpu.mem_addr[9]
.sym 25409 soc.cpu.mem_addr[8]
.sym 25412 $false
.sym 25413 soc.cpu.timer[17]
.sym 25414 $false
.sym 25415 $auto$alumacc.cc:474:replace_alu$7305.C[17]
.sym 25418 soc.cpu.mem_addr[13]
.sym 25419 soc.cpu.mem_addr[12]
.sym 25420 soc.cpu.mem_addr[25]
.sym 25421 soc.cpu.mem_addr[24]
.sym 25424 soc.spimemio.xfer.ibuffer[6]
.sym 25425 $false
.sym 25426 $false
.sym 25427 $false
.sym 25428 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 25429 clk_16mhz$2$2
.sym 25430 $false
.sym 25431 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 25433 soc.cpu.mem_wdata[5]
.sym 25436 soc.cpu.mem_wdata[3]
.sym 25511 $abc$61060$new_n5809_
.sym 25512 soc.cpu.cpuregs_rs1[7]
.sym 25513 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7]
.sym 25514 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25517 $abc$61060$new_n5809_
.sym 25518 soc.cpu.cpuregs_rs1[9]
.sym 25519 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9]
.sym 25520 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25523 $abc$61060$new_n5809_
.sym 25524 soc.cpu.cpuregs_rs1[17]
.sym 25525 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17]
.sym 25526 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25529 $abc$61060$new_n5809_
.sym 25530 soc.cpu.cpuregs_rs1[12]
.sym 25531 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12]
.sym 25532 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25535 $abc$61060$new_n5809_
.sym 25536 soc.cpu.cpuregs_rs1[6]
.sym 25537 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6]
.sym 25538 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25541 $abc$61060$new_n5809_
.sym 25542 soc.cpu.cpuregs_rs1[8]
.sym 25543 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8]
.sym 25544 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25547 $abc$61060$new_n5809_
.sym 25548 soc.cpu.cpuregs_rs1[2]
.sym 25549 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2]
.sym 25550 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25551 $true
.sym 25552 clk_16mhz$2$2
.sym 25553 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 25554 soc.cpu.timer[22]
.sym 25556 soc.cpu.timer[23]
.sym 25557 soc.cpu.timer[0]
.sym 25558 soc.cpu.timer[29]
.sym 25559 soc.cpu.timer[30]
.sym 25561 soc.cpu.timer[10]
.sym 25628 $false
.sym 25629 $false
.sym 25630 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 25631 $abc$61060$new_n8161_
.sym 25634 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24]
.sym 25635 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23]
.sym 25636 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22]
.sym 25637 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21]
.sym 25640 $abc$61060$new_n5856_
.sym 25641 $abc$61060$new_n5855_
.sym 25642 $abc$61060$new_n5854_
.sym 25643 $abc$61060$new_n5853_
.sym 25646 soc.cpu.timer[0]
.sym 25647 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31]
.sym 25648 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30]
.sym 25649 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29]
.sym 25652 $false
.sym 25653 $false
.sym 25654 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_
.sym 25655 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_
.sym 25658 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20]
.sym 25659 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19]
.sym 25660 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18]
.sym 25661 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17]
.sym 25664 $abc$61060$new_n5809_
.sym 25665 soc.cpu.cpuregs_rs1[18]
.sym 25666 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18]
.sym 25667 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25670 $abc$61060$new_n5809_
.sym 25671 soc.cpu.cpuregs_rs1[24]
.sym 25672 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24]
.sym 25673 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25674 $true
.sym 25675 clk_16mhz$2$2
.sym 25676 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 25677 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27186[0]_new_inv_
.sym 25678 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27189_new_inv_
.sym 25679 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 25680 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27095[0]_new_inv_
.sym 25681 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27151[0]_new_inv_
.sym 25682 $abc$61060$new_n4076_
.sym 25683 soc.cpu.irq_mask[6]
.sym 25684 soc.cpu.irq_mask[15]
.sym 25751 $abc$61060$new_n5809_
.sym 25752 soc.cpu.cpuregs_rs1[20]
.sym 25753 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20]
.sym 25754 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25763 $abc$61060$new_n5809_
.sym 25764 soc.cpu.cpuregs_rs1[19]
.sym 25765 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19]
.sym 25766 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25769 $abc$61060$new_n5809_
.sym 25770 soc.cpu.cpuregs_rs1[11]
.sym 25771 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11]
.sym 25772 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25781 $abc$61060$new_n5809_
.sym 25782 soc.cpu.cpuregs_rs1[31]
.sym 25783 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31]
.sym 25784 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25787 $abc$61060$new_n5809_
.sym 25788 soc.cpu.cpuregs_rs1[14]
.sym 25789 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14]
.sym 25790 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 25797 $true
.sym 25798 clk_16mhz$2$2
.sym 25799 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 25800 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_
.sym 25801 $abc$61060$new_n4073_
.sym 25802 $abc$61060$new_n5863_
.sym 25803 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[4]_new_
.sym 25804 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 25805 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14704_Y_new_inv_
.sym 25806 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27116[0]_new_inv_
.sym 25807 soc.cpu.irq_pending[4]
.sym 25874 soc.cpu.timer[20]
.sym 25875 soc.cpu.instr_timer
.sym 25876 soc.cpu.irq_mask[20]
.sym 25877 soc.cpu.instr_maskirq
.sym 25880 soc.cpu.cpuregs_rs1[6]
.sym 25881 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 25882 soc.cpu.irq_mask[6]
.sym 25883 soc.cpu.instr_maskirq
.sym 25886 $false
.sym 25887 resetn$2
.sym 25888 soc.cpu.instr_maskirq
.sym 25889 soc.cpu.cpu_state[2]
.sym 25892 $abc$61060$new_n7253_
.sym 25893 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[6]_new_
.sym 25894 soc.cpu.instr_timer
.sym 25895 soc.cpu.timer[6]
.sym 25898 soc.cpu.timer[28]
.sym 25899 soc.cpu.instr_timer
.sym 25900 soc.cpu.irq_mask[28]
.sym 25901 soc.cpu.instr_maskirq
.sym 25904 soc.cpu.cpuregs_rs1[4]
.sym 25905 $false
.sym 25906 $false
.sym 25907 $false
.sym 25910 soc.cpu.cpuregs_rs1[2]
.sym 25911 $false
.sym 25912 $false
.sym 25913 $false
.sym 25916 soc.cpu.cpuregs_rs1[20]
.sym 25917 $false
.sym 25918 $false
.sym 25919 $false
.sym 25920 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 25921 clk_16mhz$2$2
.sym 25922 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 25923 soc.cpu.cpuregs_rs1[25]
.sym 25924 soc.cpu.cpuregs_rs1[30]
.sym 25925 $abc$61060$new_n7311_
.sym 25926 soc.cpu.cpuregs_rs1[28]
.sym 25927 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[11]_new_inv_
.sym 25928 soc.cpu.cpuregs_rs1[29]
.sym 25929 soc.cpu.cpuregs_rs1[17]
.sym 25930 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3]
.sym 25997 $abc$61060$new_n7229_
.sym 25998 $abc$61060$new_n7228_
.sym 25999 soc.cpu.cpuregs_rs1[4]
.sym 26000 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 26003 soc.cpu.cpuregs_rs1[16]
.sym 26004 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 26005 soc.cpu.irq_mask[16]
.sym 26006 soc.cpu.instr_maskirq
.sym 26009 soc.cpu.timer[24]
.sym 26010 soc.cpu.instr_timer
.sym 26011 soc.cpu.irq_mask[24]
.sym 26012 soc.cpu.instr_maskirq
.sym 26015 soc.cpu.cpu_state[2]
.sym 26016 $abc$61060$new_n7449_
.sym 26017 soc.cpu.cpuregs_rs1[24]
.sym 26018 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 26021 $false
.sym 26022 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27053[0]_new_inv_
.sym 26023 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[24]_new_
.sym 26024 $abc$61060$new_n7450_
.sym 26027 soc.cpu.cpuregs_rs1[24]
.sym 26028 $false
.sym 26029 $false
.sym 26030 $false
.sym 26033 soc.cpu.cpuregs_rs1[16]
.sym 26034 $false
.sym 26035 $false
.sym 26036 $false
.sym 26039 soc.cpu.cpuregs_rs1[28]
.sym 26040 $false
.sym 26041 $false
.sym 26042 $false
.sym 26043 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 26044 clk_16mhz$2$2
.sym 26045 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 26046 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[13]_new_
.sym 26047 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[12]_new_
.sym 26048 soc.cpu.irq_pending[14]
.sym 26049 soc.cpu.irq_pending[24]
.sym 26050 soc.cpu.irq_pending[13]
.sym 26051 soc.cpu.irq_pending[27]
.sym 26052 soc.cpu.irq_pending[12]
.sym 26053 soc.cpu.irq_pending[25]
.sym 26120 $false
.sym 26121 soc.cpu.cpu_state[2]
.sym 26122 $abc$61060$new_n7368_
.sym 26123 $abc$61060$new_n7373_
.sym 26126 soc.cpu.timer[12]
.sym 26127 soc.cpu.instr_timer
.sym 26128 soc.cpu.irq_mask[12]
.sym 26129 soc.cpu.instr_maskirq
.sym 26132 soc.cpu.cpu_state[2]
.sym 26133 $abc$61060$new_n7409_
.sym 26134 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27081[0]_new_inv_
.sym 26135 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[20]_new_
.sym 26138 soc.cpu.cpuregs_rs1[21]
.sym 26139 $false
.sym 26140 $false
.sym 26141 $false
.sym 26144 soc.cpu.cpuregs_rs1[31]
.sym 26145 $false
.sym 26146 $false
.sym 26147 $false
.sym 26150 soc.cpu.cpuregs_rs1[14]
.sym 26151 $false
.sym 26152 $false
.sym 26153 $false
.sym 26156 soc.cpu.cpuregs_rs1[13]
.sym 26157 $false
.sym 26158 $false
.sym 26159 $false
.sym 26162 soc.cpu.cpuregs_rs1[12]
.sym 26163 $false
.sym 26164 $false
.sym 26165 $false
.sym 26166 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 26167 clk_16mhz$2$2
.sym 26168 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 26169 $abc$61060$new_n7050_
.sym 26170 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_
.sym 26171 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.sym 26172 soc.cpu.cpuregs_rs1[27]
.sym 26173 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_
.sym 26174 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 26175 $abc$61060$new_n7471_
.sym 26176 soc.spimemio.buffer[10]
.sym 26243 soc.cpu.cpuregs_rs1[14]
.sym 26244 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 26245 soc.cpu.irq_mask[14]
.sym 26246 soc.cpu.instr_maskirq
.sym 26255 soc.cpu.cpu_state[2]
.sym 26256 $abc$61060$new_n7322_
.sym 26257 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27137[0]_new_inv_
.sym 26258 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[12]_new_
.sym 26261 $false
.sym 26262 $abc$61060$new_n7323_
.sym 26263 soc.cpu.cpuregs_rs1[12]
.sym 26264 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 26273 soc.cpu.cpuregs_rs1[27]
.sym 26274 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 26275 soc.cpu.irq_mask[27]
.sym 26276 soc.cpu.instr_maskirq
.sym 26279 soc.cpu.cpuregs_rs1[27]
.sym 26280 $false
.sym 26281 $false
.sym 26282 $false
.sym 26285 soc.cpu.cpuregs_rs1[25]
.sym 26286 $false
.sym 26287 $false
.sym 26288 $false
.sym 26289 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 26290 clk_16mhz$2$2
.sym 26291 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 26294 $abc$61060$new_n7056_
.sym 26295 $abc$61060$new_n7054_
.sym 26296 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6]
.sym 26297 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12]
.sym 26298 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8]
.sym 26299 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11]
.sym 26366 $abc$61060$new_n7521_
.sym 26367 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[31]_new_
.sym 26368 soc.cpu.instr_timer
.sym 26369 soc.cpu.timer[31]
.sym 26378 $false
.sym 26379 soc.cpu.cpu_state[2]
.sym 26380 $abc$61060$new_n7345_
.sym 26381 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[14]_new_
.sym 26384 soc.cpu.cpu_state[2]
.sym 26385 $abc$61060$new_n7489_
.sym 26386 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27025[0]_new_inv_
.sym 26387 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[28]_new_
.sym 26390 $abc$61060$new_n7347_
.sym 26391 $abc$61060$new_n7346_
.sym 26392 soc.cpu.instr_timer
.sym 26393 soc.cpu.timer[14]
.sym 26402 soc.cpu.mem_wdata[4]
.sym 26403 $false
.sym 26404 $false
.sym 26405 $false
.sym 26408 soc.cpu.mem_wdata[5]
.sym 26409 $false
.sym 26410 $false
.sym 26411 $false
.sym 26412 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 26413 clk_16mhz$2$2
.sym 26414 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 26415 soc.cpu.cpuregs_rs1[2]
.sym 26416 soc.cpu.cpuregs_rs1[10]
.sym 26417 soc.cpu.cpuregs_rs1[5]
.sym 26418 soc.memory.wen[2]
.sym 26419 $abc$61060$new_n7469_
.sym 26420 soc.cpu.cpuregs_rs1[15]
.sym 26421 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3]
.sym 26422 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1]
.sym 26507 soc.spimemio.xfer.ibuffer[2]
.sym 26508 $false
.sym 26509 $false
.sym 26510 $false
.sym 26519 soc.spimemio.xfer.ibuffer[5]
.sym 26520 $false
.sym 26521 $false
.sym 26522 $false
.sym 26525 soc.spimemio.xfer.ibuffer[3]
.sym 26526 $false
.sym 26527 $false
.sym 26528 $false
.sym 26535 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 26536 clk_16mhz$2$2
.sym 26537 $false
.sym 26541 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 26542 $abc$61060$new_n4296_
.sym 26543 soc.spimemio.config_ddr
.sym 26544 soc.spimemio.config_dummy[3]
.sym 26636 soc.spimemio.xfer.ibuffer[5]
.sym 26637 $false
.sym 26638 $false
.sym 26639 $false
.sym 26642 soc.spimemio.xfer.ibuffer[6]
.sym 26643 $false
.sym 26644 $false
.sym 26645 $false
.sym 26658 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 26659 clk_16mhz$2$2
.sym 26660 $false
.sym 26661 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 26662 $abc$61060$new_n7003_
.sym 26665 $abc$61060$new_n4339_
.sym 26666 $abc$61060$new_n4289_
.sym 26667 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10]
.sym 26668 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15]
.sym 26735 soc.spimemio.buffer[21]
.sym 26736 $false
.sym 26737 $false
.sym 26738 $false
.sym 26741 soc.spimemio.buffer[18]
.sym 26742 $false
.sym 26743 $false
.sym 26744 $false
.sym 26747 soc.spimemio.buffer[5]
.sym 26748 $false
.sym 26749 $false
.sym 26750 $false
.sym 26765 soc.spimemio.buffer[19]
.sym 26766 $false
.sym 26767 $false
.sym 26768 $false
.sym 26777 soc.spimemio.buffer[6]
.sym 26778 $false
.sym 26779 $false
.sym 26780 $false
.sym 26781 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 26782 clk_16mhz$2$2
.sym 26783 $false
.sym 26785 $abc$61060$new_n4290_
.sym 26786 $abc$61060$new_n4005_
.sym 26788 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 26789 $abc$61060$new_n4346_
.sym 26791 soc.spimemio.rdata[15]
.sym 26870 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 26871 $abc$61060$new_n4054_
.sym 26872 soc.spimemio.valid
.sym 26873 soc.spimemio.rdata[18]
.sym 26882 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 26883 $abc$61060$new_n4054_
.sym 26884 soc.spimemio.valid
.sym 26885 soc.spimemio.rdata[19]
.sym 26888 $false
.sym 26889 $false
.sym 26890 iomem_rdata[21]
.sym 26891 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 26894 $false
.sym 26895 resetn$2
.sym 26896 soc.cpu.mem_wstrb[3]
.sym 26897 $abc$61060$new_n5298_
.sym 26900 soc.cpu.mem_wdata[17]
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 26905 clk_16mhz$2$2
.sym 26906 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 26908 $abc$61060$new_n4293_
.sym 26910 gpio[1]
.sym 26912 gpio[6]
.sym 26913 gpio[3]
.sym 26981 $false
.sym 26982 $false
.sym 26983 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 26984 iomem_rdata[15]
.sym 26987 $false
.sym 26988 soc.cpu.pcpi_mul.mul_waiting$2
.sym 26989 soc.cpu.reg_op2[1]
.sym 26990 soc.cpu.pcpi_mul.rs2[0]
.sym 27005 $false
.sym 27006 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27007 soc.cpu.reg_op2[27]
.sym 27008 soc.cpu.pcpi_mul.rs2[26]
.sym 27011 $false
.sym 27012 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27013 soc.cpu.reg_op2[3]
.sym 27014 soc.cpu.pcpi_mul.rs2[2]
.sym 27017 $false
.sym 27018 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27019 soc.cpu.reg_op2[2]
.sym 27020 soc.cpu.pcpi_mul.rs2[1]
.sym 27027 resetn$2
.sym 27028 clk_16mhz$2$2
.sym 27029 $false
.sym 27030 $abc$61060$new_n4398_
.sym 27031 gpio[16]
.sym 27033 gpio[18]
.sym 27035 gpio[21]
.sym 27110 $false
.sym 27111 $false
.sym 27112 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 27113 iomem_rdata[25]
.sym 27116 $false
.sym 27117 $false
.sym 27118 iomem_rdata[18]
.sym 27119 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 27128 soc.cpu.mem_wdata[12]
.sym 27129 $false
.sym 27130 $false
.sym 27131 $false
.sym 27134 soc.cpu.mem_wdata[9]
.sym 27135 $false
.sym 27136 $false
.sym 27137 $false
.sym 27140 soc.cpu.mem_wdata[8]
.sym 27141 $false
.sym 27142 $false
.sym 27143 $false
.sym 27146 soc.cpu.mem_wdata[14]
.sym 27147 $false
.sym 27148 $false
.sym 27149 $false
.sym 27150 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 27151 clk_16mhz$2$2
.sym 27152 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 27154 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 27155 $abc$61060$new_n4278_
.sym 27158 $abc$61060$new_n4355_
.sym 27159 soc.cpu.decoded_rs1[1]
.sym 27227 $false
.sym 27228 $false
.sym 27229 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 27230 iomem_rdata[7]
.sym 27245 $false
.sym 27246 $false
.sym 27247 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 27248 iomem_rdata[27]
.sym 27251 $false
.sym 27252 $false
.sym 27253 iomem_rdata[5]
.sym 27254 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 27257 $false
.sym 27258 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27259 soc.cpu.reg_op2[11]
.sym 27260 soc.cpu.pcpi_mul.rs2[10]
.sym 27273 resetn$2
.sym 27274 clk_16mhz$2$2
.sym 27275 $false
.sym 27276 $abc$61060$new_n4430_
.sym 27278 iomem_rdata[23]
.sym 27279 iomem_rdata[13]
.sym 27280 iomem_rdata[19]
.sym 27281 iomem_rdata[3]
.sym 27282 iomem_rdata[10]
.sym 27350 soc.cpu.mem_wdata[23]
.sym 27351 $false
.sym 27352 $false
.sym 27353 $false
.sym 27374 soc.cpu.mem_wdata[19]
.sym 27375 $false
.sym 27376 $false
.sym 27377 $false
.sym 27380 soc.cpu.mem_wdata[20]
.sym 27381 $false
.sym 27382 $false
.sym 27383 $false
.sym 27396 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 27397 clk_16mhz$2$2
.sym 27398 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 27399 soc.cpu.pcpi_mul.rs2[9]
.sym 27401 soc.cpu.pcpi_mul.rs2[5]
.sym 27402 soc.cpu.pcpi_mul.rs2[6]
.sym 27404 soc.cpu.pcpi_mul.rs2[8]
.sym 27405 soc.cpu.pcpi_mul.rs2[7]
.sym 27479 soc.cpu.pcpi_mul.rdx[2]
.sym 27480 soc.cpu.pcpi_mul.rd[2]
.sym 27481 soc.cpu.pcpi_mul.rs1[0]
.sym 27482 soc.cpu.pcpi_mul.rs2[2]
.sym 27491 soc.cpu.pcpi_mul.rs2[2]
.sym 27492 soc.cpu.pcpi_mul.rs1[0]
.sym 27493 soc.cpu.pcpi_mul.rdx[2]
.sym 27494 soc.cpu.pcpi_mul.rd[2]
.sym 27497 $false
.sym 27498 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27499 soc.cpu.reg_op2[25]
.sym 27500 soc.cpu.pcpi_mul.rs2[24]
.sym 27503 $false
.sym 27504 $false
.sym 27505 $false
.sym 27506 $false
.sym 27509 $false
.sym 27510 $false
.sym 27511 $false
.sym 27512 $false
.sym 27515 $false
.sym 27516 soc.cpu.pcpi_mul.mul_waiting$2
.sym 27517 soc.cpu.reg_op2[26]
.sym 27518 soc.cpu.pcpi_mul.rs2[25]
.sym 27519 resetn$2
.sym 27520 clk_16mhz$2$2
.sym 27521 $false
.sym 27523 $abc$61060$auto$maccmap.cc:112:fulladd$23605[2]
.sym 27524 $abc$61060$auto$maccmap.cc:111:fulladd$23604[2]
.sym 27525 $abc$61060$auto$maccmap.cc:112:fulladd$23605[3]
.sym 27528 $abc$61060$new_n7470_
.sym 27529 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 27626 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 27627 soc.cpu.pcpi_div.pcpi_wr
.sym 27628 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 27629 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 27632 $false
.sym 27633 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 27634 soc.cpu.pcpi_mul.rd[2]
.sym 27635 soc.cpu.pcpi_mul.rd[34]
.sym 27642 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 27643 clk_16mhz$2$2
.sym 27644 $false
.sym 27646 soc.cpu.pcpi_mul.rd[18]
.sym 27647 soc.cpu.pcpi_mul.rd[19]
.sym 27648 soc.cpu.pcpi_mul.rdx[20]
.sym 27649 soc.cpu.pcpi_mul.rd[17]
.sym 27652 soc.cpu.pcpi_mul.rd[24]
.sym 27719 soc.cpu.pcpi_mul.rs2[24]
.sym 27720 soc.cpu.pcpi_mul.rs1[0]
.sym 27721 soc.cpu.pcpi_mul.rdx[24]
.sym 27722 soc.cpu.pcpi_mul.rd[24]
.sym 27725 soc.cpu.pcpi_mul.rdx[17]
.sym 27726 soc.cpu.pcpi_mul.rd[17]
.sym 27727 soc.cpu.pcpi_mul.rs1[0]
.sym 27728 soc.cpu.pcpi_mul.rs2[17]
.sym 27737 soc.cpu.pcpi_mul.rs2[17]
.sym 27738 soc.cpu.pcpi_mul.rs1[0]
.sym 27739 soc.cpu.pcpi_mul.rdx[17]
.sym 27740 soc.cpu.pcpi_mul.rd[17]
.sym 27749 $false
.sym 27750 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 27751 soc.cpu.pcpi_mul.rd[19]
.sym 27752 soc.cpu.pcpi_mul.rd[51]
.sym 27755 $false
.sym 27756 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 27757 soc.cpu.pcpi_mul.rd[17]
.sym 27758 soc.cpu.pcpi_mul.rd[49]
.sym 27765 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 27766 clk_16mhz$2$2
.sym 27767 $false
.sym 27770 $abc$61060$auto$maccmap.cc:112:fulladd$23605[0]
.sym 27771 $abc$61060$auto$maccmap.cc:112:fulladd$23664[0]
.sym 27772 $abc$61060$auto$maccmap.cc:111:fulladd$23663[3]
.sym 27773 $abc$61060$auto$maccmap.cc:112:fulladd$23664[3]
.sym 27774 soc.cpu.pcpi_mul.rd[28]
.sym 27775 soc.cpu.pcpi_mul.rd[16]
.sym 27842 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 27843 soc.cpu.pcpi_div.pcpi_wr
.sym 27844 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 27845 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 27848 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 27849 soc.cpu.pcpi_div.pcpi_wr
.sym 27850 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 27851 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 27854 soc.cpu.pcpi_mul.rs2[38]
.sym 27855 soc.cpu.pcpi_mul.rs1[0]
.sym 27856 soc.cpu.pcpi_mul.rdx[38]
.sym 27857 soc.cpu.pcpi_mul.rd[38]
.sym 27860 soc.cpu.pcpi_mul.rdx[38]
.sym 27861 soc.cpu.pcpi_mul.rd[38]
.sym 27862 soc.cpu.pcpi_mul.rs1[0]
.sym 27863 soc.cpu.pcpi_mul.rs2[38]
.sym 27872 $false
.sym 27873 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 27874 soc.cpu.pcpi_mul.rd[8]
.sym 27875 soc.cpu.pcpi_mul.rd[40]
.sym 27878 $false
.sym 27879 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 27880 soc.cpu.pcpi_mul.rd[16]
.sym 27881 soc.cpu.pcpi_mul.rd[48]
.sym 27884 $false
.sym 27885 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 27886 soc.cpu.pcpi_mul.rd[24]
.sym 27887 soc.cpu.pcpi_mul.rd[56]
.sym 27888 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 27889 clk_16mhz$2$2
.sym 27890 $false
.sym 27891 $abc$61060$new_n7239_
.sym 27892 $abc$61060$auto$maccmap.cc:112:fulladd$23598[0]
.sym 27893 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 27894 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 27896 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 27898 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 27927 $false
.sym 27964 $auto$maccmap.cc:240:synth$23658.C[2]
.sym 27966 $abc$61060$auto$maccmap.cc:111:fulladd$23655[1]
.sym 27967 $abc$61060$auto$maccmap.cc:112:fulladd$23656[0]
.sym 27970 $auto$maccmap.cc:240:synth$23658.C[3]
.sym 27971 $false
.sym 27972 $abc$61060$auto$maccmap.cc:111:fulladd$23655[2]
.sym 27973 $abc$61060$auto$maccmap.cc:112:fulladd$23656[1]
.sym 27974 $auto$maccmap.cc:240:synth$23658.C[2]
.sym 27976 $auto$maccmap.cc:240:synth$23658.C[4]
.sym 27977 $false
.sym 27978 $abc$61060$auto$maccmap.cc:111:fulladd$23655[3]
.sym 27979 $abc$61060$auto$maccmap.cc:112:fulladd$23656[2]
.sym 27980 $auto$maccmap.cc:240:synth$23658.C[3]
.sym 27983 $false
.sym 27984 $false
.sym 27985 $abc$61060$auto$maccmap.cc:112:fulladd$23656[3]
.sym 27986 $auto$maccmap.cc:240:synth$23658.C[4]
.sym 27989 soc.cpu.pcpi_mul.rdx[60]
.sym 27990 soc.cpu.pcpi_mul.rd[60]
.sym 27991 soc.cpu.pcpi_mul.rs1[0]
.sym 27992 soc.cpu.pcpi_mul.rs2[60]
.sym 28011 resetn$2
.sym 28012 clk_16mhz$2$2
.sym 28013 soc.cpu.pcpi_mul.mul_waiting$2
.sym 28014 soc.cpu.pcpi_mul.rdx[62]
.sym 28017 soc.cpu.pcpi_mul.rdx[31]
.sym 28020 soc.cpu.pcpi_mul.rs2[56]
.sym 28088 soc.cpu.pcpi_mul.rs2[11]
.sym 28089 soc.cpu.pcpi_mul.rs1[0]
.sym 28090 soc.cpu.pcpi_mul.rdx[11]
.sym 28091 soc.cpu.pcpi_mul.rd[11]
.sym 28094 soc.cpu.pcpi_mul.rdx[10]
.sym 28095 soc.cpu.pcpi_mul.rd[10]
.sym 28096 soc.cpu.pcpi_mul.rs1[0]
.sym 28097 soc.cpu.pcpi_mul.rs2[10]
.sym 28100 soc.cpu.pcpi_mul.rs2[9]
.sym 28101 soc.cpu.pcpi_mul.rs1[0]
.sym 28102 soc.cpu.pcpi_mul.rdx[9]
.sym 28103 soc.cpu.pcpi_mul.rd[9]
.sym 28106 soc.cpu.pcpi_mul.rdx[11]
.sym 28107 soc.cpu.pcpi_mul.rd[11]
.sym 28108 soc.cpu.pcpi_mul.rs1[0]
.sym 28109 soc.cpu.pcpi_mul.rs2[11]
.sym 28112 soc.cpu.pcpi_mul.rdx[9]
.sym 28113 soc.cpu.pcpi_mul.rd[9]
.sym 28114 soc.cpu.pcpi_mul.rs1[0]
.sym 28115 soc.cpu.pcpi_mul.rs2[9]
.sym 28118 soc.cpu.pcpi_mul.rs2[10]
.sym 28119 soc.cpu.pcpi_mul.rs1[0]
.sym 28120 soc.cpu.pcpi_mul.rdx[10]
.sym 28121 soc.cpu.pcpi_mul.rd[10]
.sym 28124 $false
.sym 28125 $false
.sym 28126 $false
.sym 28127 $false
.sym 28130 $false
.sym 28131 $false
.sym 28132 $false
.sym 28133 $false
.sym 28134 resetn$2
.sym 28135 clk_16mhz$2$2
.sym 28136 $false
.sym 28141 $abc$61060$auto$maccmap.cc:112:fulladd$23556[1]
.sym 28142 $abc$61060$auto$maccmap.cc:111:fulladd$23555[1]
.sym 28143 soc.cpu.pcpi_mul.rdx[45]
.sym 28144 soc.cpu.pcpi_mul.rs2[46]
.sym 28173 $false
.sym 28210 $auto$maccmap.cc:240:synth$23558.C[2]
.sym 28212 $abc$61060$auto$maccmap.cc:111:fulladd$23555[1]
.sym 28213 $abc$61060$auto$maccmap.cc:112:fulladd$23556[0]
.sym 28216 $auto$maccmap.cc:240:synth$23558.C[3]
.sym 28217 $false
.sym 28218 $abc$61060$auto$maccmap.cc:111:fulladd$23555[2]
.sym 28219 $abc$61060$auto$maccmap.cc:112:fulladd$23556[1]
.sym 28220 $auto$maccmap.cc:240:synth$23558.C[2]
.sym 28222 $auto$maccmap.cc:240:synth$23558.C[4]
.sym 28223 $false
.sym 28224 $abc$61060$auto$maccmap.cc:111:fulladd$23555[3]
.sym 28225 $abc$61060$auto$maccmap.cc:112:fulladd$23556[2]
.sym 28226 $auto$maccmap.cc:240:synth$23558.C[3]
.sym 28229 $false
.sym 28230 $false
.sym 28231 $abc$61060$auto$maccmap.cc:112:fulladd$23556[3]
.sym 28232 $auto$maccmap.cc:240:synth$23558.C[4]
.sym 28235 $false
.sym 28236 $abc$61060$auto$maccmap.cc:111:fulladd$23555[1]
.sym 28237 $abc$61060$auto$maccmap.cc:112:fulladd$23556[0]
.sym 28238 $false
.sym 28247 soc.cpu.pcpi_mul.rdx[48]
.sym 28248 soc.cpu.pcpi_mul.rd[48]
.sym 28249 soc.cpu.pcpi_mul.rs1[0]
.sym 28250 soc.cpu.pcpi_mul.rs2[48]
.sym 28257 resetn$2
.sym 28258 clk_16mhz$2$2
.sym 28259 soc.cpu.pcpi_mul.mul_waiting$2
.sym 28261 soc.cpu.pcpi_mul.rs1[39]
.sym 28262 soc.cpu.pcpi_mul.rs1[37]
.sym 28263 soc.cpu.pcpi_mul.rs2[55]
.sym 28264 soc.cpu.pcpi_mul.rs1[36]
.sym 28265 soc.cpu.pcpi_mul.rdx[54]
.sym 28266 soc.cpu.pcpi_mul.rs2[54]
.sym 28267 soc.cpu.pcpi_mul.rs1[38]
.sym 28334 soc.cpu.pcpi_mul.rs2[47]
.sym 28335 soc.cpu.pcpi_mul.rs1[0]
.sym 28336 soc.cpu.pcpi_mul.rdx[47]
.sym 28337 soc.cpu.pcpi_mul.rd[47]
.sym 28340 soc.cpu.pcpi_mul.rs2[46]
.sym 28341 soc.cpu.pcpi_mul.rs1[0]
.sym 28342 soc.cpu.pcpi_mul.rdx[46]
.sym 28343 soc.cpu.pcpi_mul.rd[46]
.sym 28346 soc.cpu.pcpi_mul.rdx[46]
.sym 28347 soc.cpu.pcpi_mul.rd[46]
.sym 28348 soc.cpu.pcpi_mul.rs1[0]
.sym 28349 soc.cpu.pcpi_mul.rs2[46]
.sym 28352 soc.cpu.pcpi_mul.rs2[6]
.sym 28353 soc.cpu.pcpi_mul.rs1[0]
.sym 28354 soc.cpu.pcpi_mul.rdx[6]
.sym 28355 soc.cpu.pcpi_mul.rd[6]
.sym 28358 soc.cpu.pcpi_mul.rdx[6]
.sym 28359 soc.cpu.pcpi_mul.rd[6]
.sym 28360 soc.cpu.pcpi_mul.rs1[0]
.sym 28361 soc.cpu.pcpi_mul.rs2[6]
.sym 28364 soc.cpu.pcpi_mul.rdx[47]
.sym 28365 soc.cpu.pcpi_mul.rd[47]
.sym 28366 soc.cpu.pcpi_mul.rs1[0]
.sym 28367 soc.cpu.pcpi_mul.rs2[47]
.sym 28370 $false
.sym 28371 $false
.sym 28372 $false
.sym 28373 $false
.sym 28376 soc.cpu.pcpi_mul.mul_waiting$2
.sym 28377 soc.cpu.pcpi_mul.rs2[46]
.sym 28378 soc.cpu.pcpi_mul.instr_mulh
.sym 28379 soc.cpu.reg_op2[31]
.sym 28380 resetn$2
.sym 28381 clk_16mhz$2$2
.sym 28382 $false
.sym 28383 soc.cpu.pcpi_mul.rs1[42]
.sym 28384 soc.cpu.pcpi_mul.rs1[40]
.sym 28385 soc.cpu.pcpi_mul.rs1[41]
.sym 28475 $false
.sym 28476 $false
.sym 28477 $false
.sym 28478 $false
.sym 28503 resetn$2
.sym 28504 clk_16mhz$2$2
.sym 28505 $false
.sym 28551 $true$2
.sym 28681 soc.spimemio.din_tag[1]
.sym 28682 $false
.sym 28683 $false
.sym 28684 $false
.sym 28727 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 28728 clk_16mhz$2$2
.sym 28729 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 28844 $false
.sym 28845 $abc$61060$new_n4989_
.sym 28846 $abc$61060$techmap\soc.spimemio.$logic_or$spimemio.v:350$85_Y_new_inv_
.sym 28847 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 28850 soc.spimemio.state[0]
.sym 28851 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 28852 soc.spimemio.state[3]
.sym 28853 soc.spimemio.state[2]
.sym 28856 $false
.sym 28857 $abc$61060$new_n5032_
.sym 28858 soc.spimemio.state[1]
.sym 28859 soc.spimemio.state[0]
.sym 28868 $false
.sym 28869 $abc$61060$new_n5038_
.sym 28870 soc.spimemio.din_tag[0]
.sym 28871 $abc$61060$new_n5029_
.sym 28880 $false
.sym 28881 $false
.sym 28882 soc.spimemio.din_tag[3]
.sym 28883 $abc$61060$new_n5029_
.sym 28886 $false
.sym 28887 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_
.sym 28888 soc.spimemio.din_tag[1]
.sym 28889 $abc$61060$new_n5029_
.sym 28890 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909
.sym 28891 clk_16mhz$2$2
.sym 28892 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 28973 $false
.sym 28974 $false
.sym 28975 soc.spimemio.state[0]
.sym 28976 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_
.sym 28979 $false
.sym 28980 $false
.sym 28981 $false
.sym 28982 soc.spimemio.xfer_resetn
.sym 28985 $false
.sym 28986 $false
.sym 28987 soc.spimemio.state[2]
.sym 28988 soc.spimemio.state[3]
.sym 28991 soc.spimemio.state[2]
.sym 28992 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 28993 soc.spimemio.state[0]
.sym 28994 soc.spimemio.state[3]
.sym 28997 $false
.sym 28998 soc.spimemio.state[1]
.sym 28999 soc.spimemio.state[0]
.sym 29000 $abc$61060$new_n5032_
.sym 29003 $abc$61060$new_n4984_
.sym 29004 soc.spimemio.state[0]
.sym 29005 $abc$61060$new_n4967_
.sym 29006 soc.spimemio.state[1]
.sym 29009 soc.spimemio.din_tag[0]
.sym 29010 $false
.sym 29011 $false
.sym 29012 $false
.sym 29013 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 29014 clk_16mhz$2$2
.sym 29015 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 29090 $false
.sym 29091 $abc$61060$new_n5015_
.sym 29092 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 29093 soc.cpu.mem_addr[10]
.sym 29114 $false
.sym 29115 $abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.sym 29116 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 29117 soc.spimemio.config_qspi
.sym 29143 soc.memory.rdata[1]
.sym 29213 $false
.sym 29214 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.sym 29215 $abc$61060$new_n3991_
.sym 29216 soc.cpu.mem_addr[3]
.sym 29219 soc.cpu.mem_valid
.sym 29220 soc.cpu.mem_addr[2]
.sym 29221 soc.cpu.mem_addr[1]
.sym 29222 soc.cpu.mem_addr[0]
.sym 29225 $false
.sym 29226 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.sym 29227 $abc$61060$new_n4004_
.sym 29228 soc.cpu.mem_addr[3]
.sym 29237 soc.cpu.mem_addr[7]
.sym 29238 soc.cpu.mem_addr[6]
.sym 29239 soc.cpu.mem_addr[5]
.sym 29240 soc.cpu.mem_addr[4]
.sym 29249 $false
.sym 29250 soc.cpu.mem_addr[1]
.sym 29251 soc.cpu.mem_addr[0]
.sym 29252 soc.cpu.mem_addr[2]
.sym 29255 soc.cpu.mem_valid
.sym 29256 soc.cpu.mem_addr[3]
.sym 29257 $abc$61060$new_n3991_
.sym 29258 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.sym 29266 soc.memory.rdata[0]
.sym 29336 $false
.sym 29337 $false
.sym 29338 soc.cpu.mem_valid
.sym 29339 $abc$61060$new_n3985_
.sym 29342 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.sym 29343 $abc$61060$new_n3992_
.sym 29344 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_
.sym 29345 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 29348 $abc$61060$auto$alumacc.cc:491:replace_alu$7235[31]
.sym 29349 $abc$61060$new_n4010_
.sym 29350 $abc$61060$new_n3992_
.sym 29351 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_
.sym 29354 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.sym 29355 $abc$61060$new_n4000_
.sym 29356 $abc$61060$new_n3992_
.sym 29357 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 29360 $abc$61060$auto$alumacc.cc:491:replace_alu$7219[31]
.sym 29361 soc.cpu.mem_valid
.sym 29362 $abc$61060$auto$rtlil.cc:1844:Not$7245_new_
.sym 29363 $abc$61060$new_n3985_
.sym 29366 $false
.sym 29367 $false
.sym 29368 soc.cpu.mem_addr[25]
.sym 29369 soc.cpu.mem_addr[24]
.sym 29372 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.sym 29373 $abc$61060$new_n4003_
.sym 29374 $abc$61060$new_n3992_
.sym 29375 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 29378 soc.spimemio.xfer.ibuffer[1]
.sym 29379 $false
.sym 29380 $false
.sym 29381 $false
.sym 29382 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 29383 clk_16mhz$2$2
.sym 29384 $false
.sym 29389 soc.memory.rdata[5]
.sym 29459 soc.cpu.mem_addr[26]
.sym 29460 soc.cpu.mem_addr[27]
.sym 29461 soc.cpu.mem_addr[25]
.sym 29462 soc.cpu.mem_addr[24]
.sym 29465 soc.cpu.mem_addr[19]
.sym 29466 soc.cpu.mem_addr[18]
.sym 29467 soc.cpu.mem_addr[17]
.sym 29468 soc.cpu.mem_addr[16]
.sym 29471 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_
.sym 29472 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 29473 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_
.sym 29474 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_
.sym 29483 $abc$61060$logic_and$hardware.v:122$8_Y_new_
.sym 29484 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_
.sym 29485 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 29486 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_
.sym 29489 $false
.sym 29490 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8546[0]_new_inv_
.sym 29491 $abc$61060$logic_and$hardware.v:122$8_Y_new_
.sym 29492 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 29495 $false
.sym 29496 $false
.sym 29497 soc.cpu.mem_addr[26]
.sym 29498 soc.cpu.mem_addr[27]
.sym 29501 soc.spimemio.xfer.ibuffer[1]
.sym 29502 $false
.sym 29503 $false
.sym 29504 $false
.sym 29505 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 29506 clk_16mhz$2$2
.sym 29507 $false
.sym 29512 soc.memory.rdata[4]
.sym 29582 $false
.sym 29583 $false
.sym 29584 soc.spimemio.valid
.sym 29585 $abc$61060$new_n4054_
.sym 29594 soc.cpu.reg_op2[5]
.sym 29595 $false
.sym 29596 $false
.sym 29597 $false
.sym 29612 soc.cpu.reg_op2[3]
.sym 29613 $false
.sym 29614 $false
.sym 29615 $false
.sym 29628 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 29629 clk_16mhz$2$2
.sym 29630 $false
.sym 29635 soc.memory.rdata[17]
.sym 29705 $abc$61060$new_n5809_
.sym 29706 soc.cpu.cpuregs_rs1[22]
.sym 29707 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22]
.sym 29708 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 29717 $abc$61060$new_n5809_
.sym 29718 soc.cpu.cpuregs_rs1[23]
.sym 29719 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23]
.sym 29720 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 29723 $abc$61060$new_n5809_
.sym 29724 soc.cpu.cpuregs_rs1[0]
.sym 29725 soc.cpu.timer[0]
.sym 29726 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 29729 $abc$61060$new_n5809_
.sym 29730 soc.cpu.cpuregs_rs1[29]
.sym 29731 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29]
.sym 29732 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 29735 $abc$61060$new_n5809_
.sym 29736 soc.cpu.cpuregs_rs1[30]
.sym 29737 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30]
.sym 29738 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 29747 $abc$61060$new_n5809_
.sym 29748 soc.cpu.cpuregs_rs1[10]
.sym 29749 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10]
.sym 29750 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 29751 $true
.sym 29752 clk_16mhz$2$2
.sym 29753 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 29758 soc.memory.rdata[16]
.sym 29828 soc.cpu.timer[5]
.sym 29829 soc.cpu.instr_timer
.sym 29830 soc.cpu.irq_mask[5]
.sym 29831 soc.cpu.instr_maskirq
.sym 29834 $false
.sym 29835 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27186[0]_new_inv_
.sym 29836 soc.cpu.cpuregs_rs1[5]
.sym 29837 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 29840 $false
.sym 29841 resetn$2
.sym 29842 soc.cpu.irq_state[1]
.sym 29843 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 29846 soc.cpu.timer[18]
.sym 29847 soc.cpu.instr_timer
.sym 29848 soc.cpu.irq_mask[18]
.sym 29849 soc.cpu.instr_maskirq
.sym 29852 soc.cpu.timer[10]
.sym 29853 soc.cpu.instr_timer
.sym 29854 soc.cpu.irq_mask[10]
.sym 29855 soc.cpu.instr_maskirq
.sym 29858 $abc$61060$new_n4054_
.sym 29859 soc.spimemio.valid
.sym 29860 soc.memory.rdata[17]
.sym 29861 soc.ram_ready
.sym 29864 soc.cpu.cpuregs_rs1[6]
.sym 29865 $false
.sym 29866 $false
.sym 29867 $false
.sym 29870 soc.cpu.cpuregs_rs1[15]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29874 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 29875 clk_16mhz$2$2
.sym 29876 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 29877 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[15]
.sym 29878 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[14]
.sym 29879 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[13]
.sym 29880 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[12]
.sym 29881 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[11]
.sym 29882 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[10]
.sym 29883 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[9]
.sym 29884 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[8]
.sym 29951 $false
.sym 29952 $false
.sym 29953 soc.cpu.irq_pending[30]
.sym 29954 soc.cpu.irq_mask[30]
.sym 29957 $false
.sym 29958 $false
.sym 29959 iomem_rdata[1]
.sym 29960 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 29963 $false
.sym 29964 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 29965 soc.cpu.irq_state[1]
.sym 29966 soc.cpu.irq_mask[2]
.sym 29969 $false
.sym 29970 $false
.sym 29971 soc.cpu.irq_pending[4]
.sym 29972 soc.cpu.irq_mask[4]
.sym 29975 $false
.sym 29976 $false
.sym 29977 $abc$61060$auto$rtlil.cc:1844:Not$7245_new_
.sym 29978 $abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.sym 29981 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27207[0]_new_inv_
.sym 29982 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[2]_new_
.sym 29983 soc.cpu.cpuregs_rs1[2]
.sym 29984 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 29987 soc.cpu.timer[15]
.sym 29988 soc.cpu.instr_timer
.sym 29989 soc.cpu.irq_mask[15]
.sym 29990 soc.cpu.instr_maskirq
.sym 29993 $false
.sym 29994 $false
.sym 29995 soc.cpu.irq_mask[4]
.sym 29996 soc.cpu.irq_pending[4]
.sym 29997 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 29998 clk_16mhz$2$2
.sym 29999 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 30000 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[7]
.sym 30001 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[6]
.sym 30002 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[5]
.sym 30003 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[4]
.sym 30004 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[3]
.sym 30005 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[2]
.sym 30006 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[1]
.sym 30007 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[0]
.sym 30074 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30075 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30076 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9]
.sym 30077 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[9]
.sym 30080 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30081 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30082 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14]
.sym 30083 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[14]
.sym 30086 $false
.sym 30087 $abc$61060$new_n7312_
.sym 30088 soc.cpu.cpuregs_rs1[11]
.sym 30089 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 30092 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30093 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30094 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12]
.sym 30095 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[12]
.sym 30098 $false
.sym 30099 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[0]_new_inv_
.sym 30100 $abc$61060$new_n7311_
.sym 30101 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[11]_new_
.sym 30104 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30105 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30106 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13]
.sym 30107 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[13]
.sym 30110 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30111 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30112 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1]
.sym 30113 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[1]
.sym 30116 soc.cpu.cpuregs.wdata[19]
.sym 30117 $false
.sym 30118 $false
.sym 30119 $false
.sym 30120 $true
.sym 30121 clk_16mhz$2$2
.sym 30122 $false
.sym 30123 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[15]
.sym 30124 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[14]
.sym 30125 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[13]
.sym 30126 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[12]
.sym 30127 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[11]
.sym 30128 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[10]
.sym 30129 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[9]
.sym 30130 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[8]
.sym 30197 $false
.sym 30198 $false
.sym 30199 soc.cpu.irq_pending[13]
.sym 30200 soc.cpu.irq_mask[13]
.sym 30203 $false
.sym 30204 $false
.sym 30205 soc.cpu.irq_pending[12]
.sym 30206 soc.cpu.irq_mask[12]
.sym 30209 $false
.sym 30210 $false
.sym 30211 soc.cpu.irq_mask[14]
.sym 30212 soc.cpu.irq_pending[14]
.sym 30215 $false
.sym 30216 $false
.sym 30217 soc.cpu.irq_mask[24]
.sym 30218 soc.cpu.irq_pending[24]
.sym 30221 $false
.sym 30222 $false
.sym 30223 soc.cpu.irq_mask[13]
.sym 30224 soc.cpu.irq_pending[13]
.sym 30227 $false
.sym 30228 $false
.sym 30229 soc.cpu.irq_mask[27]
.sym 30230 soc.cpu.irq_pending[27]
.sym 30233 $false
.sym 30234 $false
.sym 30235 soc.cpu.irq_mask[12]
.sym 30236 soc.cpu.irq_pending[12]
.sym 30239 $false
.sym 30240 $false
.sym 30241 soc.cpu.irq_mask[25]
.sym 30242 soc.cpu.irq_pending[25]
.sym 30243 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 30244 clk_16mhz$2$2
.sym 30245 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 30246 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[7]
.sym 30247 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[6]
.sym 30248 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[5]
.sym 30249 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[4]
.sym 30250 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[3]
.sym 30251 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[2]
.sym 30252 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[1]
.sym 30253 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[0]
.sym 30320 $abc$61060$new_n6992_
.sym 30321 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 30322 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9]
.sym 30323 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[9]
.sym 30326 $false
.sym 30327 $false
.sym 30328 soc.cpu.irq_pending[25]
.sym 30329 soc.cpu.irq_mask[25]
.sym 30332 soc.cpu.cpu_state[2]
.sym 30333 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27189_new_inv_
.sym 30334 $abc$61060$new_n7239_
.sym 30335 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[5]_new_
.sym 30338 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30339 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30340 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11]
.sym 30341 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[11]
.sym 30344 $false
.sym 30345 $false
.sym 30346 soc.cpu.irq_pending[14]
.sym 30347 soc.cpu.irq_mask[14]
.sym 30350 soc.cpu.cpu_state[2]
.sym 30351 $abc$61060$new_n7356_
.sym 30352 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27116[0]_new_inv_
.sym 30353 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[15]_new_
.sym 30356 soc.cpu.cpuregs_rs1[26]
.sym 30357 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 30358 soc.cpu.irq_mask[26]
.sym 30359 soc.cpu.instr_maskirq
.sym 30362 soc.spimemio.xfer.ibuffer[2]
.sym 30363 $false
.sym 30364 $false
.sym 30365 $false
.sym 30366 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 30367 clk_16mhz$2$2
.sym 30368 $false
.sym 30369 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[15]
.sym 30370 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[14]
.sym 30371 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[13]
.sym 30372 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[12]
.sym 30373 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[11]
.sym 30374 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[10]
.sym 30375 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[9]
.sym 30376 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[8]
.sym 30455 $abc$61060$new_n6992_
.sym 30456 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 30457 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12]
.sym 30458 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[12]
.sym 30461 $abc$61060$new_n6992_
.sym 30462 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 30463 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11]
.sym 30464 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[11]
.sym 30467 soc.cpu.cpuregs.wdata[6]
.sym 30468 $false
.sym 30469 $false
.sym 30470 $false
.sym 30473 soc.cpu.cpuregs.wdata[28]
.sym 30474 $false
.sym 30475 $false
.sym 30476 $false
.sym 30479 soc.cpu.cpuregs.wdata[8]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30485 soc.cpu.cpuregs.wdata[27]
.sym 30486 $false
.sym 30487 $false
.sym 30488 $false
.sym 30489 $true
.sym 30490 clk_16mhz$2$2
.sym 30491 $false
.sym 30492 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[7]
.sym 30493 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[6]
.sym 30494 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[5]
.sym 30495 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[4]
.sym 30496 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[3]
.sym 30497 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[2]
.sym 30498 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[1]
.sym 30499 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[0]
.sym 30566 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30567 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30568 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[2]
.sym 30569 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2]
.sym 30572 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30573 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30574 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10]
.sym 30575 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[10]
.sym 30578 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30579 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30580 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5]
.sym 30581 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[5]
.sym 30584 $false
.sym 30585 $false
.sym 30586 soc.cpu.mem_wstrb[2]
.sym 30587 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 30590 $abc$61060$new_n7471_
.sym 30591 $abc$61060$new_n7470_
.sym 30592 soc.cpu.instr_timer
.sym 30593 soc.cpu.timer[26]
.sym 30596 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 30597 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 30598 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15]
.sym 30599 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[15]
.sym 30602 soc.cpu.cpuregs.wdata[3]
.sym 30603 $false
.sym 30604 $false
.sym 30605 $false
.sym 30608 soc.cpu.cpuregs.wdata[1]
.sym 30609 $false
.sym 30610 $false
.sym 30611 $false
.sym 30612 $true
.sym 30613 clk_16mhz$2$2
.sym 30614 $false
.sym 30615 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[15]
.sym 30616 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[14]
.sym 30617 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[13]
.sym 30618 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[12]
.sym 30619 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[11]
.sym 30620 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[10]
.sym 30621 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[9]
.sym 30622 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[8]
.sym 30707 $false
.sym 30708 resetn$2
.sym 30709 soc.cpu.mem_wstrb[0]
.sym 30710 $abc$61060$new_n5298_
.sym 30713 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 30714 $abc$61060$new_n4054_
.sym 30715 soc.spimemio.valid
.sym 30716 soc.spimemio.rdata[22]
.sym 30719 soc.cpu.mem_wdata[22]
.sym 30720 $false
.sym 30721 $false
.sym 30722 $false
.sym 30725 soc.cpu.mem_wdata[19]
.sym 30726 $false
.sym 30727 $false
.sym 30728 $false
.sym 30735 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.sym 30736 clk_16mhz$2$2
.sym 30737 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 30738 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[7]
.sym 30739 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[6]
.sym 30740 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[5]
.sym 30741 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[4]
.sym 30742 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[3]
.sym 30743 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[2]
.sym 30744 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[1]
.sym 30745 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[0]
.sym 30812 $false
.sym 30813 resetn$2
.sym 30814 soc.cpu.mem_wstrb[1]
.sym 30815 $abc$61060$new_n5298_
.sym 30818 $abc$61060$new_n6992_
.sym 30819 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 30820 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3]
.sym 30821 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[3]
.sym 30836 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 30837 $abc$61060$new_n4054_
.sym 30838 soc.spimemio.valid
.sym 30839 soc.spimemio.rdata[5]
.sym 30842 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 30843 soc.spimemio.valid
.sym 30844 $abc$61060$new_n4012_
.sym 30845 soc.spimemio.rdata[6]
.sym 30848 soc.cpu.cpuregs.wdata[10]
.sym 30849 $false
.sym 30850 $false
.sym 30851 $false
.sym 30854 soc.cpu.cpuregs.wdata[15]
.sym 30855 $false
.sym 30856 $false
.sym 30857 $false
.sym 30858 $true
.sym 30859 clk_16mhz$2$2
.sym 30860 $false
.sym 30865 soc.memory.rdata[21]
.sym 30941 $false
.sym 30942 $false
.sym 30943 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 30944 iomem_rdata[6]
.sym 30947 $false
.sym 30948 $false
.sym 30949 soc.ram_ready
.sym 30950 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 30959 $false
.sym 30960 resetn$2
.sym 30961 soc.cpu.mem_wstrb[2]
.sym 30962 $abc$61060$new_n5298_
.sym 30965 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 30966 $abc$61060$new_n4054_
.sym 30967 soc.spimemio.valid
.sym 30968 soc.spimemio.rdata[21]
.sym 30977 soc.spimemio.buffer[15]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 30982 clk_16mhz$2$2
.sym 30983 $false
.sym 30988 soc.memory.rdata[20]
.sym 31064 $abc$61060$new_n4054_
.sym 31065 soc.spimemio.valid
.sym 31066 soc.memory.rdata[22]
.sym 31067 soc.ram_ready
.sym 31076 soc.cpu.mem_wdata[1]
.sym 31077 $false
.sym 31078 $false
.sym 31079 $false
.sym 31088 soc.cpu.mem_wdata[6]
.sym 31089 $false
.sym 31090 $false
.sym 31091 $false
.sym 31094 soc.cpu.mem_wdata[3]
.sym 31095 $false
.sym 31096 $false
.sym 31097 $false
.sym 31104 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 31105 clk_16mhz$2$2
.sym 31106 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 31111 soc.memory.rdata[19]
.sym 31181 $false
.sym 31182 $false
.sym 31183 iomem_rdata[31]
.sym 31184 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 31187 soc.cpu.mem_wdata[16]
.sym 31188 $false
.sym 31189 $false
.sym 31190 $false
.sym 31199 soc.cpu.mem_wdata[18]
.sym 31200 $false
.sym 31201 $false
.sym 31202 $false
.sym 31211 soc.cpu.mem_wdata[21]
.sym 31212 $false
.sym 31213 $false
.sym 31214 $false
.sym 31227 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 31228 clk_16mhz$2$2
.sym 31229 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 31234 soc.memory.rdata[18]
.sym 31310 $false
.sym 31311 $false
.sym 31312 soc.cpu.mem_state[0]
.sym 31313 soc.cpu.mem_state[1]
.sym 31316 $false
.sym 31317 $false
.sym 31318 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 31319 iomem_rdata[28]
.sym 31334 $false
.sym 31335 $false
.sym 31336 iomem_rdata[19]
.sym 31337 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 31340 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 31341 $false
.sym 31342 $false
.sym 31343 $false
.sym 31350 $true
.sym 31351 clk_16mhz$2$2
.sym 31352 $false
.sym 31357 soc.memory.rdata[23]
.sym 31427 $false
.sym 31428 $false
.sym 31429 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 31430 iomem_rdata[13]
.sym 31439 $abc$61060$new_n5297_
.sym 31440 clock.counterO[23]
.sym 31441 gpio[23]
.sym 31442 $abc$61060$new_n5292_
.sym 31445 $abc$61060$new_n5297_
.sym 31446 clock.counterO[13]
.sym 31447 gpio[13]
.sym 31448 $abc$61060$new_n5292_
.sym 31451 $abc$61060$new_n5297_
.sym 31452 clock.counterO[19]
.sym 31453 gpio[19]
.sym 31454 $abc$61060$new_n5292_
.sym 31457 $abc$61060$new_n5297_
.sym 31458 clock.counterO[3]
.sym 31459 gpio[3]
.sym 31460 $abc$61060$new_n5292_
.sym 31463 $abc$61060$new_n5297_
.sym 31464 clock.counterO[10]
.sym 31465 gpio[10]
.sym 31466 $abc$61060$new_n5292_
.sym 31473 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 31474 clk_16mhz$2$2
.sym 31475 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 31480 soc.memory.rdata[22]
.sym 31550 $false
.sym 31551 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31552 soc.cpu.reg_op2[9]
.sym 31553 soc.cpu.pcpi_mul.rs2[8]
.sym 31562 $false
.sym 31563 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31564 soc.cpu.reg_op2[5]
.sym 31565 soc.cpu.pcpi_mul.rs2[4]
.sym 31568 $false
.sym 31569 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31570 soc.cpu.reg_op2[6]
.sym 31571 soc.cpu.pcpi_mul.rs2[5]
.sym 31580 $false
.sym 31581 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31582 soc.cpu.reg_op2[8]
.sym 31583 soc.cpu.pcpi_mul.rs2[7]
.sym 31586 $false
.sym 31587 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31588 soc.cpu.reg_op2[7]
.sym 31589 soc.cpu.pcpi_mul.rs2[6]
.sym 31596 resetn$2
.sym 31597 clk_16mhz$2$2
.sym 31598 $false
.sym 31679 soc.cpu.pcpi_mul.rs2[18]
.sym 31680 soc.cpu.pcpi_mul.rs1[0]
.sym 31681 soc.cpu.pcpi_mul.rdx[18]
.sym 31682 soc.cpu.pcpi_mul.rd[18]
.sym 31685 soc.cpu.pcpi_mul.rdx[18]
.sym 31686 soc.cpu.pcpi_mul.rd[18]
.sym 31687 soc.cpu.pcpi_mul.rs1[0]
.sym 31688 soc.cpu.pcpi_mul.rs2[18]
.sym 31691 soc.cpu.pcpi_mul.rs2[19]
.sym 31692 soc.cpu.pcpi_mul.rs1[0]
.sym 31693 soc.cpu.pcpi_mul.rdx[19]
.sym 31694 soc.cpu.pcpi_mul.rd[19]
.sym 31709 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 31710 soc.cpu.pcpi_div.pcpi_wr
.sym 31711 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 31712 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 31715 $false
.sym 31716 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 31717 soc.cpu.pcpi_mul.rd[18]
.sym 31718 soc.cpu.pcpi_mul.rd[50]
.sym 31719 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 31720 clk_16mhz$2$2
.sym 31721 $false
.sym 31758 $false
.sym 31795 $auto$maccmap.cc:240:synth$23607.C[2]
.sym 31797 $abc$61060$auto$maccmap.cc:111:fulladd$23604[1]
.sym 31798 $abc$61060$auto$maccmap.cc:112:fulladd$23605[0]
.sym 31801 $auto$maccmap.cc:240:synth$23607.C[3]
.sym 31802 $false
.sym 31803 $abc$61060$auto$maccmap.cc:111:fulladd$23604[2]
.sym 31804 $abc$61060$auto$maccmap.cc:112:fulladd$23605[1]
.sym 31805 $auto$maccmap.cc:240:synth$23607.C[2]
.sym 31807 $auto$maccmap.cc:240:synth$23607.C[4]
.sym 31808 $false
.sym 31809 $abc$61060$auto$maccmap.cc:111:fulladd$23604[3]
.sym 31810 $abc$61060$auto$maccmap.cc:112:fulladd$23605[2]
.sym 31811 $auto$maccmap.cc:240:synth$23607.C[3]
.sym 31814 $false
.sym 31815 $false
.sym 31816 $abc$61060$auto$maccmap.cc:112:fulladd$23605[3]
.sym 31817 $auto$maccmap.cc:240:synth$23607.C[4]
.sym 31820 $false
.sym 31821 $abc$61060$auto$maccmap.cc:111:fulladd$23604[1]
.sym 31822 $abc$61060$auto$maccmap.cc:112:fulladd$23605[0]
.sym 31823 $false
.sym 31838 soc.cpu.pcpi_mul.rdx[24]
.sym 31839 soc.cpu.pcpi_mul.rd[24]
.sym 31840 soc.cpu.pcpi_mul.rs1[0]
.sym 31841 soc.cpu.pcpi_mul.rs2[24]
.sym 31842 resetn$2
.sym 31843 clk_16mhz$2$2
.sym 31844 soc.cpu.pcpi_mul.mul_waiting$2
.sym 31931 soc.cpu.pcpi_mul.rs2[16]
.sym 31932 soc.cpu.pcpi_mul.rs1[0]
.sym 31933 soc.cpu.pcpi_mul.rdx[16]
.sym 31934 soc.cpu.pcpi_mul.rd[16]
.sym 31937 soc.cpu.pcpi_mul.rs2[28]
.sym 31938 soc.cpu.pcpi_mul.rs1[0]
.sym 31939 soc.cpu.pcpi_mul.rdx[28]
.sym 31940 soc.cpu.pcpi_mul.rd[28]
.sym 31943 soc.cpu.pcpi_mul.rdx[31]
.sym 31944 soc.cpu.pcpi_mul.rd[31]
.sym 31945 soc.cpu.pcpi_mul.rs1[0]
.sym 31946 soc.cpu.pcpi_mul.rs2[31]
.sym 31949 soc.cpu.pcpi_mul.rs2[31]
.sym 31950 soc.cpu.pcpi_mul.rs1[0]
.sym 31951 soc.cpu.pcpi_mul.rdx[31]
.sym 31952 soc.cpu.pcpi_mul.rd[31]
.sym 31955 soc.cpu.pcpi_mul.rdx[28]
.sym 31956 soc.cpu.pcpi_mul.rd[28]
.sym 31957 soc.cpu.pcpi_mul.rs1[0]
.sym 31958 soc.cpu.pcpi_mul.rs2[28]
.sym 31961 soc.cpu.pcpi_mul.rdx[16]
.sym 31962 soc.cpu.pcpi_mul.rd[16]
.sym 31963 soc.cpu.pcpi_mul.rs1[0]
.sym 31964 soc.cpu.pcpi_mul.rs2[16]
.sym 31965 resetn$2
.sym 31966 clk_16mhz$2$2
.sym 31967 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32042 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 32043 soc.cpu.pcpi_div.pcpi_wr
.sym 32044 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 32045 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 32048 soc.cpu.pcpi_mul.rs2[60]
.sym 32049 soc.cpu.pcpi_mul.rs1[0]
.sym 32050 soc.cpu.pcpi_mul.rdx[60]
.sym 32051 soc.cpu.pcpi_mul.rd[60]
.sym 32054 $false
.sym 32055 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 32056 soc.cpu.pcpi_mul.rd[5]
.sym 32057 soc.cpu.pcpi_mul.rd[37]
.sym 32060 $false
.sym 32061 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 32062 soc.cpu.pcpi_mul.rd[11]
.sym 32063 soc.cpu.pcpi_mul.rd[43]
.sym 32072 $false
.sym 32073 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 32074 soc.cpu.pcpi_mul.rd[7]
.sym 32075 soc.cpu.pcpi_mul.rd[39]
.sym 32084 $false
.sym 32085 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 32086 soc.cpu.pcpi_mul.rd[28]
.sym 32087 soc.cpu.pcpi_mul.rd[60]
.sym 32088 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 32089 clk_16mhz$2$2
.sym 32090 $false
.sym 32165 $false
.sym 32166 $false
.sym 32167 $false
.sym 32168 $false
.sym 32183 $false
.sym 32184 $false
.sym 32185 $false
.sym 32186 $false
.sym 32201 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32202 soc.cpu.pcpi_mul.rs2[55]
.sym 32203 soc.cpu.pcpi_mul.instr_mulh
.sym 32204 soc.cpu.reg_op2[31]
.sym 32211 resetn$2
.sym 32212 clk_16mhz$2$2
.sym 32213 $false
.sym 32312 soc.cpu.pcpi_mul.rs2[45]
.sym 32313 soc.cpu.pcpi_mul.rs1[0]
.sym 32314 soc.cpu.pcpi_mul.rdx[45]
.sym 32315 soc.cpu.pcpi_mul.rd[45]
.sym 32318 soc.cpu.pcpi_mul.rdx[45]
.sym 32319 soc.cpu.pcpi_mul.rd[45]
.sym 32320 soc.cpu.pcpi_mul.rs1[0]
.sym 32321 soc.cpu.pcpi_mul.rs2[45]
.sym 32324 $false
.sym 32325 $false
.sym 32326 $false
.sym 32327 $false
.sym 32330 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32331 soc.cpu.pcpi_mul.rs2[45]
.sym 32332 soc.cpu.pcpi_mul.instr_mulh
.sym 32333 soc.cpu.reg_op2[31]
.sym 32334 resetn$2
.sym 32335 clk_16mhz$2$2
.sym 32336 $false
.sym 32417 $false
.sym 32418 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32419 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 32420 soc.cpu.pcpi_mul.rs1[40]
.sym 32423 $false
.sym 32424 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32425 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 32426 soc.cpu.pcpi_mul.rs1[38]
.sym 32429 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32430 soc.cpu.pcpi_mul.rs2[54]
.sym 32431 soc.cpu.pcpi_mul.instr_mulh
.sym 32432 soc.cpu.reg_op2[31]
.sym 32435 $false
.sym 32436 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32437 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 32438 soc.cpu.pcpi_mul.rs1[37]
.sym 32441 $false
.sym 32442 $false
.sym 32443 $false
.sym 32444 $false
.sym 32447 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32448 soc.cpu.pcpi_mul.rs2[53]
.sym 32449 soc.cpu.pcpi_mul.instr_mulh
.sym 32450 soc.cpu.reg_op2[31]
.sym 32453 $false
.sym 32454 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32455 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 32456 soc.cpu.pcpi_mul.rs1[39]
.sym 32457 resetn$2
.sym 32458 clk_16mhz$2$2
.sym 32459 $false
.sym 32534 $false
.sym 32535 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32536 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 32537 soc.cpu.pcpi_mul.rs1[43]
.sym 32540 $false
.sym 32541 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32542 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 32543 soc.cpu.pcpi_mul.rs1[41]
.sym 32546 $false
.sym 32547 soc.cpu.pcpi_mul.mul_waiting$2
.sym 32548 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 32549 soc.cpu.pcpi_mul.rs1[42]
.sym 32580 resetn$2
.sym 32581 clk_16mhz$2$2
.sym 32582 $false
.sym 32686 soc.spimemio.din_tag[2]
.sym 32759 $abc$61060$new_n5034_
.sym 32760 $abc$61060$new_n5038_
.sym 32761 $abc$61060$new_n5984_
.sym 32762 $abc$61060$new_n5982_
.sym 32763 $abc$61060$new_n5989_
.sym 32764 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_
.sym 32765 soc.spimemio.state[1]
.sym 32766 soc.spimemio.state[2]
.sym 32897 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909
.sym 32898 $abc$61060$new_n5990_
.sym 32900 $abc$61060$new_n5993_
.sym 32901 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_
.sym 32902 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833
.sym 32903 $abc$61060$new_n5985_
.sym 32904 soc.spimemio.state[3]
.sym 32999 $abc$61060$new_n5013_
.sym 33000 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 33001 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 33002 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 33003 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 33004 $abc$61060$new_n4992_
.sym 33005 $abc$61060$new_n5012_
.sym 33006 soc.spimemio.din_data[2]
.sym 33101 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46905
.sym 33102 $abc$61060$techmap\soc.spimemio.$procmux$6266_Y
.sym 33103 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.sym 33104 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[2]_new_
.sym 33105 $abc$61060$new_n5015_
.sym 33106 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 33107 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.sym 33108 soc.spimemio.din_rd
.sym 33204 $abc$61060$new_n4053_
.sym 33205 $abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.sym 33207 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.sym 33208 $abc$61060$new_n4072_
.sym 33210 soc.spimemio.rdata[1]
.sym 33211 $undef
.sym 33212 $undef
.sym 33213 $undef
.sym 33214 $undef
.sym 33215 $undef
.sym 33216 $undef
.sym 33217 $undef
.sym 33218 $undef
.sym 33219 soc.cpu.mem_addr[2]
.sym 33220 soc.cpu.mem_addr[3]
.sym 33221 soc.cpu.mem_addr[12]
.sym 33222 soc.cpu.mem_addr[4]
.sym 33223 soc.cpu.mem_addr[5]
.sym 33224 soc.cpu.mem_addr[6]
.sym 33225 soc.cpu.mem_addr[7]
.sym 33226 soc.cpu.mem_addr[8]
.sym 33227 soc.cpu.mem_addr[9]
.sym 33228 soc.cpu.mem_addr[10]
.sym 33229 soc.cpu.mem_addr[11]
.sym 33230 clk_16mhz$2$2
.sym 33231 $true
.sym 33232 $true$2
.sym 33233 $undef
.sym 33234 soc.cpu.mem_wdata[1]
.sym 33235 $undef
.sym 33236 $undef
.sym 33237 $undef
.sym 33238 $undef
.sym 33239 $undef
.sym 33240 $undef
.sym 33307 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 33312 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.sym 33313 $undef
.sym 33314 $undef
.sym 33315 $undef
.sym 33316 $undef
.sym 33317 $undef
.sym 33318 $undef
.sym 33319 $undef
.sym 33320 $undef
.sym 33321 soc.cpu.mem_addr[2]
.sym 33322 soc.cpu.mem_addr[3]
.sym 33323 soc.cpu.mem_addr[12]
.sym 33324 soc.cpu.mem_addr[4]
.sym 33325 soc.cpu.mem_addr[5]
.sym 33326 soc.cpu.mem_addr[6]
.sym 33327 soc.cpu.mem_addr[7]
.sym 33328 soc.cpu.mem_addr[8]
.sym 33329 soc.cpu.mem_addr[9]
.sym 33330 soc.cpu.mem_addr[10]
.sym 33331 soc.cpu.mem_addr[11]
.sym 33332 clk_16mhz$2$2
.sym 33333 soc.memory.wen[0]
.sym 33334 $undef
.sym 33335 $undef
.sym 33336 $undef
.sym 33337 soc.cpu.mem_wdata[0]
.sym 33338 $undef
.sym 33339 $undef
.sym 33340 $undef
.sym 33341 $undef
.sym 33342 $true$2
.sym 33407 $abc$61060$new_n4334_
.sym 33409 soc.spimemio.rdata[20]
.sym 33411 soc.spimemio.rdata[17]
.sym 33415 $undef
.sym 33416 $undef
.sym 33417 $undef
.sym 33418 $undef
.sym 33419 $undef
.sym 33420 $undef
.sym 33421 $undef
.sym 33422 $undef
.sym 33423 soc.cpu.mem_addr[2]
.sym 33424 soc.cpu.mem_addr[3]
.sym 33425 soc.cpu.mem_addr[12]
.sym 33426 soc.cpu.mem_addr[4]
.sym 33427 soc.cpu.mem_addr[5]
.sym 33428 soc.cpu.mem_addr[6]
.sym 33429 soc.cpu.mem_addr[7]
.sym 33430 soc.cpu.mem_addr[8]
.sym 33431 soc.cpu.mem_addr[9]
.sym 33432 soc.cpu.mem_addr[10]
.sym 33433 soc.cpu.mem_addr[11]
.sym 33434 clk_16mhz$2$2
.sym 33435 $true
.sym 33436 $true$2
.sym 33437 $undef
.sym 33438 soc.cpu.mem_wdata[5]
.sym 33439 $undef
.sym 33440 $undef
.sym 33441 $undef
.sym 33442 $undef
.sym 33443 $undef
.sym 33444 $undef
.sym 33509 $abc$61060$techmap\soc.cpu.$1\next_irq_pending[0:0]_new_inv_
.sym 33510 $abc$61060$new_n4079_
.sym 33515 soc.cpu.irq_mask[18]
.sym 33516 soc.cpu.irq_mask[10]
.sym 33517 $undef
.sym 33518 $undef
.sym 33519 $undef
.sym 33520 $undef
.sym 33521 $undef
.sym 33522 $undef
.sym 33523 $undef
.sym 33524 $undef
.sym 33525 soc.cpu.mem_addr[2]
.sym 33526 soc.cpu.mem_addr[3]
.sym 33527 soc.cpu.mem_addr[12]
.sym 33528 soc.cpu.mem_addr[4]
.sym 33529 soc.cpu.mem_addr[5]
.sym 33530 soc.cpu.mem_addr[6]
.sym 33531 soc.cpu.mem_addr[7]
.sym 33532 soc.cpu.mem_addr[8]
.sym 33533 soc.cpu.mem_addr[9]
.sym 33534 soc.cpu.mem_addr[10]
.sym 33535 soc.cpu.mem_addr[11]
.sym 33536 clk_16mhz$2$2
.sym 33537 soc.memory.wen[0]
.sym 33538 $undef
.sym 33539 $undef
.sym 33540 $undef
.sym 33541 soc.cpu.mem_wdata[4]
.sym 33542 $undef
.sym 33543 $undef
.sym 33544 $undef
.sym 33545 $undef
.sym 33546 $true$2
.sym 33611 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[18]_new_
.sym 33612 soc.cpu.mem_rdata[17]
.sym 33613 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27102[0]_new_inv_
.sym 33614 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 33615 $abc$61060$new_n7389_
.sym 33617 soc.cpu.irq_pending[0]
.sym 33619 $undef
.sym 33620 $undef
.sym 33621 $undef
.sym 33622 $undef
.sym 33623 $undef
.sym 33624 $undef
.sym 33625 $undef
.sym 33626 $undef
.sym 33627 soc.cpu.mem_addr[2]
.sym 33628 soc.cpu.mem_addr[3]
.sym 33629 soc.cpu.mem_addr[12]
.sym 33630 soc.cpu.mem_addr[4]
.sym 33631 soc.cpu.mem_addr[5]
.sym 33632 soc.cpu.mem_addr[6]
.sym 33633 soc.cpu.mem_addr[7]
.sym 33634 soc.cpu.mem_addr[8]
.sym 33635 soc.cpu.mem_addr[9]
.sym 33636 soc.cpu.mem_addr[10]
.sym 33637 soc.cpu.mem_addr[11]
.sym 33638 clk_16mhz$2$2
.sym 33639 $true
.sym 33640 $true$2
.sym 33641 $undef
.sym 33642 soc.cpu.mem_wdata[17]
.sym 33643 $undef
.sym 33644 $undef
.sym 33645 $undef
.sym 33646 $undef
.sym 33647 $undef
.sym 33648 $undef
.sym 33713 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[0]_new_inv_
.sym 33714 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27207[0]_new_inv_
.sym 33715 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27102[1]_new_
.sym 33716 soc.memory.wen[0]
.sym 33717 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[17]_new_inv_
.sym 33718 soc.cpu.irq_mask[3]
.sym 33721 $undef
.sym 33722 $undef
.sym 33723 $undef
.sym 33724 $undef
.sym 33725 $undef
.sym 33726 $undef
.sym 33727 $undef
.sym 33728 $undef
.sym 33729 soc.cpu.mem_addr[2]
.sym 33730 soc.cpu.mem_addr[3]
.sym 33731 soc.cpu.mem_addr[12]
.sym 33732 soc.cpu.mem_addr[4]
.sym 33733 soc.cpu.mem_addr[5]
.sym 33734 soc.cpu.mem_addr[6]
.sym 33735 soc.cpu.mem_addr[7]
.sym 33736 soc.cpu.mem_addr[8]
.sym 33737 soc.cpu.mem_addr[9]
.sym 33738 soc.cpu.mem_addr[10]
.sym 33739 soc.cpu.mem_addr[11]
.sym 33740 clk_16mhz$2$2
.sym 33741 soc.memory.wen[2]
.sym 33742 $undef
.sym 33743 $undef
.sym 33744 $undef
.sym 33745 soc.cpu.mem_wdata[16]
.sym 33746 $undef
.sym 33747 $undef
.sym 33748 $undef
.sym 33749 $undef
.sym 33750 $true$2
.sym 33815 soc.cpu.cpuregs_rs1[21]
.sym 33816 soc.cpu.cpuregs_rs1[19]
.sym 33817 soc.cpu.cpuregs_rs1[16]
.sym 33818 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9]
.sym 33819 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13]
.sym 33820 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0]
.sym 33821 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1]
.sym 33822 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5]
.sym 33823 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33824 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33825 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33826 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33827 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33828 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33829 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33830 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33831 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 33832 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 33833 $false
.sym 33834 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 33835 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 33836 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 33837 $false
.sym 33838 $false
.sym 33839 $false
.sym 33840 $false
.sym 33841 $false
.sym 33842 clk_16mhz$2$2
.sym 33843 $true
.sym 33844 $true$2
.sym 33845 soc.cpu.cpuregs.wdata[26]
.sym 33846 soc.cpu.cpuregs.wdata[27]
.sym 33847 soc.cpu.cpuregs.wdata[28]
.sym 33848 soc.cpu.cpuregs.wdata[29]
.sym 33849 soc.cpu.cpuregs.wdata[30]
.sym 33850 soc.cpu.cpuregs.wdata[31]
.sym 33851 soc.cpu.cpuregs.wdata[24]
.sym 33852 soc.cpu.cpuregs.wdata[25]
.sym 33917 $abc$61060$new_n7032_
.sym 33918 soc.cpu.cpuregs_rs1[23]
.sym 33919 $abc$61060$new_n7521_
.sym 33920 soc.cpu.cpuregs_rs1[22]
.sym 33921 $abc$61060$procmux$6588_Y[0]_new_
.sym 33922 $abc$61060$new_n7409_
.sym 33923 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6]
.sym 33924 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7]
.sym 33925 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33926 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33927 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33928 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33929 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33930 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33931 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33932 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 33933 soc.cpu.latched_rd[0]
.sym 33934 soc.cpu.latched_rd[1]
.sym 33935 $false
.sym 33936 soc.cpu.latched_rd[2]
.sym 33937 soc.cpu.latched_rd[3]
.sym 33938 soc.cpu.latched_rd[4]
.sym 33939 $false
.sym 33940 $false
.sym 33941 $false
.sym 33942 $false
.sym 33943 $false
.sym 33944 clk_16mhz$2$2
.sym 33945 soc.cpu.cpuregs.wen
.sym 33946 soc.cpu.cpuregs.wdata[16]
.sym 33947 soc.cpu.cpuregs.wdata[17]
.sym 33948 soc.cpu.cpuregs.wdata[18]
.sym 33949 soc.cpu.cpuregs.wdata[19]
.sym 33950 soc.cpu.cpuregs.wdata[20]
.sym 33951 soc.cpu.cpuregs.wdata[21]
.sym 33952 soc.cpu.cpuregs.wdata[22]
.sym 33953 soc.cpu.cpuregs.wdata[23]
.sym 33954 $true$2
.sym 34019 $abc$61060$new_n7034_
.sym 34020 $abc$61060$new_n7046_
.sym 34021 $abc$61060$new_n7038_
.sym 34022 $abc$61060$new_n7042_
.sym 34023 soc.cpu.cpuregs_rs1[7]
.sym 34024 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[22]_new_
.sym 34025 $abc$61060$new_n7058_
.sym 34026 gpio[0]
.sym 34027 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34028 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34029 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34030 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34031 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34032 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34033 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34034 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34035 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 34036 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 34037 $false
.sym 34038 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 34039 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 34040 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 34041 $false
.sym 34042 $false
.sym 34043 $false
.sym 34044 $false
.sym 34045 $false
.sym 34046 clk_16mhz$2$2
.sym 34047 $true
.sym 34048 $true$2
.sym 34049 soc.cpu.cpuregs.wdata[26]
.sym 34050 soc.cpu.cpuregs.wdata[27]
.sym 34051 soc.cpu.cpuregs.wdata[28]
.sym 34052 soc.cpu.cpuregs.wdata[29]
.sym 34053 soc.cpu.cpuregs.wdata[30]
.sym 34054 soc.cpu.cpuregs.wdata[31]
.sym 34055 soc.cpu.cpuregs.wdata[24]
.sym 34056 soc.cpu.cpuregs.wdata[25]
.sym 34121 $abc$61060$new_n7012_
.sym 34122 soc.cpu.cpuregs_rs1[8]
.sym 34123 soc.cpu.cpuregs_rs1[12]
.sym 34124 $abc$61060$new_n7016_
.sym 34125 $abc$61060$new_n7489_
.sym 34126 soc.cpu.cpuregs_rs1[6]
.sym 34127 reset_cnt[0]
.sym 34128 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7]
.sym 34129 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34130 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34131 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34132 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34133 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34134 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34135 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34136 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34137 soc.cpu.latched_rd[0]
.sym 34138 soc.cpu.latched_rd[1]
.sym 34139 $false
.sym 34140 soc.cpu.latched_rd[2]
.sym 34141 soc.cpu.latched_rd[3]
.sym 34142 soc.cpu.latched_rd[4]
.sym 34143 $false
.sym 34144 $false
.sym 34145 $false
.sym 34146 $false
.sym 34147 $false
.sym 34148 clk_16mhz$2$2
.sym 34149 soc.cpu.cpuregs.wen
.sym 34150 soc.cpu.cpuregs.wdata[16]
.sym 34151 soc.cpu.cpuregs.wdata[17]
.sym 34152 soc.cpu.cpuregs.wdata[18]
.sym 34153 soc.cpu.cpuregs.wdata[19]
.sym 34154 soc.cpu.cpuregs.wdata[20]
.sym 34155 soc.cpu.cpuregs.wdata[21]
.sym 34156 soc.cpu.cpuregs.wdata[22]
.sym 34157 soc.cpu.cpuregs.wdata[23]
.sym 34158 $true$2
.sym 34223 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 34224 soc.cpu.cpuregs_rs1[4]
.sym 34225 soc.cpu.cpuregs_rs1[11]
.sym 34226 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34227 soc.cpu.cpuregs_rs1[0]
.sym 34228 soc.cpu.cpuregs_rs1[3]
.sym 34229 soc.cpu.cpuregs_rs1[1]
.sym 34230 gpio[2]
.sym 34231 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34232 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34233 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34234 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34235 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34236 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34237 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34238 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34239 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 34240 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 34241 $false
.sym 34242 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 34243 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 34244 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 34245 $false
.sym 34246 $false
.sym 34247 $false
.sym 34248 $false
.sym 34249 $false
.sym 34250 clk_16mhz$2$2
.sym 34251 $true
.sym 34252 $true$2
.sym 34253 soc.cpu.cpuregs.wdata[10]
.sym 34254 soc.cpu.cpuregs.wdata[11]
.sym 34255 soc.cpu.cpuregs.wdata[12]
.sym 34256 soc.cpu.cpuregs.wdata[13]
.sym 34257 soc.cpu.cpuregs.wdata[14]
.sym 34258 soc.cpu.cpuregs.wdata[15]
.sym 34259 soc.cpu.cpuregs.wdata[8]
.sym 34260 soc.cpu.cpuregs.wdata[9]
.sym 34325 $abc$61060$new_n6997_
.sym 34326 $abc$61060$new_n7014_
.sym 34327 $abc$61060$new_n7022_
.sym 34328 $abc$61060$new_n7006_
.sym 34329 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11]
.sym 34330 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4]
.sym 34331 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5]
.sym 34332 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0]
.sym 34333 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34334 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34335 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34336 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34337 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34338 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34339 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34340 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34341 soc.cpu.latched_rd[0]
.sym 34342 soc.cpu.latched_rd[1]
.sym 34343 $false
.sym 34344 soc.cpu.latched_rd[2]
.sym 34345 soc.cpu.latched_rd[3]
.sym 34346 soc.cpu.latched_rd[4]
.sym 34347 $false
.sym 34348 $false
.sym 34349 $false
.sym 34350 $false
.sym 34351 $false
.sym 34352 clk_16mhz$2$2
.sym 34353 soc.cpu.cpuregs.wen
.sym 34354 soc.cpu.cpuregs.wdata[0]
.sym 34355 soc.cpu.cpuregs.wdata[1]
.sym 34356 soc.cpu.cpuregs.wdata[2]
.sym 34357 soc.cpu.cpuregs.wdata[3]
.sym 34358 soc.cpu.cpuregs.wdata[4]
.sym 34359 soc.cpu.cpuregs.wdata[5]
.sym 34360 soc.cpu.cpuregs.wdata[6]
.sym 34361 soc.cpu.cpuregs.wdata[7]
.sym 34362 $true$2
.sym 34427 $abc$61060$new_n7020_
.sym 34428 $abc$61060$new_n7030_
.sym 34429 $abc$61060$new_n7009_
.sym 34430 $abc$61060$new_n7000_
.sym 34431 $abc$61060$new_n6991_
.sym 34432 $abc$61060$soc.cpu.mem_rdata[5]_new_inv_
.sym 34433 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2]
.sym 34435 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34436 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34437 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34438 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34439 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34440 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34441 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34442 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34443 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 34444 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 34445 $false
.sym 34446 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 34447 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 34448 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 34449 $false
.sym 34450 $false
.sym 34451 $false
.sym 34452 $false
.sym 34453 $false
.sym 34454 clk_16mhz$2$2
.sym 34455 $true
.sym 34456 $true$2
.sym 34457 soc.cpu.cpuregs.wdata[10]
.sym 34458 soc.cpu.cpuregs.wdata[11]
.sym 34459 soc.cpu.cpuregs.wdata[12]
.sym 34460 soc.cpu.cpuregs.wdata[13]
.sym 34461 soc.cpu.cpuregs.wdata[14]
.sym 34462 soc.cpu.cpuregs.wdata[15]
.sym 34463 soc.cpu.cpuregs.wdata[8]
.sym 34464 soc.cpu.cpuregs.wdata[9]
.sym 34529 soc.cpu.mem_rdata[19]
.sym 34530 soc.cpu.mem_rdata[21]
.sym 34531 $abc$61060$new_n4462_
.sym 34532 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.sym 34533 $abc$61060$new_n4302_
.sym 34534 $abc$61060$new_n4007_
.sym 34535 $abc$61060$new_n3983_
.sym 34536 soc.spimemio.config_dummy[2]
.sym 34537 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34538 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34539 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34540 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34541 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34542 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34543 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34544 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34545 soc.cpu.latched_rd[0]
.sym 34546 soc.cpu.latched_rd[1]
.sym 34547 $false
.sym 34548 soc.cpu.latched_rd[2]
.sym 34549 soc.cpu.latched_rd[3]
.sym 34550 soc.cpu.latched_rd[4]
.sym 34551 $false
.sym 34552 $false
.sym 34553 $false
.sym 34554 $false
.sym 34555 $false
.sym 34556 clk_16mhz$2$2
.sym 34557 soc.cpu.cpuregs.wen
.sym 34558 soc.cpu.cpuregs.wdata[0]
.sym 34559 soc.cpu.cpuregs.wdata[1]
.sym 34560 soc.cpu.cpuregs.wdata[2]
.sym 34561 soc.cpu.cpuregs.wdata[3]
.sym 34562 soc.cpu.cpuregs.wdata[4]
.sym 34563 soc.cpu.cpuregs.wdata[5]
.sym 34564 soc.cpu.cpuregs.wdata[6]
.sym 34565 soc.cpu.cpuregs.wdata[7]
.sym 34566 $true$2
.sym 34631 $abc$61060$new_n4329_
.sym 34632 soc.cpu.mem_rdata[22]
.sym 34633 $abc$61060$new_n4301_
.sym 34634 soc.cpu.mem_rdata[20]
.sym 34635 $abc$61060$new_n4351_
.sym 34636 $abc$61060$new_n4326_
.sym 34637 soc.cpu.mem_rdata[18]
.sym 34638 $abc$61060$new_n4343_
.sym 34639 $undef
.sym 34640 $undef
.sym 34641 $undef
.sym 34642 $undef
.sym 34643 $undef
.sym 34644 $undef
.sym 34645 $undef
.sym 34646 $undef
.sym 34647 soc.cpu.mem_addr[2]
.sym 34648 soc.cpu.mem_addr[3]
.sym 34649 soc.cpu.mem_addr[12]
.sym 34650 soc.cpu.mem_addr[4]
.sym 34651 soc.cpu.mem_addr[5]
.sym 34652 soc.cpu.mem_addr[6]
.sym 34653 soc.cpu.mem_addr[7]
.sym 34654 soc.cpu.mem_addr[8]
.sym 34655 soc.cpu.mem_addr[9]
.sym 34656 soc.cpu.mem_addr[10]
.sym 34657 soc.cpu.mem_addr[11]
.sym 34658 clk_16mhz$2$2
.sym 34659 $true
.sym 34660 $true$2
.sym 34661 $undef
.sym 34662 soc.cpu.mem_wdata[21]
.sym 34663 $undef
.sym 34664 $undef
.sym 34665 $undef
.sym 34666 $undef
.sym 34667 $undef
.sym 34668 $undef
.sym 34733 $abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.sym 34734 soc.cpu.mem_xfer
.sym 34737 $abc$61060$new_n4405_
.sym 34738 $abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_
.sym 34739 $abc$61060$techmap\soc.cpu.$procmux$5187_Y_new_
.sym 34740 gpio[7]
.sym 34741 $undef
.sym 34742 $undef
.sym 34743 $undef
.sym 34744 $undef
.sym 34745 $undef
.sym 34746 $undef
.sym 34747 $undef
.sym 34748 $undef
.sym 34749 soc.cpu.mem_addr[2]
.sym 34750 soc.cpu.mem_addr[3]
.sym 34751 soc.cpu.mem_addr[12]
.sym 34752 soc.cpu.mem_addr[4]
.sym 34753 soc.cpu.mem_addr[5]
.sym 34754 soc.cpu.mem_addr[6]
.sym 34755 soc.cpu.mem_addr[7]
.sym 34756 soc.cpu.mem_addr[8]
.sym 34757 soc.cpu.mem_addr[9]
.sym 34758 soc.cpu.mem_addr[10]
.sym 34759 soc.cpu.mem_addr[11]
.sym 34760 clk_16mhz$2$2
.sym 34761 soc.memory.wen[2]
.sym 34762 $undef
.sym 34763 $undef
.sym 34764 $undef
.sym 34765 soc.cpu.mem_wdata[20]
.sym 34766 $undef
.sym 34767 $undef
.sym 34768 $undef
.sym 34769 $undef
.sym 34770 $true$2
.sym 34836 $abc$61060$new_n4512_
.sym 34838 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.sym 34839 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34896
.sym 34840 $abc$61060$new_n4528_
.sym 34841 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$36180
.sym 34842 soc.cpu.mem_valid
.sym 34843 $undef
.sym 34844 $undef
.sym 34845 $undef
.sym 34846 $undef
.sym 34847 $undef
.sym 34848 $undef
.sym 34849 $undef
.sym 34850 $undef
.sym 34851 soc.cpu.mem_addr[2]
.sym 34852 soc.cpu.mem_addr[3]
.sym 34853 soc.cpu.mem_addr[12]
.sym 34854 soc.cpu.mem_addr[4]
.sym 34855 soc.cpu.mem_addr[5]
.sym 34856 soc.cpu.mem_addr[6]
.sym 34857 soc.cpu.mem_addr[7]
.sym 34858 soc.cpu.mem_addr[8]
.sym 34859 soc.cpu.mem_addr[9]
.sym 34860 soc.cpu.mem_addr[10]
.sym 34861 soc.cpu.mem_addr[11]
.sym 34862 clk_16mhz$2$2
.sym 34863 $true
.sym 34864 $true$2
.sym 34865 $undef
.sym 34866 soc.cpu.mem_wdata[19]
.sym 34867 $undef
.sym 34868 $undef
.sym 34869 $undef
.sym 34870 $undef
.sym 34871 $undef
.sym 34872 $undef
.sym 34938 $abc$61060$new_n4330_
.sym 34940 $abc$61060$new_n4283_
.sym 34944 soc.cpu.trap
.sym 34945 $undef
.sym 34946 $undef
.sym 34947 $undef
.sym 34948 $undef
.sym 34949 $undef
.sym 34950 $undef
.sym 34951 $undef
.sym 34952 $undef
.sym 34953 soc.cpu.mem_addr[2]
.sym 34954 soc.cpu.mem_addr[3]
.sym 34955 soc.cpu.mem_addr[12]
.sym 34956 soc.cpu.mem_addr[4]
.sym 34957 soc.cpu.mem_addr[5]
.sym 34958 soc.cpu.mem_addr[6]
.sym 34959 soc.cpu.mem_addr[7]
.sym 34960 soc.cpu.mem_addr[8]
.sym 34961 soc.cpu.mem_addr[9]
.sym 34962 soc.cpu.mem_addr[10]
.sym 34963 soc.cpu.mem_addr[11]
.sym 34964 clk_16mhz$2$2
.sym 34965 soc.memory.wen[2]
.sym 34966 $undef
.sym 34967 $undef
.sym 34968 $undef
.sym 34969 soc.cpu.mem_wdata[18]
.sym 34970 $undef
.sym 34971 $undef
.sym 34972 $undef
.sym 34973 $undef
.sym 34974 $true$2
.sym 35041 $abc$61060$auto$rtlil.cc:1981:NotGate$60888
.sym 35042 soc.cpu.pcpi_mul.rs2[10]
.sym 35045 soc.cpu.pcpi_mul.rs2[4]
.sym 35047 $undef
.sym 35048 $undef
.sym 35049 $undef
.sym 35050 $undef
.sym 35051 $undef
.sym 35052 $undef
.sym 35053 $undef
.sym 35054 $undef
.sym 35055 soc.cpu.mem_addr[2]
.sym 35056 soc.cpu.mem_addr[3]
.sym 35057 soc.cpu.mem_addr[12]
.sym 35058 soc.cpu.mem_addr[4]
.sym 35059 soc.cpu.mem_addr[5]
.sym 35060 soc.cpu.mem_addr[6]
.sym 35061 soc.cpu.mem_addr[7]
.sym 35062 soc.cpu.mem_addr[8]
.sym 35063 soc.cpu.mem_addr[9]
.sym 35064 soc.cpu.mem_addr[10]
.sym 35065 soc.cpu.mem_addr[11]
.sym 35066 clk_16mhz$2$2
.sym 35067 $true
.sym 35068 $true$2
.sym 35069 $undef
.sym 35070 soc.cpu.mem_wdata[23]
.sym 35071 $undef
.sym 35072 $undef
.sym 35073 $undef
.sym 35074 $undef
.sym 35075 $undef
.sym 35076 $undef
.sym 35142 $abc$61060$auto$maccmap.cc:111:fulladd$23604[3]
.sym 35144 $abc$61060$new_n7390_
.sym 35146 soc.cpu.pcpi_mul.rs2[28]
.sym 35147 soc.cpu.pcpi_mul.rdx[19]
.sym 35148 soc.cpu.pcpi_mul.rdx[18]
.sym 35149 $undef
.sym 35150 $undef
.sym 35151 $undef
.sym 35152 $undef
.sym 35153 $undef
.sym 35154 $undef
.sym 35155 $undef
.sym 35156 $undef
.sym 35157 soc.cpu.mem_addr[2]
.sym 35158 soc.cpu.mem_addr[3]
.sym 35159 soc.cpu.mem_addr[12]
.sym 35160 soc.cpu.mem_addr[4]
.sym 35161 soc.cpu.mem_addr[5]
.sym 35162 soc.cpu.mem_addr[6]
.sym 35163 soc.cpu.mem_addr[7]
.sym 35164 soc.cpu.mem_addr[8]
.sym 35165 soc.cpu.mem_addr[9]
.sym 35166 soc.cpu.mem_addr[10]
.sym 35167 soc.cpu.mem_addr[11]
.sym 35168 clk_16mhz$2$2
.sym 35169 soc.memory.wen[2]
.sym 35170 $undef
.sym 35171 $undef
.sym 35172 $undef
.sym 35173 soc.cpu.mem_wdata[22]
.sym 35174 $undef
.sym 35175 $undef
.sym 35176 $undef
.sym 35177 $undef
.sym 35178 $true$2
.sym 35243 $abc$61060$new_n7381_
.sym 35244 $abc$61060$auto$maccmap.cc:111:fulladd$23663[2]
.sym 35248 $abc$61060$auto$maccmap.cc:112:fulladd$23664[2]
.sym 35249 soc.cpu.pcpi_mul.rdx[30]
.sym 35250 soc.cpu.pcpi_mul.rs2[31]
.sym 35346 soc.cpu.pcpi_mul.rd[30]
.sym 35347 soc.cpu.pcpi_mul.rd[31]
.sym 35348 soc.cpu.pcpi_mul.rdx[32]
.sym 35349 soc.cpu.pcpi_mul.rd[29]
.sym 35351 soc.cpu.pcpi_mul.rd[40]
.sym 35352 soc.cpu.pcpi_mul.rd[20]
.sym 35448 $abc$61060$new_n7312_
.sym 35449 $abc$61060$auto$maccmap.cc:112:fulladd$23522[0]
.sym 35450 $abc$61060$new_n7490_
.sym 35451 $abc$61060$new_n7525_
.sym 35452 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 35454 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 35549 $abc$61060$auto$maccmap.cc:112:fulladd$23620[0]
.sym 35550 $abc$61060$new_n7336_
.sym 35551 $abc$61060$auto$maccmap.cc:112:fulladd$23556[0]
.sym 35552 $abc$61060$auto$maccmap.cc:111:fulladd$23597[2]
.sym 35553 $abc$61060$auto$maccmap.cc:112:fulladd$23598[2]
.sym 35554 $abc$61060$new_n7323_
.sym 35555 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 35556 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 35651 soc.cpu.pcpi_mul.rs2[53]
.sym 35653 soc.cpu.pcpi_mul.rs2[52]
.sym 35655 soc.cpu.pcpi_mul.rs2[45]
.sym 35656 soc.cpu.pcpi_mul.rs2[44]
.sym 35657 soc.cpu.pcpi_mul.rdx[23]
.sym 35757 soc.cpu.pcpi_mul.rs1[35]
.sym 36089 soc.spimemio.xfer.xfer_tag[3]
.sym 36090 soc.spimemio.xfer.xfer_tag[2]
.sym 36180 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 36181 $abc$61060$new_n4989_
.sym 36182 soc.spimemio.din_tag[2]
.sym 36183 $abc$61060$new_n5034_
.sym 36208 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909
.sym 36209 clk_16mhz$2$2
.sym 36210 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 36215 $abc$61060$new_n8187_
.sym 36216 $abc$61060$new_n5978_
.sym 36217 $abc$61060$new_n8185_
.sym 36218 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6993_new_
.sym 36219 soc.spimemio.din_ddr
.sym 36220 soc.spimemio.din_valid
.sym 36221 soc.spimemio.din_qspi
.sym 36222 soc.spimemio.xfer_resetn
.sym 36325 $false
.sym 36326 $false
.sym 36327 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 36328 $abc$61060$techmap\soc.spimemio.$logic_or$spimemio.v:350$85_Y_new_inv_
.sym 36331 $false
.sym 36332 soc.spimemio.state[3]
.sym 36333 soc.spimemio.state[0]
.sym 36334 soc.spimemio.state[2]
.sym 36337 $abc$61060$new_n4967_
.sym 36338 $abc$61060$new_n4992_
.sym 36339 $abc$61060$new_n5038_
.sym 36340 soc.spimemio.state[1]
.sym 36343 $false
.sym 36344 soc.spimemio.state[1]
.sym 36345 $abc$61060$new_n5978_
.sym 36346 $abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.sym 36349 $abc$61060$new_n5990_
.sym 36350 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 36351 $abc$61060$new_n4967_
.sym 36352 $abc$61060$techmap\soc.spimemio.$logic_or$spimemio.v:350$85_Y_new_inv_
.sym 36355 $false
.sym 36356 soc.spimemio.state[3]
.sym 36357 soc.spimemio.state[1]
.sym 36358 soc.spimemio.state[2]
.sym 36361 soc.spimemio.jump
.sym 36362 $abc$61060$new_n5985_
.sym 36363 $abc$61060$new_n5982_
.sym 36364 $abc$61060$new_n5984_
.sym 36367 $false
.sym 36368 $abc$61060$new_n5989_
.sym 36369 soc.spimemio.state[1]
.sym 36370 $abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.sym 36371 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833
.sym 36372 clk_16mhz$2$2
.sym 36373 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 36374 $abc$61060$new_n8188_
.sym 36375 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 36376 $abc$61060$new_n5032_
.sym 36377 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 36378 $abc$61060$new_n8186_
.sym 36379 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 36380 $abc$61060$new_n5972_
.sym 36381 soc.spimemio.state[0]
.sym 36448 $false
.sym 36449 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_
.sym 36450 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 36451 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 36454 $abc$61060$new_n5991_
.sym 36455 soc.spimemio.jump
.sym 36456 $abc$61060$new_n4967_
.sym 36457 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21098_Y[3]_new_
.sym 36466 $false
.sym 36467 $false
.sym 36468 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_
.sym 36469 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 36472 soc.spimemio.state[3]
.sym 36473 soc.spimemio.state[2]
.sym 36474 soc.spimemio.state[1]
.sym 36475 soc.spimemio.state[0]
.sym 36478 $abc$61060$new_n5032_
.sym 36479 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.sym 36480 soc.spimemio.state[0]
.sym 36481 soc.spimemio.state[1]
.sym 36484 $abc$61060$new_n5987_
.sym 36485 $abc$61060$new_n4967_
.sym 36486 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21098_Y[3]_new_
.sym 36487 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 36490 soc.spimemio.jump
.sym 36491 $abc$61060$new_n5993_
.sym 36492 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 36493 $abc$61060$new_n4967_
.sym 36494 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833
.sym 36495 clk_16mhz$2$2
.sym 36496 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 36497 $abc$61060$new_n5004_
.sym 36498 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 36499 $abc$61060$new_n5003_
.sym 36500 $abc$61060$new_n4994_
.sym 36501 $abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.sym 36502 $abc$61060$new_n5027_
.sym 36503 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[6]_new_inv_
.sym 36504 soc.spimemio.din_data[6]
.sym 36571 $abc$61060$new_n5014_
.sym 36572 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 36573 $abc$61060$new_n4992_
.sym 36574 soc.cpu.mem_addr[18]
.sym 36577 $false
.sym 36578 $abc$61060$new_n4984_
.sym 36579 soc.spimemio.state[1]
.sym 36580 soc.spimemio.state[0]
.sym 36583 $false
.sym 36584 soc.spimemio.state[1]
.sym 36585 soc.spimemio.state[0]
.sym 36586 $abc$61060$new_n4984_
.sym 36589 $false
.sym 36590 $abc$61060$new_n4984_
.sym 36591 soc.spimemio.state[0]
.sym 36592 soc.spimemio.state[1]
.sym 36595 $false
.sym 36596 soc.spimemio.state[1]
.sym 36597 $abc$61060$new_n4984_
.sym 36598 soc.spimemio.state[0]
.sym 36601 $false
.sym 36602 $false
.sym 36603 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 36604 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 36607 $false
.sym 36608 $abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.sym 36609 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 36610 soc.cpu.mem_addr[2]
.sym 36613 $abc$61060$new_n5013_
.sym 36614 $abc$61060$new_n5012_
.sym 36615 $abc$61060$new_n4989_
.sym 36616 soc.spimemio.din_data[2]
.sym 36617 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 36618 clk_16mhz$2$2
.sym 36619 $false
.sym 36620 $abc$61060$new_n8139_
.sym 36621 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[1]_new_inv_
.sym 36622 $abc$61060$new_n5026_
.sym 36623 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 36624 $abc$61060$new_n4982_
.sym 36625 $abc$61060$new_n5022_
.sym 36626 $abc$61060$new_n5021_
.sym 36627 soc.spimemio.din_data[1]
.sym 36694 $false
.sym 36695 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.sym 36696 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 36697 $abc$61060$new_n4967_
.sym 36700 $false
.sym 36701 $false
.sym 36702 $false
.sym 36703 soc.spimemio.jump
.sym 36706 $false
.sym 36707 $false
.sym 36708 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 36709 soc.spimemio.jump
.sym 36712 $false
.sym 36713 soc.spimemio.config_ddr
.sym 36714 soc.spimemio.config_qspi
.sym 36715 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 36718 $false
.sym 36719 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[2]_new_
.sym 36720 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 36721 soc.spimemio.config_dummy[2]
.sym 36724 $false
.sym 36725 $false
.sym 36726 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 36727 $abc$61060$new_n4967_
.sym 36730 $false
.sym 36731 $false
.sym 36732 $false
.sym 36733 soc.cpu.mem_addr[1]
.sym 36736 $abc$61060$techmap\soc.spimemio.$procmux$6266_Y
.sym 36737 $false
.sym 36738 $false
.sym 36739 $false
.sym 36740 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46905
.sym 36741 clk_16mhz$2$2
.sym 36742 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 36743 $abc$61060$new_n5019_
.sym 36745 $abc$61060$new_n5018_
.sym 36748 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31675[0]_new_inv_
.sym 36749 soc.cpu.mem_addr[0]
.sym 36750 soc.cpu.mem_addr[1]
.sym 36823 $abc$61060$new_n4054_
.sym 36824 soc.spimemio.valid
.sym 36825 soc.memory.rdata[1]
.sym 36826 soc.ram_ready
.sym 36829 $abc$61060$new_n4073_
.sym 36830 $abc$61060$new_n4072_
.sym 36831 $abc$61060$new_n4053_
.sym 36832 $abc$61060$new_n4069_
.sym 36841 $false
.sym 36842 $false
.sym 36843 $false
.sym 36844 soc.cpu.mem_addr[30]
.sym 36847 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 36848 $abc$61060$new_n4054_
.sym 36849 soc.spimemio.valid
.sym 36850 soc.spimemio.rdata[1]
.sym 36859 soc.spimemio.buffer[1]
.sym 36860 $false
.sym 36861 $false
.sym 36862 $false
.sym 36863 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 36864 clk_16mhz$2$2
.sym 36865 $false
.sym 36867 $abc$61060$new_n4099_
.sym 36870 $abc$61060$new_n4095_
.sym 36873 soc.spimemio.rdata[16]
.sym 36952 soc.cpu.mem_addr[31]
.sym 36953 soc.cpu.mem_addr[30]
.sym 36954 soc.cpu.mem_addr[29]
.sym 36955 soc.cpu.mem_addr[28]
.sym 36982 $false
.sym 36983 $false
.sym 36984 $false
.sym 36985 soc.cpu.mem_addr[28]
.sym 36995 $abc$61060$new_n4363_
.sym 36996 soc.spimemio.buffer[20]
.sym 37063 $abc$61060$new_n4054_
.sym 37064 soc.spimemio.valid
.sym 37065 soc.memory.rdata[5]
.sym 37066 soc.ram_ready
.sym 37075 soc.spimemio.buffer[20]
.sym 37076 $false
.sym 37077 $false
.sym 37078 $false
.sym 37087 soc.spimemio.buffer[17]
.sym 37088 $false
.sym 37089 $false
.sym 37090 $false
.sym 37109 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 37110 clk_16mhz$2$2
.sym 37111 $false
.sym 37113 $abc$61060$new_n4093_
.sym 37114 $abc$61060$new_n4094_
.sym 37115 $abc$61060$new_n4077_
.sym 37116 soc.spimemio.config_dummy[0]
.sym 37117 soc.spimemio.config_cont
.sym 37118 soc.spimemio.config_dummy[1]
.sym 37119 soc.spimemio.config_qspi
.sym 37186 $false
.sym 37187 soc.cpu.irq_pending[0]
.sym 37188 $abc$61060$new_n5852_
.sym 37189 $abc$61060$new_n5857_
.sym 37192 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 37193 $abc$61060$new_n4054_
.sym 37194 soc.spimemio.valid
.sym 37195 soc.spimemio.rdata[17]
.sym 37222 soc.cpu.cpuregs_rs1[18]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37228 soc.cpu.cpuregs_rs1[10]
.sym 37229 $false
.sym 37230 $false
.sym 37231 $false
.sym 37232 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 37233 clk_16mhz$2$2
.sym 37234 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 37235 $abc$61060$new_n7278_
.sym 37236 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27060[0]_new_inv_
.sym 37237 $abc$61060$new_n4092_
.sym 37239 $abc$61060$new_n7280_
.sym 37240 soc.cpu.mem_rdata[16]
.sym 37241 soc.cpu.irq_mask[1]
.sym 37242 soc.cpu.irq_mask[5]
.sym 37309 soc.cpu.cpu_state[2]
.sym 37310 $abc$61060$new_n7389_
.sym 37311 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27095[0]_new_inv_
.sym 37312 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[18]_new_
.sym 37315 $abc$61060$new_n4080_
.sym 37316 $abc$61060$new_n4079_
.sym 37317 $abc$61060$new_n4076_
.sym 37318 $abc$61060$new_n4077_
.sym 37321 soc.cpu.timer[17]
.sym 37322 soc.cpu.instr_timer
.sym 37323 soc.cpu.irq_mask[17]
.sym 37324 soc.cpu.instr_maskirq
.sym 37327 $false
.sym 37328 soc.cpu.instr_rdcycleh
.sym 37329 soc.cpu.instr_rdinstr
.sym 37330 soc.cpu.instr_rdinstrh
.sym 37333 $false
.sym 37334 $abc$61060$new_n7390_
.sym 37335 soc.cpu.cpuregs_rs1[18]
.sym 37336 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 37345 $abc$61060$techmap\soc.cpu.$1\next_irq_pending[0:0]_new_inv_
.sym 37346 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 37347 soc.cpu.irq_state[1]
.sym 37348 soc.cpu.irq_mask[0]
.sym 37355 $true
.sym 37356 clk_16mhz$2$2
.sym 37357 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 37358 $abc$61060$new_n4327_
.sym 37359 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27018[0]_new_inv_
.sym 37360 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27011[0]_new_inv_
.sym 37361 $abc$61060$new_n7401_
.sym 37362 soc.cpu.irq_mask[11]
.sym 37363 soc.cpu.irq_mask[30]
.sym 37364 soc.cpu.irq_mask[19]
.sym 37365 soc.cpu.irq_mask[29]
.sym 37432 soc.cpu.timer[11]
.sym 37433 soc.cpu.instr_timer
.sym 37434 soc.cpu.irq_mask[11]
.sym 37435 soc.cpu.instr_maskirq
.sym 37438 soc.cpu.timer[2]
.sym 37439 soc.cpu.instr_timer
.sym 37440 soc.cpu.irq_mask[2]
.sym 37441 soc.cpu.instr_maskirq
.sym 37444 $false
.sym 37445 $false
.sym 37446 soc.cpu.cpuregs_rs1[17]
.sym 37447 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 37450 $false
.sym 37451 $false
.sym 37452 soc.cpu.mem_wstrb[0]
.sym 37453 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 37456 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27102[0]_new_inv_
.sym 37457 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[17]_new_
.sym 37458 $abc$61060$new_n7381_
.sym 37459 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27102[1]_new_
.sym 37462 soc.cpu.cpuregs_rs1[3]
.sym 37463 $false
.sym 37464 $false
.sym 37465 $false
.sym 37478 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 37479 clk_16mhz$2$2
.sym 37480 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 37481 soc.cpu.cpuregs_rs1[31]
.sym 37482 soc.cpu.cpuregs_rs1[24]
.sym 37483 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.sym 37484 soc.cpu.cpuregs_rs1[26]
.sym 37485 soc.cpu.cpuregs_rs1[18]
.sym 37486 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10]
.sym 37488 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8]
.sym 37555 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37556 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37557 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5]
.sym 37558 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[5]
.sym 37561 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37562 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37563 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3]
.sym 37564 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[3]
.sym 37567 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37568 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37569 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0]
.sym 37570 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[0]
.sym 37573 soc.cpu.cpuregs.wdata[25]
.sym 37574 $false
.sym 37575 $false
.sym 37576 $false
.sym 37579 soc.cpu.cpuregs.wdata[29]
.sym 37580 $false
.sym 37581 $false
.sym 37582 $false
.sym 37585 soc.cpu.cpuregs.wdata[16]
.sym 37586 $false
.sym 37587 $false
.sym 37588 $false
.sym 37591 soc.cpu.cpuregs.wdata[17]
.sym 37592 $false
.sym 37593 $false
.sym 37594 $false
.sym 37597 soc.cpu.cpuregs.wdata[21]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $true
.sym 37602 clk_16mhz$2$2
.sym 37603 $false
.sym 37604 soc.cpu.cpuregs_rs1[20]
.sym 37605 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[1]_new_
.sym 37606 $abc$61060$new_n7052_
.sym 37607 $abc$61060$new_n7194_
.sym 37608 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2]
.sym 37609 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14]
.sym 37610 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4]
.sym 37611 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15]
.sym 37678 $abc$61060$new_n6992_
.sym 37679 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 37680 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0]
.sym 37681 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[0]
.sym 37684 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37685 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37686 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7]
.sym 37687 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[7]
.sym 37690 soc.cpu.cpuregs_rs1[31]
.sym 37691 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 37692 soc.cpu.irq_mask[31]
.sym 37693 soc.cpu.instr_maskirq
.sym 37696 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37697 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37698 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6]
.sym 37699 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[6]
.sym 37702 $false
.sym 37703 $abc$61060$new_n5292_
.sym 37704 pin_go$2
.sym 37705 gpio[0]
.sym 37708 $false
.sym 37709 $abc$61060$new_n7410_
.sym 37710 soc.cpu.cpuregs_rs1[20]
.sym 37711 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 37714 soc.cpu.cpuregs.wdata[22]
.sym 37715 $false
.sym 37716 $false
.sym 37717 $false
.sym 37720 soc.cpu.cpuregs.wdata[23]
.sym 37721 $false
.sym 37722 $false
.sym 37723 $false
.sym 37724 $true
.sym 37725 clk_16mhz$2$2
.sym 37726 $false
.sym 37727 $abc$61060$new_n7036_
.sym 37728 $abc$61060$new_n7048_
.sym 37729 $abc$61060$new_n7464_
.sym 37730 $abc$61060$new_n7060_
.sym 37731 $abc$61060$new_n7044_
.sym 37732 $abc$61060$new_n7040_
.sym 37733 $abc$61060$new_n7062_
.sym 37734 soc.cpu.irq_mask[26]
.sym 37801 $abc$61060$new_n6992_
.sym 37802 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 37803 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1]
.sym 37804 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[1]
.sym 37807 $abc$61060$new_n6992_
.sym 37808 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 37809 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7]
.sym 37810 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[7]
.sym 37813 $abc$61060$new_n6992_
.sym 37814 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 37815 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3]
.sym 37816 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[3]
.sym 37819 $abc$61060$new_n6992_
.sym 37820 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 37821 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5]
.sym 37822 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[5]
.sym 37825 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37826 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37827 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7]
.sym 37828 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[7]
.sym 37831 soc.cpu.instr_rdcycle
.sym 37832 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 37833 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y_new_inv_
.sym 37834 soc.cpu.count_cycle[22]
.sym 37837 $abc$61060$new_n6992_
.sym 37838 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 37839 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13]
.sym 37840 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[13]
.sym 37843 soc.cpu.mem_wdata[0]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37847 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 37848 clk_16mhz$2$2
.sym 37849 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 37850 $abc$61060$new_n7440_
.sym 37852 $abc$61060$new_n7356_
.sym 37853 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.sym 37854 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 37855 $abc$61060$new_n7399_
.sym 37856 $abc$61060$new_n7024_
.sym 37857 soc.spimemio.buffer[15]
.sym 37924 $abc$61060$new_n6992_
.sym 37925 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 37926 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6]
.sym 37927 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[6]
.sym 37930 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37931 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37932 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8]
.sym 37933 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[8]
.sym 37936 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37937 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37938 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12]
.sym 37939 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[12]
.sym 37942 $abc$61060$new_n6992_
.sym 37943 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 37944 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[8]
.sym 37945 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8]
.sym 37948 $false
.sym 37949 $abc$61060$new_n7490_
.sym 37950 soc.cpu.cpuregs_rs1[28]
.sym 37951 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 37954 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 37955 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 37956 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6]
.sym 37957 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[6]
.sym 37960 $false
.sym 37961 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 37962 reset_cnt[0]
.sym 37963 $false
.sym 37966 soc.cpu.cpuregs.wdata[7]
.sym 37967 $false
.sym 37968 $false
.sym 37969 $false
.sym 37970 $true
.sym 37971 clk_16mhz$2$2
.sym 37972 $false
.sym 37973 $abc$61060$new_n7499_
.sym 37974 soc.cpu.cpuregs_rs1[13]
.sym 37975 soc.cpu.cpuregs_rs1[14]
.sym 37976 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.sym 37977 $abc$61060$new_n4344_
.sym 37978 soc.cpu.cpuregs_rs1[9]
.sym 37979 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14]
.sym 37980 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13]
.sym 38047 $false
.sym 38048 soc.cpu.cpu_state[2]
.sym 38049 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_new_inv_
.sym 38050 $abc$61060$new_n7525_
.sym 38053 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38054 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38055 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4]
.sym 38056 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[4]
.sym 38059 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38060 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38061 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11]
.sym 38062 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[11]
.sym 38065 $false
.sym 38066 $false
.sym 38067 $false
.sym 38068 soc.cpu.cpuregs.wen
.sym 38071 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38072 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38073 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0]
.sym 38074 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[0]
.sym 38077 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38078 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38079 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3]
.sym 38080 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[3]
.sym 38083 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38084 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38085 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1]
.sym 38086 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[1]
.sym 38089 soc.cpu.mem_wdata[2]
.sym 38090 $false
.sym 38091 $false
.sym 38092 $false
.sym 38093 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 38094 clk_16mhz$2$2
.sym 38095 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 38096 $abc$61060$new_n7028_
.sym 38097 $abc$61060$new_n4295_
.sym 38098 $abc$61060$new_n4352_
.sym 38099 $abc$61060$new_n7026_
.sym 38101 $abc$61060$new_n4294_
.sym 38102 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38170 $abc$61060$new_n6992_
.sym 38171 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38172 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1]
.sym 38173 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[1]
.sym 38176 $abc$61060$new_n6992_
.sym 38177 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38178 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7]
.sym 38179 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[7]
.sym 38182 $abc$61060$new_n6992_
.sym 38183 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38184 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11]
.sym 38185 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[11]
.sym 38188 $abc$61060$new_n6992_
.sym 38189 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38190 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4]
.sym 38191 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[4]
.sym 38194 soc.cpu.cpuregs.wdata[11]
.sym 38195 $false
.sym 38196 $false
.sym 38197 $false
.sym 38200 soc.cpu.cpuregs.wdata[4]
.sym 38201 $false
.sym 38202 $false
.sym 38203 $false
.sym 38206 soc.cpu.cpuregs.wdata[5]
.sym 38207 $false
.sym 38208 $false
.sym 38209 $false
.sym 38212 soc.cpu.cpuregs.wdata[0]
.sym 38213 $false
.sym 38214 $false
.sym 38215 $false
.sym 38216 $true
.sym 38217 clk_16mhz$2$2
.sym 38218 $false
.sym 38219 $abc$61060$new_n7018_
.sym 38222 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9]
.sym 38223 soc.cpu.decoded_rs2[2]
.sym 38224 soc.cpu.decoded_rs1[2]
.sym 38226 soc.cpu.decoded_rs2[0]
.sym 38293 $abc$61060$new_n6992_
.sym 38294 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38295 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10]
.sym 38296 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[10]
.sym 38299 $abc$61060$new_n6992_
.sym 38300 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38301 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15]
.sym 38302 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[15]
.sym 38305 $abc$61060$new_n6992_
.sym 38306 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38307 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5]
.sym 38308 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[5]
.sym 38311 $abc$61060$new_n6992_
.sym 38312 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38313 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2]
.sym 38314 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[2]
.sym 38317 $abc$61060$new_n6992_
.sym 38318 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 38319 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0]
.sym 38320 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[0]
.sym 38323 $abc$61060$new_n4340_
.sym 38324 $abc$61060$new_n4339_
.sym 38325 $abc$61060$new_n4334_
.sym 38326 $abc$61060$new_n4335_
.sym 38329 soc.cpu.cpuregs.wdata[2]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38339 $true
.sym 38340 clk_16mhz$2$2
.sym 38341 $false
.sym 38346 $abc$61060$new_n4390_
.sym 38348 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37341
.sym 38349 soc.cpu.mem_do_wdata
.sym 38416 $abc$61060$new_n4355_
.sym 38417 $abc$61060$new_n4354_
.sym 38418 $abc$61060$new_n4351_
.sym 38419 $abc$61060$new_n4352_
.sym 38422 $abc$61060$new_n4347_
.sym 38423 $abc$61060$new_n4346_
.sym 38424 $abc$61060$new_n4343_
.sym 38425 $abc$61060$new_n4344_
.sym 38428 $false
.sym 38429 $false
.sym 38430 iomem_rdata[10]
.sym 38431 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 38434 $false
.sym 38435 resetn$2
.sym 38436 soc.cpu.mem_wstrb[2]
.sym 38437 $abc$61060$new_n3984_
.sym 38440 soc.ram_ready
.sym 38441 $abc$61060$new_n4303_
.sym 38442 soc.spimemio.config_dummy[2]
.sym 38443 $abc$61060$new_n3984_
.sym 38446 $false
.sym 38447 $false
.sym 38448 $abc$61060$new_n4012_
.sym 38449 soc.spimemio.valid
.sym 38452 $abc$61060$new_n4005_
.sym 38453 $abc$61060$new_n4002_
.sym 38454 $abc$61060$new_n3998_
.sym 38455 $abc$61060$new_n3984_
.sym 38458 soc.cpu.mem_wdata[18]
.sym 38459 $false
.sym 38460 $false
.sym 38461 $false
.sym 38462 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.sym 38463 clk_16mhz$2$2
.sym 38464 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 38465 $abc$61060$new_n4096_
.sym 38466 $abc$61060$new_n4615_
.sym 38468 $abc$61060$auto$simplemap.cc:256:simplemap_eqne$23882
.sym 38471 $abc$61060$new_n4545_
.sym 38472 soc.cpu.last_mem_valid
.sym 38539 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 38540 $abc$61060$new_n4054_
.sym 38541 soc.spimemio.valid
.sym 38542 soc.spimemio.rdata[20]
.sym 38545 $abc$61060$new_n4297_
.sym 38546 $abc$61060$new_n4296_
.sym 38547 $abc$61060$new_n4293_
.sym 38548 $abc$61060$new_n4294_
.sym 38551 $abc$61060$new_n4054_
.sym 38552 soc.spimemio.valid
.sym 38553 soc.memory.rdata[18]
.sym 38554 soc.ram_ready
.sym 38557 $abc$61060$new_n4330_
.sym 38558 $abc$61060$new_n4329_
.sym 38559 $abc$61060$new_n4326_
.sym 38560 $abc$61060$new_n4327_
.sym 38563 $abc$61060$new_n4054_
.sym 38564 soc.spimemio.valid
.sym 38565 soc.memory.rdata[19]
.sym 38566 soc.ram_ready
.sym 38569 $abc$61060$new_n4054_
.sym 38570 soc.spimemio.valid
.sym 38571 soc.memory.rdata[20]
.sym 38572 soc.ram_ready
.sym 38575 $abc$61060$new_n4305_
.sym 38576 $abc$61060$new_n4304_
.sym 38577 $abc$61060$new_n4301_
.sym 38578 $abc$61060$new_n4302_
.sym 38581 $abc$61060$new_n4054_
.sym 38582 soc.spimemio.valid
.sym 38583 soc.memory.rdata[21]
.sym 38584 soc.ram_ready
.sym 38588 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[2]_new_
.sym 38589 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 38590 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 38591 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 38592 soc.cpu.mem_wstrb[0]
.sym 38593 soc.cpu.mem_wstrb[3]
.sym 38594 soc.cpu.mem_wstrb[1]
.sym 38595 soc.cpu.mem_wstrb[2]
.sym 38662 $false
.sym 38663 $false
.sym 38664 soc.cpu.mem_valid
.sym 38665 $abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_
.sym 38668 $abc$61060$new_n4042_
.sym 38669 soc.cpu.mem_valid
.sym 38670 $abc$61060$new_n3983_
.sym 38671 $abc$61060$new_n4007_
.sym 38686 $false
.sym 38687 $false
.sym 38688 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 38689 iomem_rdata[29]
.sym 38692 $false
.sym 38693 $false
.sym 38694 $abc$61060$new_n3983_
.sym 38695 $abc$61060$new_n4007_
.sym 38698 $false
.sym 38699 $false
.sym 38700 $abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.sym 38701 $abc$61060$new_n4042_
.sym 38704 soc.cpu.mem_wdata[7]
.sym 38705 $false
.sym 38706 $false
.sym 38707 $false
.sym 38708 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 38709 clk_16mhz$2$2
.sym 38710 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 38711 $abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14282_Y[0]_new_
.sym 38712 $abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14280_Y[1]_new_
.sym 38713 $abc$61060$new_n8131_
.sym 38714 $abc$61060$new_n8129_
.sym 38715 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 38716 $abc$61060$new_n8132_
.sym 38717 soc.cpu.mem_state[0]
.sym 38718 soc.cpu.mem_state[1]
.sym 38791 $false
.sym 38792 $false
.sym 38793 soc.ram_ready
.sym 38794 soc.memory.rdata[23]
.sym 38803 $false
.sym 38804 $false
.sym 38805 soc.cpu.mem_state[0]
.sym 38806 soc.cpu.mem_state[1]
.sym 38809 $false
.sym 38810 $false
.sym 38811 soc.cpu.trap
.sym 38812 resetn$2
.sym 38815 $false
.sym 38816 $false
.sym 38817 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 38818 iomem_rdata[24]
.sym 38821 resetn$2
.sym 38822 soc.cpu.trap
.sym 38823 $abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_
.sym 38824 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.sym 38827 soc.cpu.mem_state[1]
.sym 38828 $abc$61060$techmap\soc.cpu.$procmux$5187_Y_new_
.sym 38829 soc.cpu.mem_state[0]
.sym 38830 $abc$61060$new_n8129_
.sym 38831 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$36180
.sym 38832 clk_16mhz$2$2
.sym 38833 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.sym 38834 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37350
.sym 38835 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.sym 38836 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 38837 $abc$61060$new_n4379_
.sym 38840 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34874
.sym 38841 soc.cpu.mem_do_rdata
.sym 38914 $false
.sym 38915 $false
.sym 38916 iomem_rdata[20]
.sym 38917 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 38926 $false
.sym 38927 $false
.sym 38928 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 38929 iomem_rdata[12]
.sym 38950 soc.cpu.cpu_state[0]
.sym 38951 $false
.sym 38952 $false
.sym 38953 $false
.sym 38954 $true
.sym 38955 clk_16mhz$2$2
.sym 38956 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 38961 soc.cpu.mem_la_secondword
.sym 39043 $false
.sym 39044 $false
.sym 39045 $false
.sym 39046 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39049 $false
.sym 39050 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39051 soc.cpu.reg_op2[10]
.sym 39052 soc.cpu.pcpi_mul.rs2[9]
.sym 39067 $false
.sym 39068 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39069 soc.cpu.reg_op2[4]
.sym 39070 soc.cpu.pcpi_mul.rs2[3]
.sym 39077 resetn$2
.sym 39078 clk_16mhz$2$2
.sym 39079 $false
.sym 39081 soc.cpu.pcpi_mul.rs2[17]
.sym 39082 soc.cpu.pcpi_mul.rs2[20]
.sym 39083 soc.cpu.pcpi_mul.rs2[30]
.sym 39084 soc.cpu.pcpi_mul.rs2[29]
.sym 39085 soc.cpu.pcpi_mul.rs2[18]
.sym 39086 soc.cpu.pcpi_mul.rs2[19]
.sym 39160 soc.cpu.pcpi_mul.rdx[19]
.sym 39161 soc.cpu.pcpi_mul.rd[19]
.sym 39162 soc.cpu.pcpi_mul.rs1[0]
.sym 39163 soc.cpu.pcpi_mul.rs2[19]
.sym 39172 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 39173 soc.cpu.pcpi_div.pcpi_wr
.sym 39174 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 39175 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 39184 $false
.sym 39185 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39186 soc.cpu.reg_op2[28]
.sym 39187 soc.cpu.pcpi_mul.rs2[27]
.sym 39190 $false
.sym 39191 $false
.sym 39192 $false
.sym 39193 $false
.sym 39196 $false
.sym 39197 $false
.sym 39198 $false
.sym 39199 $false
.sym 39200 resetn$2
.sym 39201 clk_16mhz$2$2
.sym 39202 $false
.sym 39203 $abc$61060$new_n7400_
.sym 39205 $abc$61060$new_n7500_
.sym 39208 soc.cpu.mem_16bit_buffer[5]
.sym 39277 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 39278 soc.cpu.pcpi_div.pcpi_wr
.sym 39279 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 39280 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 39283 soc.cpu.pcpi_mul.rdx[30]
.sym 39284 soc.cpu.pcpi_mul.rd[30]
.sym 39285 soc.cpu.pcpi_mul.rs1[0]
.sym 39286 soc.cpu.pcpi_mul.rs2[30]
.sym 39307 soc.cpu.pcpi_mul.rs2[30]
.sym 39308 soc.cpu.pcpi_mul.rs1[0]
.sym 39309 soc.cpu.pcpi_mul.rdx[30]
.sym 39310 soc.cpu.pcpi_mul.rd[30]
.sym 39313 $false
.sym 39314 $false
.sym 39315 $false
.sym 39316 $false
.sym 39319 $false
.sym 39320 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39321 soc.cpu.reg_op2[31]
.sym 39322 soc.cpu.pcpi_mul.rs2[30]
.sym 39323 resetn$2
.sym 39324 clk_16mhz$2$2
.sym 39325 $false
.sym 39326 $abc$61060$auto$maccmap.cc:112:fulladd$23671[0]
.sym 39327 $abc$61060$auto$maccmap.cc:112:fulladd$23664[1]
.sym 39328 $abc$61060$auto$maccmap.cc:111:fulladd$23663[1]
.sym 39329 $abc$61060$new_n7279_
.sym 39330 $abc$61060$auto$maccmap.cc:112:fulladd$23671[3]
.sym 39331 $abc$61060$auto$maccmap.cc:111:fulladd$23670[3]
.sym 39332 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 39333 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 39362 $false
.sym 39399 $auto$maccmap.cc:240:synth$23666.C[2]
.sym 39401 $abc$61060$auto$maccmap.cc:111:fulladd$23663[1]
.sym 39402 $abc$61060$auto$maccmap.cc:112:fulladd$23664[0]
.sym 39405 $auto$maccmap.cc:240:synth$23666.C[3]
.sym 39406 $false
.sym 39407 $abc$61060$auto$maccmap.cc:111:fulladd$23663[2]
.sym 39408 $abc$61060$auto$maccmap.cc:112:fulladd$23664[1]
.sym 39409 $auto$maccmap.cc:240:synth$23666.C[2]
.sym 39411 $auto$maccmap.cc:240:synth$23666.C[4]
.sym 39412 $false
.sym 39413 $abc$61060$auto$maccmap.cc:111:fulladd$23663[3]
.sym 39414 $abc$61060$auto$maccmap.cc:112:fulladd$23664[2]
.sym 39415 $auto$maccmap.cc:240:synth$23666.C[3]
.sym 39418 $false
.sym 39419 $false
.sym 39420 $abc$61060$auto$maccmap.cc:112:fulladd$23664[3]
.sym 39421 $auto$maccmap.cc:240:synth$23666.C[4]
.sym 39424 $false
.sym 39425 $abc$61060$auto$maccmap.cc:111:fulladd$23663[1]
.sym 39426 $abc$61060$auto$maccmap.cc:112:fulladd$23664[0]
.sym 39427 $false
.sym 39436 soc.cpu.pcpi_mul.rdx[40]
.sym 39437 soc.cpu.pcpi_mul.rd[40]
.sym 39438 soc.cpu.pcpi_mul.rs1[0]
.sym 39439 soc.cpu.pcpi_mul.rs2[40]
.sym 39442 soc.cpu.pcpi_mul.rdx[20]
.sym 39443 soc.cpu.pcpi_mul.rd[20]
.sym 39444 soc.cpu.pcpi_mul.rs1[0]
.sym 39445 soc.cpu.pcpi_mul.rs2[20]
.sym 39446 resetn$2
.sym 39447 clk_16mhz$2$2
.sym 39448 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39450 soc.cpu.pcpi_mul.rd[22]
.sym 39451 soc.cpu.pcpi_mul.rd[23]
.sym 39452 soc.cpu.pcpi_mul.rdx[24]
.sym 39455 soc.cpu.pcpi_mul.rd[21]
.sym 39529 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 39530 soc.cpu.pcpi_div.pcpi_wr
.sym 39531 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 39532 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 39535 soc.cpu.pcpi_mul.rs2[40]
.sym 39536 soc.cpu.pcpi_mul.rs1[0]
.sym 39537 soc.cpu.pcpi_mul.rdx[40]
.sym 39538 soc.cpu.pcpi_mul.rd[40]
.sym 39541 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 39542 soc.cpu.pcpi_div.pcpi_wr
.sym 39543 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 39544 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 39547 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 39548 soc.cpu.pcpi_div.pcpi_wr
.sym 39549 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 39550 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 39553 $false
.sym 39554 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 39555 soc.cpu.pcpi_mul.rd[31]
.sym 39556 soc.cpu.pcpi_mul.rd[63]
.sym 39565 $false
.sym 39566 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 39567 soc.cpu.pcpi_mul.rd[30]
.sym 39568 soc.cpu.pcpi_mul.rd[62]
.sym 39569 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 39570 clk_16mhz$2$2
.sym 39571 $false
.sym 39573 soc.cpu.pcpi_mul.rd[62]
.sym 39574 soc.cpu.pcpi_mul.rd[63]
.sym 39575 soc.cpu.pcpi_mul.rd[44]
.sym 39577 soc.cpu.pcpi_mul.rd[12]
.sym 39579 soc.cpu.pcpi_mul.rd[61]
.sym 39646 soc.cpu.pcpi_mul.rs2[12]
.sym 39647 soc.cpu.pcpi_mul.rs1[0]
.sym 39648 soc.cpu.pcpi_mul.rdx[12]
.sym 39649 soc.cpu.pcpi_mul.rd[12]
.sym 39652 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 39653 soc.cpu.pcpi_div.pcpi_wr
.sym 39654 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 39655 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 39658 soc.cpu.pcpi_mul.rs2[44]
.sym 39659 soc.cpu.pcpi_mul.rs1[0]
.sym 39660 soc.cpu.pcpi_mul.rdx[44]
.sym 39661 soc.cpu.pcpi_mul.rd[44]
.sym 39664 soc.cpu.pcpi_mul.rdx[62]
.sym 39665 soc.cpu.pcpi_mul.rd[62]
.sym 39666 soc.cpu.pcpi_mul.rs1[0]
.sym 39667 soc.cpu.pcpi_mul.rs2[62]
.sym 39670 soc.cpu.pcpi_mul.rs2[62]
.sym 39671 soc.cpu.pcpi_mul.rs1[0]
.sym 39672 soc.cpu.pcpi_mul.rdx[62]
.sym 39673 soc.cpu.pcpi_mul.rd[62]
.sym 39676 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 39677 soc.cpu.pcpi_div.pcpi_wr
.sym 39678 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 39679 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 39682 $false
.sym 39683 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 39684 soc.cpu.pcpi_mul.rd[13]
.sym 39685 soc.cpu.pcpi_mul.rd[45]
.sym 39688 $false
.sym 39689 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 39690 soc.cpu.pcpi_mul.rd[12]
.sym 39691 soc.cpu.pcpi_mul.rd[44]
.sym 39692 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 39693 clk_16mhz$2$2
.sym 39694 $false
.sym 39696 $abc$61060$new_n7346_
.sym 39699 $abc$61060$auto$maccmap.cc:112:fulladd$23598[1]
.sym 39700 $abc$61060$auto$maccmap.cc:111:fulladd$23597[1]
.sym 39701 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 39769 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39770 soc.cpu.pcpi_mul.rs2[52]
.sym 39771 soc.cpu.pcpi_mul.instr_mulh
.sym 39772 soc.cpu.reg_op2[31]
.sym 39781 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39782 soc.cpu.pcpi_mul.rs2[51]
.sym 39783 soc.cpu.pcpi_mul.instr_mulh
.sym 39784 soc.cpu.reg_op2[31]
.sym 39793 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39794 soc.cpu.pcpi_mul.rs2[44]
.sym 39795 soc.cpu.pcpi_mul.instr_mulh
.sym 39796 soc.cpu.reg_op2[31]
.sym 39799 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39800 soc.cpu.pcpi_mul.rs2[43]
.sym 39801 soc.cpu.pcpi_mul.instr_mulh
.sym 39802 soc.cpu.reg_op2[31]
.sym 39805 $false
.sym 39806 $false
.sym 39807 $false
.sym 39808 $false
.sym 39815 resetn$2
.sym 39816 clk_16mhz$2$2
.sym 39817 $false
.sym 39819 soc.cpu.pcpi_mul.rdx[61]
.sym 39820 soc.cpu.pcpi_mul.rs1[33]
.sym 39821 soc.cpu.pcpi_mul.rs1[32]
.sym 39823 soc.cpu.pcpi_mul.rs1[31]
.sym 39824 soc.cpu.pcpi_mul.rs1[34]
.sym 39916 $false
.sym 39917 soc.cpu.pcpi_mul.mul_waiting$2
.sym 39918 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 39919 soc.cpu.pcpi_mul.rs1[36]
.sym 39938 resetn$2
.sym 39939 clk_16mhz$2$2
.sym 39940 $false
.sym 40109 $false
.sym 40167 soc.spimemio.xfer.xfer_tag_q[3]
.sym 40170 soc.spimemio.xfer.xfer_tag_q[2]
.sym 40251 soc.spimemio.din_tag[3]
.sym 40252 $false
.sym 40253 $false
.sym 40254 $false
.sym 40257 soc.spimemio.din_tag[2]
.sym 40258 $false
.sym 40259 $false
.sym 40260 $false
.sym 40285 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 40286 clk_16mhz$2$2
.sym 40287 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 40294 soc.spimemio.xfer.xfer_qspi
.sym 40295 soc.spimemio.xfer.xfer_ddr
.sym 40299 soc.spimemio.xfer.xfer_dspi
.sym 40402 $abc$61060$new_n5034_
.sym 40403 soc.spimemio.state[0]
.sym 40404 $abc$61060$new_n4967_
.sym 40405 $abc$61060$new_n5032_
.sym 40408 soc.spimemio.state[0]
.sym 40409 soc.spimemio.state[3]
.sym 40410 soc.spimemio.state[2]
.sym 40411 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 40414 $abc$61060$new_n4967_
.sym 40415 $abc$61060$new_n5038_
.sym 40416 soc.spimemio.config_qspi
.sym 40417 soc.spimemio.config_ddr
.sym 40420 soc.spimemio.state[3]
.sym 40421 soc.spimemio.state[2]
.sym 40422 soc.spimemio.state[0]
.sym 40423 soc.spimemio.state[1]
.sym 40426 $abc$61060$new_n4992_
.sym 40427 $abc$61060$new_n5972_
.sym 40428 soc.spimemio.config_ddr
.sym 40429 soc.spimemio.din_ddr
.sym 40432 $abc$61060$new_n4967_
.sym 40433 $abc$61060$new_n4992_
.sym 40434 $abc$61060$new_n5034_
.sym 40435 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6993_new_
.sym 40438 $abc$61060$new_n4992_
.sym 40439 $abc$61060$new_n5972_
.sym 40440 soc.spimemio.config_qspi
.sym 40441 soc.spimemio.din_qspi
.sym 40444 $false
.sym 40445 $false
.sym 40446 soc.spimemio.jump
.sym 40447 $abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.sym 40448 $true
.sym 40449 clk_16mhz$2$2
.sym 40450 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 40451 $abc$61060$new_n4989_
.sym 40452 soc.spimemio.xfer.obuffer[7]
.sym 40455 soc.spimemio.xfer.obuffer[4]
.sym 40456 soc.spimemio.xfer.obuffer[2]
.sym 40458 soc.spimemio.xfer.obuffer[3]
.sym 40525 $false
.sym 40526 $abc$61060$new_n5978_
.sym 40527 soc.spimemio.jump
.sym 40528 $abc$61060$new_n4989_
.sym 40531 soc.spimemio.state[3]
.sym 40532 soc.spimemio.state[2]
.sym 40533 soc.spimemio.state[1]
.sym 40534 soc.spimemio.state[0]
.sym 40537 $false
.sym 40538 $false
.sym 40539 soc.spimemio.state[3]
.sym 40540 soc.spimemio.state[2]
.sym 40543 $false
.sym 40544 soc.spimemio.state[3]
.sym 40545 soc.spimemio.state[2]
.sym 40546 soc.spimemio.state[0]
.sym 40549 $abc$61060$new_n8185_
.sym 40550 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 40551 $abc$61060$new_n4967_
.sym 40552 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 40555 $false
.sym 40556 $false
.sym 40557 soc.spimemio.xfer_resetn
.sym 40558 $abc$61060$new_n4967_
.sym 40561 $false
.sym 40562 $false
.sym 40563 soc.spimemio.jump
.sym 40564 soc.spimemio.config_cont
.sym 40567 $abc$61060$new_n5972_
.sym 40568 $abc$61060$new_n8186_
.sym 40569 $abc$61060$new_n8188_
.sym 40570 $abc$61060$new_n8187_
.sym 40571 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833
.sym 40572 clk_16mhz$2$2
.sym 40573 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 40574 $abc$61060$new_n4963_
.sym 40575 $abc$61060$new_n5001_
.sym 40576 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[4]_new_inv_
.sym 40577 soc.spimemio.din_data[4]
.sym 40578 soc.spimemio.din_data[5]
.sym 40579 soc.spimemio.din_data[0]
.sym 40580 soc.spimemio.din_data[3]
.sym 40581 soc.spimemio.din_data[7]
.sym 40648 $abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.sym 40649 soc.spimemio.config_ddr
.sym 40650 soc.spimemio.config_qspi
.sym 40651 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 40654 $false
.sym 40655 $false
.sym 40656 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 40657 $abc$61060$new_n4967_
.sym 40660 $abc$61060$new_n5004_
.sym 40661 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 40662 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 40663 soc.cpu.mem_addr[12]
.sym 40666 $abc$61060$new_n4996_
.sym 40667 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 40668 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 40669 soc.cpu.mem_addr[14]
.sym 40672 $false
.sym 40673 $false
.sym 40674 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 40675 soc.spimemio.state[1]
.sym 40678 soc.cpu.mem_addr[16]
.sym 40679 $abc$61060$new_n4992_
.sym 40680 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 40681 soc.cpu.mem_addr[0]
.sym 40684 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 40685 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 40686 soc.cpu.mem_addr[22]
.sym 40687 soc.spimemio.din_data[6]
.sym 40690 $abc$61060$new_n4994_
.sym 40691 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[6]_new_inv_
.sym 40692 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 40693 soc.cpu.mem_addr[6]
.sym 40694 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 40695 clk_16mhz$2$2
.sym 40696 $false
.sym 40698 $abc$61060$new_n8136_
.sym 40699 $abc$61060$new_n5000_
.sym 40700 $abc$61060$new_n4965_
.sym 40701 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[3]_new_inv_
.sym 40702 $abc$61060$new_n4964_
.sym 40704 soc.spimemio.buffer[9]
.sym 40771 $abc$61060$new_n5026_
.sym 40772 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 40773 $abc$61060$new_n4967_
.sym 40774 soc.spimemio.config_dummy[0]
.sym 40777 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 40778 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 40779 soc.cpu.mem_addr[17]
.sym 40780 soc.spimemio.din_data[1]
.sym 40783 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 40784 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 40785 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 40786 soc.cpu.mem_addr[8]
.sym 40789 $false
.sym 40790 $false
.sym 40791 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 40792 soc.spimemio.config_cont
.sym 40795 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 40796 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 40797 soc.spimemio.config_ddr
.sym 40798 soc.spimemio.config_qspi
.sym 40801 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 40802 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 40803 soc.spimemio.config_ddr
.sym 40804 soc.spimemio.config_qspi
.sym 40807 $false
.sym 40808 $abc$61060$new_n5022_
.sym 40809 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 40810 soc.cpu.mem_addr[9]
.sym 40813 $abc$61060$new_n5021_
.sym 40814 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[1]_new_inv_
.sym 40815 $abc$61060$new_n5018_
.sym 40816 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 40817 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 40818 clk_16mhz$2$2
.sym 40819 $false
.sym 40820 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 40822 soc.cpu.mem_addr[17]
.sym 40823 soc.cpu.mem_addr[16]
.sym 40894 $false
.sym 40895 soc.spimemio.config_dummy[1]
.sym 40896 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 40897 $abc$61060$new_n4967_
.sym 40906 $false
.sym 40907 $abc$61060$new_n5019_
.sym 40908 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 40909 soc.cpu.mem_addr[1]
.sym 40924 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 40925 $abc$61060$new_n4967_
.sym 40926 soc.spimemio.config_dummy[3]
.sym 40927 soc.spimemio.config_cont
.sym 40930 $false
.sym 40931 $false
.sym 40932 $false
.sym 40933 $false
.sym 40936 $false
.sym 40937 $false
.sym 40938 $false
.sym 40939 $false
.sym 40940 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 40941 clk_16mhz$2$2
.sym 40942 $false
.sym 40943 soc.cpu.mem_addr[31]
.sym 40944 soc.cpu.mem_addr[20]
.sym 40945 soc.cpu.mem_addr[24]
.sym 40947 soc.cpu.mem_addr[18]
.sym 40948 soc.cpu.mem_addr[28]
.sym 40949 soc.cpu.mem_addr[21]
.sym 40950 soc.cpu.mem_addr[29]
.sym 41023 $abc$61060$new_n4054_
.sym 41024 soc.spimemio.valid
.sym 41025 soc.memory.rdata[0]
.sym 41026 soc.ram_ready
.sym 41041 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 41042 $abc$61060$new_n4054_
.sym 41043 soc.spimemio.valid
.sym 41044 soc.spimemio.rdata[16]
.sym 41059 soc.spimemio.buffer[16]
.sym 41060 $false
.sym 41061 $false
.sym 41062 $false
.sym 41063 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 41064 clk_16mhz$2$2
.sym 41065 $false
.sym 41066 soc.spimemio.buffer[14]
.sym 41176 $false
.sym 41177 $false
.sym 41178 iomem_rdata[3]
.sym 41179 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 41182 soc.spimemio.xfer.ibuffer[4]
.sym 41183 $false
.sym 41184 $false
.sym 41185 $false
.sym 41186 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 41187 clk_16mhz$2$2
.sym 41188 $false
.sym 41189 $abc$61060$new_n4563_
.sym 41190 $abc$61060$new_n4078_
.sym 41191 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 41193 soc.spimemio.rdata[14]
.sym 41194 soc.spimemio.rdata[9]
.sym 41269 soc.ram_ready
.sym 41270 $abc$61060$new_n4094_
.sym 41271 soc.spimemio.config_dummy[0]
.sym 41272 $abc$61060$new_n3984_
.sym 41275 $abc$61060$new_n3999_
.sym 41276 soc.simpleuart.recv_buf_valid
.sym 41277 soc.simpleuart.cfg_divider[16]
.sym 41278 $abc$61060$new_n4002_
.sym 41281 soc.ram_ready
.sym 41282 $abc$61060$new_n4078_
.sym 41283 soc.spimemio.config_dummy[1]
.sym 41284 $abc$61060$new_n3984_
.sym 41287 soc.cpu.mem_wdata[16]
.sym 41288 $false
.sym 41289 $false
.sym 41290 $false
.sym 41293 soc.cpu.mem_wdata[20]
.sym 41294 $false
.sym 41295 $false
.sym 41296 $false
.sym 41299 soc.cpu.mem_wdata[17]
.sym 41300 $false
.sym 41301 $false
.sym 41302 $false
.sym 41305 soc.cpu.mem_wdata[21]
.sym 41306 $false
.sym 41307 $false
.sym 41308 $false
.sym 41309 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.sym 41310 clk_16mhz$2$2
.sym 41311 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 41312 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27151[1]_new_
.sym 41313 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[10]_new_inv_
.sym 41314 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[0]_new_inv_
.sym 41315 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27172[0]_new_inv_
.sym 41316 soc.cpu.irq_mask[22]
.sym 41317 soc.cpu.irq_mask[0]
.sym 41318 soc.cpu.irq_mask[23]
.sym 41319 soc.cpu.irq_mask[9]
.sym 41386 $abc$61060$new_n7280_
.sym 41387 $abc$61060$new_n7279_
.sym 41388 soc.cpu.instr_timer
.sym 41389 soc.cpu.timer[8]
.sym 41392 soc.cpu.timer[23]
.sym 41393 soc.cpu.instr_timer
.sym 41394 soc.cpu.irq_mask[23]
.sym 41395 soc.cpu.instr_maskirq
.sym 41398 $abc$61060$new_n4054_
.sym 41399 soc.spimemio.valid
.sym 41400 soc.memory.rdata[16]
.sym 41401 soc.ram_ready
.sym 41410 soc.cpu.cpuregs_rs1[8]
.sym 41411 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 41412 soc.cpu.irq_mask[8]
.sym 41413 soc.cpu.instr_maskirq
.sym 41416 $abc$61060$new_n4096_
.sym 41417 $abc$61060$new_n4095_
.sym 41418 $abc$61060$new_n4092_
.sym 41419 $abc$61060$new_n4093_
.sym 41422 soc.cpu.cpuregs_rs1[1]
.sym 41423 $false
.sym 41424 $false
.sym 41425 $false
.sym 41428 soc.cpu.cpuregs_rs1[5]
.sym 41429 $false
.sym 41430 $false
.sym 41431 $false
.sym 41432 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 41433 clk_16mhz$2$2
.sym 41434 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 41435 $abc$61060$new_n7265_
.sym 41436 $abc$61060$new_n4328_
.sym 41437 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 41438 soc.cpu.irq_pending[20]
.sym 41439 soc.cpu.irq_pending[11]
.sym 41440 soc.cpu.irq_pending[19]
.sym 41441 soc.cpu.irq_pending[29]
.sym 41442 soc.cpu.irq_pending[30]
.sym 41509 soc.ram_ready
.sym 41510 $abc$61060$new_n4328_
.sym 41511 soc.spimemio.config_cont
.sym 41512 $abc$61060$new_n3984_
.sym 41515 soc.cpu.timer[29]
.sym 41516 soc.cpu.instr_timer
.sym 41517 soc.cpu.irq_mask[29]
.sym 41518 soc.cpu.instr_maskirq
.sym 41521 soc.cpu.timer[30]
.sym 41522 soc.cpu.instr_timer
.sym 41523 soc.cpu.irq_mask[30]
.sym 41524 soc.cpu.instr_maskirq
.sym 41527 soc.cpu.cpuregs_rs1[19]
.sym 41528 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 41529 soc.cpu.irq_mask[19]
.sym 41530 soc.cpu.instr_maskirq
.sym 41533 soc.cpu.cpuregs_rs1[11]
.sym 41534 $false
.sym 41535 $false
.sym 41536 $false
.sym 41539 soc.cpu.cpuregs_rs1[30]
.sym 41540 $false
.sym 41541 $false
.sym 41542 $false
.sym 41545 soc.cpu.cpuregs_rs1[19]
.sym 41546 $false
.sym 41547 $false
.sym 41548 $false
.sym 41551 soc.cpu.cpuregs_rs1[29]
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 41556 clk_16mhz$2$2
.sym 41557 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 41558 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[0]_new_inv_
.sym 41559 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_
.sym 41560 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_
.sym 41561 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[11]_new_
.sym 41562 $abc$61060$new_n4176_
.sym 41563 $abc$61060$new_n7511_
.sym 41564 soc.cpu.irq_pending[16]
.sym 41565 soc.cpu.irq_pending[28]
.sym 41632 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 41633 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 41634 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15]
.sym 41635 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[15]
.sym 41638 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 41639 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 41640 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8]
.sym 41641 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[8]
.sym 41644 $false
.sym 41645 soc.cpu.cpu_state[2]
.sym 41646 $abc$61060$new_n7278_
.sym 41647 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[8]_new_
.sym 41650 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 41651 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 41652 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10]
.sym 41653 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[10]
.sym 41656 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 41657 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 41658 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2]
.sym 41659 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[2]
.sym 41662 soc.cpu.cpuregs.wdata[26]
.sym 41663 $false
.sym 41664 $false
.sym 41665 $false
.sym 41674 soc.cpu.cpuregs.wdata[24]
.sym 41675 $false
.sym 41676 $false
.sym 41677 $false
.sym 41678 $true
.sym 41679 clk_16mhz$2$2
.sym 41680 $false
.sym 41681 $abc$61060$new_n4178_
.sym 41682 $abc$61060$new_n7145_
.sym 41683 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[6]_new_inv_
.sym 41684 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_
.sym 41685 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_
.sym 41686 soc.cpu.irq_pending[31]
.sym 41687 soc.cpu.irq_pending[21]
.sym 41688 soc.cpu.irq_pending[26]
.sym 41755 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 41756 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 41757 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4]
.sym 41758 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[4]
.sym 41761 $false
.sym 41762 soc.cpu.cpu_state[2]
.sym 41763 $abc$61060$new_n7189_
.sym 41764 $abc$61060$new_n7194_
.sym 41767 $abc$61060$new_n6992_
.sym 41768 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 41769 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10]
.sym 41770 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[10]
.sym 41773 soc.cpu.cpuregs_rs1[1]
.sym 41774 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 41775 soc.cpu.irq_mask[1]
.sym 41776 soc.cpu.instr_maskirq
.sym 41779 soc.cpu.cpuregs.wdata[18]
.sym 41780 $false
.sym 41781 $false
.sym 41782 $false
.sym 41785 soc.cpu.cpuregs.wdata[30]
.sym 41786 $false
.sym 41787 $false
.sym 41788 $false
.sym 41791 soc.cpu.cpuregs.wdata[20]
.sym 41792 $false
.sym 41793 $false
.sym 41794 $false
.sym 41797 soc.cpu.cpuregs.wdata[31]
.sym 41798 $false
.sym 41799 $false
.sym 41800 $false
.sym 41801 $true
.sym 41802 clk_16mhz$2$2
.sym 41803 $false
.sym 41804 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_
.sym 41805 $abc$61060$new_n7458_
.sym 41806 $abc$61060$new_n7475_
.sym 41807 soc.cpu.cpuregs.wdata[24]
.sym 41808 $abc$61060$new_n7465_
.sym 41810 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14724_Y_new_inv_
.sym 41811 soc.cpu.irq_pending[2]
.sym 41878 $abc$61060$new_n6992_
.sym 41879 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 41880 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2]
.sym 41881 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[2]
.sym 41884 $abc$61060$new_n6992_
.sym 41885 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 41886 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8]
.sym 41887 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[8]
.sym 41890 soc.cpu.cpuregs_rs1[25]
.sym 41891 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 41892 soc.cpu.irq_mask[25]
.sym 41893 soc.cpu.instr_maskirq
.sym 41896 $abc$61060$new_n6992_
.sym 41897 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 41898 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14]
.sym 41899 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[14]
.sym 41902 $abc$61060$new_n6992_
.sym 41903 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 41904 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6]
.sym 41905 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[6]
.sym 41908 $abc$61060$new_n6992_
.sym 41909 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 41910 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4]
.sym 41911 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[4]
.sym 41914 $abc$61060$new_n6992_
.sym 41915 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 41916 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15]
.sym 41917 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[15]
.sym 41920 soc.cpu.cpuregs_rs1[26]
.sym 41921 $false
.sym 41922 $false
.sym 41923 $false
.sym 41924 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 41925 clk_16mhz$2$2
.sym 41926 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 41927 soc.cpu.reg_op2[23]
.sym 41928 soc.cpu.reg_op2[28]
.sym 41929 soc.cpu.reg_op2[27]
.sym 41930 soc.cpu.reg_op2[12]
.sym 41931 soc.cpu.reg_op2[22]
.sym 41932 soc.cpu.reg_op2[29]
.sym 41933 soc.cpu.reg_op2[8]
.sym 41934 soc.cpu.reg_op2[20]
.sym 42001 $false
.sym 42002 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[23]_new_
.sym 42003 soc.cpu.cpuregs_rs1[23]
.sym 42004 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 42013 $false
.sym 42014 $abc$61060$new_n7357_
.sym 42015 soc.cpu.cpuregs_rs1[15]
.sym 42016 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 42019 soc.cpu.cpu_state[2]
.sym 42020 $abc$61060$new_n7440_
.sym 42021 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27060[0]_new_inv_
.sym 42022 $abc$61060$new_n7439_
.sym 42025 $false
.sym 42026 soc.cpu.cpu_state[2]
.sym 42027 $abc$61060$new_n7399_
.sym 42028 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[19]_new_
.sym 42031 $abc$61060$new_n7401_
.sym 42032 $abc$61060$new_n7400_
.sym 42033 soc.cpu.instr_timer
.sym 42034 soc.cpu.timer[19]
.sym 42037 $abc$61060$new_n6992_
.sym 42038 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 42039 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12]
.sym 42040 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[12]
.sym 42043 soc.spimemio.xfer.ibuffer[7]
.sym 42044 $false
.sym 42045 $false
.sym 42046 $false
.sym 42047 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 42048 clk_16mhz$2$2
.sym 42049 $false
.sym 42050 $abc$61060$new_n7291_
.sym 42053 $abc$61060$new_n7468_
.sym 42054 $abc$61060$new_n7289_
.sym 42055 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 42057 soc.cpu.decoded_rs2[1]
.sym 42124 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27018[0]_new_inv_
.sym 42125 $abc$61060$new_n7500_
.sym 42126 soc.cpu.cpuregs_rs1[29]
.sym 42127 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 42130 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 42131 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 42132 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13]
.sym 42133 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[13]
.sym 42136 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 42137 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 42138 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14]
.sym 42139 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[14]
.sym 42142 $false
.sym 42143 soc.cpu.cpu_state[2]
.sym 42144 $abc$61060$new_n7499_
.sym 42145 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[29]_new_
.sym 42148 soc.ram_ready
.sym 42149 $abc$61060$new_n4345_
.sym 42150 soc.spimemio.config_qspi
.sym 42151 $abc$61060$new_n3984_
.sym 42154 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 42155 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 42156 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9]
.sym 42157 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[9]
.sym 42160 soc.cpu.cpuregs.wdata[14]
.sym 42161 $false
.sym 42162 $false
.sym 42163 $false
.sym 42166 soc.cpu.cpuregs.wdata[13]
.sym 42167 $false
.sym 42168 $false
.sym 42169 $false
.sym 42170 $true
.sym 42171 clk_16mhz$2$2
.sym 42172 $false
.sym 42173 $abc$61060$auto$simplemap.cc:256:simplemap_eqne$20550
.sym 42174 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 42175 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$20543[1]_new_inv_
.sym 42176 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$20543[0]_new_inv_
.sym 42177 $abc$61060$new_n4353_
.sym 42178 $abc$61060$new_n4303_
.sym 42179 $abc$61060$new_n4497_
.sym 42180 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 42247 $abc$61060$new_n6992_
.sym 42248 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 42249 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14]
.sym 42250 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[14]
.sym 42253 $abc$61060$new_n3999_
.sym 42254 soc.simpleuart.recv_buf_valid
.sym 42255 soc.simpleuart.cfg_divider[22]
.sym 42256 $abc$61060$new_n4002_
.sym 42259 soc.ram_ready
.sym 42260 $abc$61060$new_n4353_
.sym 42261 soc.spimemio.config_dummy[3]
.sym 42262 $abc$61060$new_n3984_
.sym 42265 $abc$61060$new_n6992_
.sym 42266 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 42267 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13]
.sym 42268 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[13]
.sym 42277 soc.ram_ready
.sym 42278 $abc$61060$new_n4295_
.sym 42279 soc.spimemio.config_ddr
.sym 42280 $abc$61060$new_n3984_
.sym 42283 soc.cpu.cpuregs.wen
.sym 42284 $false
.sym 42285 $false
.sym 42286 $false
.sym 42293 $true
.sym 42294 clk_16mhz$2$2
.sym 42295 $abc$61060$auto$simplemap.cc:256:simplemap_eqne$23882
.sym 42296 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 42297 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$20543[2]_new_inv_
.sym 42298 soc.cpu.reg_op2[9]
.sym 42299 soc.cpu.reg_op2[15]
.sym 42300 soc.cpu.reg_op2[5]
.sym 42301 soc.cpu.reg_op2[0]
.sym 42302 soc.cpu.reg_op2[3]
.sym 42303 soc.cpu.reg_op2[2]
.sym 42370 $abc$61060$new_n6992_
.sym 42371 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 42372 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9]
.sym 42373 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[9]
.sym 42388 soc.cpu.cpuregs.wdata[9]
.sym 42389 $false
.sym 42390 $false
.sym 42391 $false
.sym 42394 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 42395 $false
.sym 42396 $false
.sym 42397 $false
.sym 42400 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 42401 $false
.sym 42402 $false
.sym 42403 $false
.sym 42412 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $true
.sym 42417 clk_16mhz$2$2
.sym 42418 $false
.sym 42419 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 42420 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_
.sym 42421 $abc$61060$new_n4139_
.sym 42422 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 42423 $abc$61060$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 42424 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.sym 42425 soc.cpu.mem_wdata[14]
.sym 42426 soc.cpu.mem_wdata[30]
.sym 42517 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 42518 soc.spimemio.valid
.sym 42519 $abc$61060$new_n4012_
.sym 42520 soc.spimemio.rdata[15]
.sym 42529 $false
.sym 42530 $false
.sym 42531 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 42532 $abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 42535 $abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 42536 $false
.sym 42537 $false
.sym 42538 $false
.sym 42539 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37341
.sym 42540 clk_16mhz$2$2
.sym 42541 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 42542 $abc$61060$new_n4137_
.sym 42543 $abc$61060$new_n4135_
.sym 42544 $abc$61060$techmap\soc.cpu.$procmux$5457_Y
.sym 42545 $abc$61060$new_n4136_
.sym 42546 $abc$61060$new_n4132_
.sym 42547 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10197[0]_new_inv_
.sym 42548 soc.cpu.mem_la_firstword_xfer
.sym 42549 soc.cpu.mem_la_firstword_reg
.sym 42616 $false
.sym 42617 $false
.sym 42618 iomem_rdata[16]
.sym 42619 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 42622 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 42623 soc.cpu.latched_rd[0]
.sym 42624 soc.cpu.latched_rd[3]
.sym 42625 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 42634 $abc$61060$new_n4615_
.sym 42635 $abc$61060$new_n4545_
.sym 42636 soc.cpu.latched_rd[2]
.sym 42637 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 42652 soc.cpu.latched_rd[4]
.sym 42653 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 42654 soc.cpu.latched_rd[1]
.sym 42655 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 42658 $abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.sym 42659 $false
.sym 42660 $false
.sym 42661 $false
.sym 42662 $true
.sym 42663 clk_16mhz$2$2
.sym 42664 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 42665 $abc$61060$techmap\soc.cpu.$procmux$5152_Y[0]_new_inv_
.sym 42666 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 42667 $abc$61060$soc.cpu.mem_la_write_new_
.sym 42669 soc.cpu.mem_wdata[18]
.sym 42671 soc.cpu.mem_wdata[23]
.sym 42672 soc.cpu.mem_wdata[22]
.sym 42739 $false
.sym 42740 $false
.sym 42741 $abc$61060$soc.cpu.mem_la_write_new_
.sym 42742 $abc$61060$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 42745 $false
.sym 42746 $false
.sym 42747 $abc$61060$soc.cpu.mem_la_write_new_
.sym 42748 soc.cpu.trap
.sym 42751 $false
.sym 42752 $false
.sym 42753 $abc$61060$soc.cpu.mem_la_write_new_
.sym 42754 soc.cpu.mem_la_read
.sym 42757 $false
.sym 42758 $false
.sym 42759 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 42760 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 42763 $false
.sym 42764 $false
.sym 42765 $abc$61060$new_n4883_
.sym 42766 $abc$61060$techmap\soc.cpu.$procmux$5152_Y[0]_new_inv_
.sym 42769 $abc$61060$new_n4883_
.sym 42770 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[3]_new_
.sym 42771 soc.cpu.mem_wstrb[3]
.sym 42772 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 42775 $abc$61060$new_n4883_
.sym 42776 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[1]_new_
.sym 42777 soc.cpu.mem_wstrb[1]
.sym 42778 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 42781 $abc$61060$new_n4883_
.sym 42782 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[2]_new_
.sym 42783 soc.cpu.mem_wstrb[2]
.sym 42784 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 42785 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 42786 clk_16mhz$2$2
.sym 42787 $false
.sym 42788 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_
.sym 42789 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.sym 42790 $abc$61060$new_n4883_
.sym 42791 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 42792 soc.cpu.mem_la_read
.sym 42793 $abc$61060$techmap\soc.cpu.$procmux$5199_Y_new_inv_
.sym 42794 $abc$61060$new_n4119_
.sym 42795 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 42862 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 42863 soc.cpu.mem_xfer
.sym 42864 soc.cpu.mem_la_read
.sym 42865 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 42868 $false
.sym 42869 $false
.sym 42870 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.sym 42871 soc.cpu.mem_do_rinst
.sym 42874 soc.cpu.mem_state[0]
.sym 42875 soc.cpu.mem_state[1]
.sym 42876 soc.cpu.mem_xfer
.sym 42877 soc.cpu.mem_do_wdata
.sym 42880 soc.cpu.mem_state[0]
.sym 42881 $abc$61060$techmap\soc.cpu.$procmux$5199_Y_new_inv_
.sym 42882 soc.cpu.mem_la_read
.sym 42883 soc.cpu.mem_xfer
.sym 42886 $false
.sym 42887 $false
.sym 42888 soc.cpu.mem_state[0]
.sym 42889 soc.cpu.mem_state[1]
.sym 42892 $abc$61060$new_n8131_
.sym 42893 soc.cpu.mem_state[0]
.sym 42894 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 42895 soc.cpu.mem_la_read
.sym 42898 $abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14282_Y[0]_new_
.sym 42899 $abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14280_Y[1]_new_
.sym 42900 $abc$61060$new_n4883_
.sym 42901 soc.cpu.mem_do_wdata
.sym 42904 $false
.sym 42905 $false
.sym 42906 $abc$61060$new_n8132_
.sym 42907 $abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14280_Y[1]_new_
.sym 42908 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34896
.sym 42909 clk_16mhz$2$2
.sym 42910 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.sym 42911 $abc$61060$new_n5042_
.sym 42912 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34846
.sym 42913 $abc$61060$new_n5041_
.sym 42914 $abc$61060$new_n5045_
.sym 42915 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 42916 $abc$61060$new_n5047_
.sym 42917 $abc$61060$new_n4042_
.sym 42918 soc.cpu.prefetched_high_word
.sym 42985 $false
.sym 42986 $false
.sym 42987 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 42988 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 42991 $false
.sym 42992 $false
.sym 42993 $false
.sym 42994 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 42997 $false
.sym 42998 $false
.sym 42999 resetn$2
.sym 43000 soc.cpu.trap
.sym 43003 $false
.sym 43004 $false
.sym 43005 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 43006 iomem_rdata[14]
.sym 43021 $false
.sym 43022 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 43023 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 43024 soc.cpu.mem_xfer
.sym 43027 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 43028 $false
.sym 43029 $false
.sym 43030 $false
.sym 43031 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37350
.sym 43032 clk_16mhz$2$2
.sym 43033 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 43034 soc.cpu.pcpi_mul.rs1[2]
.sym 43035 soc.cpu.pcpi_mul.rs1[3]
.sym 43036 soc.cpu.pcpi_mul.rs1[1]
.sym 43037 soc.cpu.pcpi_mul.rs2[23]
.sym 43039 soc.cpu.pcpi_mul.rs1[0]
.sym 43040 soc.cpu.pcpi_mul.rs2[24]
.sym 43132 soc.cpu.mem_la_read
.sym 43133 $false
.sym 43134 $false
.sym 43135 $false
.sym 43154 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34874
.sym 43155 clk_16mhz$2$2
.sym 43156 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.sym 43159 $abc$61060$new_n7410_
.sym 43160 $abc$61060$new_n7300_
.sym 43161 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 43162 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 43163 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 43237 $false
.sym 43238 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43239 soc.cpu.reg_op2[17]
.sym 43240 soc.cpu.pcpi_mul.rs2[16]
.sym 43243 $false
.sym 43244 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43245 soc.cpu.reg_op2[20]
.sym 43246 soc.cpu.pcpi_mul.rs2[19]
.sym 43249 $false
.sym 43250 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43251 soc.cpu.reg_op2[30]
.sym 43252 soc.cpu.pcpi_mul.rs2[29]
.sym 43255 $false
.sym 43256 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43257 soc.cpu.reg_op2[29]
.sym 43258 soc.cpu.pcpi_mul.rs2[28]
.sym 43261 $false
.sym 43262 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43263 soc.cpu.reg_op2[18]
.sym 43264 soc.cpu.pcpi_mul.rs2[17]
.sym 43267 $false
.sym 43268 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43269 soc.cpu.reg_op2[19]
.sym 43270 soc.cpu.pcpi_mul.rs2[18]
.sym 43277 resetn$2
.sym 43278 clk_16mhz$2$2
.sym 43279 $false
.sym 43280 soc.cpu.pcpi_mul.rs2[22]
.sym 43282 soc.cpu.pcpi_mul.rs2[21]
.sym 43283 soc.cpu.pcpi_mul.rs2[12]
.sym 43284 soc.cpu.pcpi_mul.rs2[15]
.sym 43285 soc.cpu.pcpi_mul.rs2[16]
.sym 43354 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 43355 soc.cpu.pcpi_div.pcpi_wr
.sym 43356 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 43357 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 43366 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 43367 soc.cpu.pcpi_div.pcpi_wr
.sym 43368 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 43369 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 43384 soc.cpu.mem_rdata[21]
.sym 43385 $false
.sym 43386 $false
.sym 43387 $false
.sym 43400 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 43401 clk_16mhz$2$2
.sym 43402 $false
.sym 43405 $abc$61060$new_n7439_
.sym 43406 soc.cpu.pcpi_mul.rdx[14]
.sym 43407 soc.cpu.pcpi_mul.rs2[41]
.sym 43408 soc.cpu.pcpi_mul.rdx[15]
.sym 43409 soc.cpu.pcpi_mul.rdx[29]
.sym 43477 soc.cpu.pcpi_mul.rs2[20]
.sym 43478 soc.cpu.pcpi_mul.rs1[0]
.sym 43479 soc.cpu.pcpi_mul.rdx[20]
.sym 43480 soc.cpu.pcpi_mul.rd[20]
.sym 43483 soc.cpu.pcpi_mul.rs2[29]
.sym 43484 soc.cpu.pcpi_mul.rs1[0]
.sym 43485 soc.cpu.pcpi_mul.rdx[29]
.sym 43486 soc.cpu.pcpi_mul.rd[29]
.sym 43489 soc.cpu.pcpi_mul.rdx[29]
.sym 43490 soc.cpu.pcpi_mul.rd[29]
.sym 43491 soc.cpu.pcpi_mul.rs1[0]
.sym 43492 soc.cpu.pcpi_mul.rs2[29]
.sym 43495 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 43496 soc.cpu.pcpi_div.pcpi_wr
.sym 43497 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 43498 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 43501 soc.cpu.pcpi_mul.rs2[23]
.sym 43502 soc.cpu.pcpi_mul.rs1[0]
.sym 43503 soc.cpu.pcpi_mul.rdx[23]
.sym 43504 soc.cpu.pcpi_mul.rd[23]
.sym 43507 soc.cpu.pcpi_mul.rdx[23]
.sym 43508 soc.cpu.pcpi_mul.rd[23]
.sym 43509 soc.cpu.pcpi_mul.rs1[0]
.sym 43510 soc.cpu.pcpi_mul.rs2[23]
.sym 43513 $false
.sym 43514 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 43515 soc.cpu.pcpi_mul.rd[23]
.sym 43516 soc.cpu.pcpi_mul.rd[55]
.sym 43519 $false
.sym 43520 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 43521 soc.cpu.pcpi_mul.rd[29]
.sym 43522 soc.cpu.pcpi_mul.rd[61]
.sym 43523 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 43524 clk_16mhz$2$2
.sym 43525 $false
.sym 43526 $abc$61060$new_n7266_
.sym 43527 $abc$61060$auto$maccmap.cc:112:fulladd$23671[1]
.sym 43528 $abc$61060$auto$maccmap.cc:112:fulladd$23620[2]
.sym 43529 $abc$61060$auto$maccmap.cc:112:fulladd$23620[3]
.sym 43530 $abc$61060$auto$maccmap.cc:111:fulladd$23670[1]
.sym 43531 $abc$61060$auto$maccmap.cc:111:fulladd$23619[3]
.sym 43532 $abc$61060$auto$maccmap.cc:111:fulladd$23619[2]
.sym 43533 soc.cpu.pcpi_mul.rdx[21]
.sym 43562 $false
.sym 43599 $auto$maccmap.cc:240:synth$23673.C[2]
.sym 43601 $abc$61060$auto$maccmap.cc:111:fulladd$23670[1]
.sym 43602 $abc$61060$auto$maccmap.cc:112:fulladd$23671[0]
.sym 43605 $auto$maccmap.cc:240:synth$23673.C[3]
.sym 43606 $false
.sym 43607 $abc$61060$auto$maccmap.cc:111:fulladd$23670[2]
.sym 43608 $abc$61060$auto$maccmap.cc:112:fulladd$23671[1]
.sym 43609 $auto$maccmap.cc:240:synth$23673.C[2]
.sym 43611 $auto$maccmap.cc:240:synth$23673.C[4]
.sym 43612 $false
.sym 43613 $abc$61060$auto$maccmap.cc:111:fulladd$23670[3]
.sym 43614 $abc$61060$auto$maccmap.cc:112:fulladd$23671[2]
.sym 43615 $auto$maccmap.cc:240:synth$23673.C[3]
.sym 43618 $false
.sym 43619 $false
.sym 43620 $abc$61060$auto$maccmap.cc:112:fulladd$23671[3]
.sym 43621 $auto$maccmap.cc:240:synth$23673.C[4]
.sym 43636 $false
.sym 43637 $abc$61060$auto$maccmap.cc:111:fulladd$23670[1]
.sym 43638 $abc$61060$auto$maccmap.cc:112:fulladd$23671[0]
.sym 43639 $false
.sym 43646 resetn$2
.sym 43647 clk_16mhz$2$2
.sym 43648 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43650 soc.cpu.pcpi_mul.rd[14]
.sym 43651 soc.cpu.pcpi_mul.rd[15]
.sym 43652 soc.cpu.pcpi_mul.rdx[16]
.sym 43653 soc.cpu.pcpi_mul.rd[13]
.sym 43655 soc.cpu.pcpi_mul.rd[52]
.sym 43685 $false
.sym 43722 $auto$maccmap.cc:240:synth$23600.C[2]
.sym 43724 $abc$61060$auto$maccmap.cc:111:fulladd$23597[1]
.sym 43725 $abc$61060$auto$maccmap.cc:112:fulladd$23598[0]
.sym 43728 $auto$maccmap.cc:240:synth$23600.C[3]
.sym 43729 $false
.sym 43730 $abc$61060$auto$maccmap.cc:111:fulladd$23597[2]
.sym 43731 $abc$61060$auto$maccmap.cc:112:fulladd$23598[1]
.sym 43732 $auto$maccmap.cc:240:synth$23600.C[2]
.sym 43735 $false
.sym 43736 $abc$61060$auto$maccmap.cc:111:fulladd$23597[3]
.sym 43737 $abc$61060$auto$maccmap.cc:112:fulladd$23598[2]
.sym 43738 $auto$maccmap.cc:240:synth$23600.C[3]
.sym 43741 soc.cpu.pcpi_mul.rdx[44]
.sym 43742 soc.cpu.pcpi_mul.rd[44]
.sym 43743 soc.cpu.pcpi_mul.rs1[0]
.sym 43744 soc.cpu.pcpi_mul.rs2[44]
.sym 43753 soc.cpu.pcpi_mul.rdx[12]
.sym 43754 soc.cpu.pcpi_mul.rd[12]
.sym 43755 soc.cpu.pcpi_mul.rs1[0]
.sym 43756 soc.cpu.pcpi_mul.rs2[12]
.sym 43765 $false
.sym 43766 $abc$61060$auto$maccmap.cc:111:fulladd$23597[1]
.sym 43767 $abc$61060$auto$maccmap.cc:112:fulladd$23598[0]
.sym 43768 $false
.sym 43769 resetn$2
.sym 43770 clk_16mhz$2$2
.sym 43771 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43772 $abc$61060$new_n7357_
.sym 43773 $abc$61060$auto$maccmap.cc:112:fulladd$23571[0]
.sym 43777 $abc$61060$new_n7420_
.sym 43778 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 43779 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 43852 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 43853 soc.cpu.pcpi_div.pcpi_wr
.sym 43854 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 43855 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 43870 soc.cpu.pcpi_mul.rs2[61]
.sym 43871 soc.cpu.pcpi_mul.rs1[0]
.sym 43872 soc.cpu.pcpi_mul.rdx[61]
.sym 43873 soc.cpu.pcpi_mul.rd[61]
.sym 43876 soc.cpu.pcpi_mul.rdx[61]
.sym 43877 soc.cpu.pcpi_mul.rd[61]
.sym 43878 soc.cpu.pcpi_mul.rs1[0]
.sym 43879 soc.cpu.pcpi_mul.rs2[61]
.sym 43882 $false
.sym 43883 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 43884 soc.cpu.pcpi_mul.rd[14]
.sym 43885 soc.cpu.pcpi_mul.rd[46]
.sym 43892 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 43893 clk_16mhz$2$2
.sym 43894 $false
.sym 43895 $abc$61060$auto$maccmap.cc:111:fulladd$23570[3]
.sym 43896 $abc$61060$auto$maccmap.cc:111:fulladd$23570[1]
.sym 43897 $abc$61060$auto$maccmap.cc:112:fulladd$23571[3]
.sym 43898 $abc$61060$auto$maccmap.cc:112:fulladd$23571[1]
.sym 43899 $abc$61060$auto$maccmap.cc:111:fulladd$23570[2]
.sym 43901 $abc$61060$auto$maccmap.cc:112:fulladd$23571[2]
.sym 43902 soc.cpu.pcpi_mul.rd[53]
.sym 43975 $false
.sym 43976 $false
.sym 43977 $false
.sym 43978 $false
.sym 43981 $false
.sym 43982 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43983 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 43984 soc.cpu.pcpi_mul.rs1[34]
.sym 43987 $false
.sym 43988 soc.cpu.pcpi_mul.mul_waiting$2
.sym 43989 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 43990 soc.cpu.pcpi_mul.rs1[33]
.sym 43999 $false
.sym 44000 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44001 soc.cpu.reg_op1[31]
.sym 44002 soc.cpu.pcpi_mul.rs1[32]
.sym 44005 $false
.sym 44006 soc.cpu.pcpi_mul.mul_waiting$2
.sym 44007 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 44008 soc.cpu.pcpi_mul.rs1[35]
.sym 44015 resetn$2
.sym 44016 clk_16mhz$2$2
.sym 44017 $false
.sym 44019 soc.cpu.pcpi_mul.rd[54]
.sym 44020 soc.cpu.pcpi_mul.rd[55]
.sym 44021 soc.cpu.pcpi_mul.rdx[56]
.sym 44189 $false
.sym 44246 soc.spimemio.rdata[0]
.sym 44334 soc.spimemio.xfer.xfer_tag[3]
.sym 44335 $false
.sym 44336 $false
.sym 44337 $false
.sym 44352 soc.spimemio.xfer.xfer_tag[2]
.sym 44353 $false
.sym 44354 $false
.sym 44355 $false
.sym 44362 $true
.sym 44363 clk_16mhz$2$2
.sym 44364 $false
.sym 44369 $abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0]
.sym 44370 $abc$61060$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 44371 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 44372 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[1]
.sym 44373 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[0]
.sym 44375 soc.spimemio.xfer.dummy_count[1]
.sym 44376 soc.spimemio.xfer.dummy_count[0]
.sym 44491 soc.spimemio.din_qspi
.sym 44492 $false
.sym 44493 $false
.sym 44494 $false
.sym 44497 $false
.sym 44498 $false
.sym 44499 soc.spimemio.din_ddr
.sym 44500 soc.spimemio.din_qspi
.sym 44521 $false
.sym 44522 $false
.sym 44523 soc.spimemio.din_ddr
.sym 44524 soc.spimemio.din_qspi
.sym 44525 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 44526 clk_16mhz$2$2
.sym 44527 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 44529 $auto$alumacc.cc:474:replace_alu$7329.C[1]
.sym 44530 $auto$alumacc.cc:474:replace_alu$7329.C[2]
.sym 44531 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[3]
.sym 44532 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 44533 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[2]
.sym 44534 soc.spimemio.xfer.dummy_count[3]
.sym 44535 soc.spimemio.xfer.dummy_count[2]
.sym 44602 $false
.sym 44603 $false
.sym 44604 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 44605 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 44608 $false
.sym 44609 $abc$61060$new_n4967_
.sym 44610 soc.spimemio.din_data[7]
.sym 44611 $abc$61060$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 44626 $false
.sym 44627 $abc$61060$new_n4967_
.sym 44628 soc.spimemio.din_data[4]
.sym 44629 $abc$61060$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 44632 $false
.sym 44633 $abc$61060$new_n4967_
.sym 44634 soc.spimemio.din_data[2]
.sym 44635 $abc$61060$soc.spimemio.xfer.next_obuffer[2]_new_inv_
.sym 44644 $false
.sym 44645 $abc$61060$new_n4967_
.sym 44646 soc.spimemio.din_data[3]
.sym 44647 $abc$61060$soc.spimemio.xfer.next_obuffer[3]_new_inv_
.sym 44648 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054
.sym 44649 clk_16mhz$2$2
.sym 44650 $false
.sym 44725 $false
.sym 44726 $abc$61060$new_n4964_
.sym 44727 $abc$61060$new_n4989_
.sym 44728 soc.spimemio.din_data[7]
.sym 44731 soc.spimemio.din_data[5]
.sym 44732 $abc$61060$new_n4989_
.sym 44733 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 44734 soc.cpu.mem_addr[5]
.sym 44737 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 44738 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 44739 soc.cpu.mem_addr[20]
.sym 44740 soc.spimemio.din_data[4]
.sym 44743 $abc$61060$new_n5003_
.sym 44744 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[4]_new_inv_
.sym 44745 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 44746 soc.cpu.mem_addr[4]
.sym 44749 $abc$61060$new_n5001_
.sym 44750 $abc$61060$new_n5000_
.sym 44751 $abc$61060$new_n4992_
.sym 44752 soc.cpu.mem_addr[21]
.sym 44755 $abc$61060$new_n5027_
.sym 44756 $abc$61060$new_n8139_
.sym 44757 soc.spimemio.din_data[0]
.sym 44758 $abc$61060$new_n4989_
.sym 44761 $abc$61060$new_n8136_
.sym 44762 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31675[0]_new_inv_
.sym 44763 soc.cpu.mem_addr[3]
.sym 44764 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 44767 $false
.sym 44768 $abc$61060$new_n4963_
.sym 44769 soc.cpu.mem_addr[23]
.sym 44770 $abc$61060$new_n4992_
.sym 44771 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 44772 clk_16mhz$2$2
.sym 44773 $false
.sym 44854 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[3]_new_inv_
.sym 44855 $abc$61060$new_n4982_
.sym 44856 soc.cpu.mem_addr[11]
.sym 44857 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 44860 $abc$61060$new_n4982_
.sym 44861 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 44862 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 44863 soc.cpu.mem_addr[13]
.sym 44866 $abc$61060$new_n4982_
.sym 44867 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 44868 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 44869 soc.cpu.mem_addr[15]
.sym 44872 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 44873 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 44874 soc.cpu.mem_addr[19]
.sym 44875 soc.spimemio.din_data[3]
.sym 44878 $false
.sym 44879 $abc$61060$new_n4965_
.sym 44880 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 44881 soc.cpu.mem_addr[7]
.sym 44890 soc.spimemio.xfer.ibuffer[1]
.sym 44891 $false
.sym 44892 $false
.sym 44893 $false
.sym 44894 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 44895 clk_16mhz$2$2
.sym 44896 $false
.sym 44898 $abc$61060$new_n4103_
.sym 44899 soc.spimemio.buffer[16]
.sym 44971 $false
.sym 44972 $false
.sym 44973 resetn$2
.sym 44974 soc.spimemio.softreset
.sym 44983 soc.cpu.mem_do_rinst
.sym 44984 soc.cpu.mem_do_prefetch
.sym 44985 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[15]
.sym 44986 soc.cpu.reg_op1[17]
.sym 44989 soc.cpu.mem_do_rinst
.sym 44990 soc.cpu.mem_do_prefetch
.sym 44991 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[14]
.sym 44992 soc.cpu.reg_op1[16]
.sym 45017 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 45018 clk_16mhz$2$2
.sym 45019 $false
.sym 45025 $abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.sym 45026 soc.cpu.mem_addr[22]
.sym 45027 soc.cpu.mem_addr[19]
.sym 45094 soc.cpu.mem_do_rinst
.sym 45095 soc.cpu.mem_do_prefetch
.sym 45096 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[29]
.sym 45097 soc.cpu.reg_op1[31]
.sym 45100 soc.cpu.mem_do_rinst
.sym 45101 soc.cpu.mem_do_prefetch
.sym 45102 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[18]
.sym 45103 soc.cpu.reg_op1[20]
.sym 45106 soc.cpu.mem_do_rinst
.sym 45107 soc.cpu.mem_do_prefetch
.sym 45108 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[22]
.sym 45109 soc.cpu.reg_op1[24]
.sym 45118 soc.cpu.mem_do_rinst
.sym 45119 soc.cpu.mem_do_prefetch
.sym 45120 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[16]
.sym 45121 soc.cpu.reg_op1[18]
.sym 45124 soc.cpu.mem_do_rinst
.sym 45125 soc.cpu.mem_do_prefetch
.sym 45126 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[26]
.sym 45127 soc.cpu.reg_op1[28]
.sym 45130 soc.cpu.mem_do_rinst
.sym 45131 soc.cpu.mem_do_prefetch
.sym 45132 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[19]
.sym 45133 soc.cpu.reg_op1[21]
.sym 45136 soc.cpu.mem_do_rinst
.sym 45137 soc.cpu.mem_do_prefetch
.sym 45138 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[27]
.sym 45139 soc.cpu.reg_op1[29]
.sym 45140 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 45141 clk_16mhz$2$2
.sym 45142 $false
.sym 45145 soc.cpu.irq_mask[8]
.sym 45147 soc.cpu.irq_mask[7]
.sym 45148 soc.cpu.irq_mask[17]
.sym 45217 soc.spimemio.xfer.ibuffer[6]
.sym 45218 $false
.sym 45219 $false
.sym 45220 $false
.sym 45263 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 45264 clk_16mhz$2$2
.sym 45265 $false
.sym 45266 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[6]_new_
.sym 45267 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_
.sym 45268 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_
.sym 45269 soc.cpu.irq_pending[18]
.sym 45270 soc.cpu.irq_pending[10]
.sym 45271 soc.cpu.irq_pending[6]
.sym 45272 soc.cpu.irq_pending[17]
.sym 45273 soc.cpu.irq_pending[8]
.sym 45340 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 45341 $abc$61060$new_n4054_
.sym 45342 soc.spimemio.valid
.sym 45343 soc.spimemio.rdata[9]
.sym 45346 $abc$61060$new_n3999_
.sym 45347 soc.simpleuart.recv_buf_valid
.sym 45348 soc.simpleuart.cfg_divider[17]
.sym 45349 $abc$61060$new_n4002_
.sym 45352 $false
.sym 45353 $false
.sym 45354 soc.cpu.mem_wordsize[1]
.sym 45355 soc.cpu.mem_wordsize[0]
.sym 45364 soc.spimemio.buffer[14]
.sym 45365 $false
.sym 45366 $false
.sym 45367 $false
.sym 45370 soc.spimemio.buffer[9]
.sym 45371 $false
.sym 45372 $false
.sym 45373 $false
.sym 45386 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 45387 clk_16mhz$2$2
.sym 45388 $false
.sym 45389 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[5]_new_
.sym 45390 $abc$61060$new_n4181_
.sym 45391 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_
.sym 45392 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[22]_new_
.sym 45393 soc.cpu.irq_pending[22]
.sym 45394 soc.cpu.irq_pending[15]
.sym 45395 soc.cpu.irq_pending[5]
.sym 45396 soc.cpu.irq_pending[23]
.sym 45463 $false
.sym 45464 $false
.sym 45465 soc.cpu.cpuregs_rs1[10]
.sym 45466 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 45469 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27151[0]_new_inv_
.sym 45470 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[10]_new_
.sym 45471 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27151[1]_new_
.sym 45472 $abc$61060$new_n7300_
.sym 45475 soc.cpu.timer[22]
.sym 45476 soc.cpu.instr_timer
.sym 45477 soc.cpu.irq_mask[22]
.sym 45478 soc.cpu.instr_maskirq
.sym 45481 soc.cpu.timer[7]
.sym 45482 soc.cpu.instr_timer
.sym 45483 soc.cpu.irq_mask[7]
.sym 45484 soc.cpu.instr_maskirq
.sym 45487 soc.cpu.cpuregs_rs1[22]
.sym 45488 $false
.sym 45489 $false
.sym 45490 $false
.sym 45493 soc.cpu.cpuregs_rs1[0]
.sym 45494 $false
.sym 45495 $false
.sym 45496 $false
.sym 45499 soc.cpu.cpuregs_rs1[23]
.sym 45500 $false
.sym 45501 $false
.sym 45502 $false
.sym 45505 soc.cpu.cpuregs_rs1[9]
.sym 45506 $false
.sym 45507 $false
.sym 45508 $false
.sym 45509 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 45510 clk_16mhz$2$2
.sym 45511 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 45512 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_
.sym 45513 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[1]_new_inv_
.sym 45514 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[2]_new_inv_
.sym 45515 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[29]_new_
.sym 45516 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[0]_new_inv_
.sym 45517 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_
.sym 45518 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 45519 $abc$61060$new_n7245_
.sym 45586 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27172[0]_new_inv_
.sym 45587 $abc$61060$new_n7266_
.sym 45588 soc.cpu.cpuregs_rs1[7]
.sym 45589 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 45592 $abc$61060$new_n3999_
.sym 45593 soc.simpleuart.recv_buf_valid
.sym 45594 soc.simpleuart.cfg_divider[20]
.sym 45595 $abc$61060$new_n4002_
.sym 45598 $false
.sym 45599 soc.cpu.cpu_state[2]
.sym 45600 $abc$61060$new_n7265_
.sym 45601 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[7]_new_
.sym 45604 $false
.sym 45605 $false
.sym 45606 soc.cpu.irq_mask[20]
.sym 45607 soc.cpu.irq_pending[20]
.sym 45610 $false
.sym 45611 $false
.sym 45612 soc.cpu.irq_mask[11]
.sym 45613 soc.cpu.irq_pending[11]
.sym 45616 $false
.sym 45617 $false
.sym 45618 soc.cpu.irq_mask[19]
.sym 45619 soc.cpu.irq_pending[19]
.sym 45622 $false
.sym 45623 $false
.sym 45624 soc.cpu.irq_mask[29]
.sym 45625 soc.cpu.irq_pending[29]
.sym 45628 $false
.sym 45629 $false
.sym 45630 soc.cpu.irq_mask[30]
.sym 45631 soc.cpu.irq_pending[30]
.sym 45632 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 45633 clk_16mhz$2$2
.sym 45634 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 45635 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_
.sym 45636 $abc$61060$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2490_Y_new_inv_
.sym 45637 $abc$61060$new_n4175_
.sym 45638 $abc$61060$new_n4201_
.sym 45639 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[4]_new_inv_
.sym 45640 $abc$61060$new_n7374_
.sym 45641 soc.cpu.reg_out[17]
.sym 45642 soc.cpu.reg_out[30]
.sym 45709 soc.cpu.timer[0]
.sym 45710 soc.cpu.instr_timer
.sym 45711 soc.cpu.irq_mask[0]
.sym 45712 soc.cpu.instr_maskirq
.sym 45715 $false
.sym 45716 $false
.sym 45717 soc.cpu.irq_pending[16]
.sym 45718 soc.cpu.irq_mask[16]
.sym 45721 $false
.sym 45722 $false
.sym 45723 soc.cpu.irq_pending[28]
.sym 45724 soc.cpu.irq_mask[28]
.sym 45727 $false
.sym 45728 soc.cpu.irq_pending[11]
.sym 45729 soc.cpu.irq_state[1]
.sym 45730 soc.cpu.irq_mask[11]
.sym 45733 $abc$61060$new_n4178_
.sym 45734 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[12]_new_
.sym 45735 soc.cpu.irq_pending[11]
.sym 45736 soc.cpu.irq_mask[11]
.sym 45739 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27011[0]_new_inv_
.sym 45740 $abc$61060$new_n7512_
.sym 45741 soc.cpu.cpuregs_rs1[30]
.sym 45742 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 45745 $false
.sym 45746 $false
.sym 45747 soc.cpu.irq_mask[16]
.sym 45748 soc.cpu.irq_pending[16]
.sym 45751 $false
.sym 45752 $false
.sym 45753 soc.cpu.irq_mask[28]
.sym 45754 soc.cpu.irq_pending[28]
.sym 45755 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 45756 clk_16mhz$2$2
.sym 45757 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 45758 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[7]_new_inv_
.sym 45759 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[5]_new_inv_
.sym 45760 $abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_
.sym 45761 $abc$61060$new_n7425_
.sym 45762 $abc$61060$new_n7405_
.sym 45763 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[3]_new_inv_
.sym 45764 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17828[2]_new_inv_
.sym 45765 soc.cpu.reg_out[16]
.sym 45832 soc.cpu.irq_pending[24]
.sym 45833 soc.cpu.irq_mask[24]
.sym 45834 soc.cpu.irq_pending[27]
.sym 45835 soc.cpu.irq_mask[27]
.sym 45838 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 45839 soc.cpu.irq_pending[24]
.sym 45840 soc.cpu.irq_state[1]
.sym 45841 soc.cpu.irq_mask[24]
.sym 45844 soc.cpu.irq_pending[27]
.sym 45845 soc.cpu.irq_pending[26]
.sym 45846 soc.cpu.irq_pending[25]
.sym 45847 soc.cpu.irq_pending[24]
.sym 45850 $false
.sym 45851 $false
.sym 45852 soc.cpu.irq_pending[31]
.sym 45853 soc.cpu.irq_mask[31]
.sym 45856 $false
.sym 45857 $false
.sym 45858 soc.cpu.irq_pending[21]
.sym 45859 soc.cpu.irq_mask[21]
.sym 45862 $false
.sym 45863 $false
.sym 45864 soc.cpu.irq_mask[31]
.sym 45865 soc.cpu.irq_pending[31]
.sym 45868 $false
.sym 45869 $false
.sym 45870 soc.cpu.irq_mask[21]
.sym 45871 soc.cpu.irq_pending[21]
.sym 45874 $false
.sym 45875 $false
.sym 45876 soc.cpu.irq_mask[26]
.sym 45877 soc.cpu.irq_pending[26]
.sym 45878 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 45879 clk_16mhz$2$2
.sym 45880 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 45881 $abc$61060$new_n7351_
.sym 45882 $abc$61060$new_n7507_
.sym 45883 $abc$61060$new_n7495_
.sym 45884 $abc$61060$new_n7509_
.sym 45885 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28411_new_inv_
.sym 45886 soc.cpu.cpuregs.wdata[18]
.sym 45887 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[27]_new_
.sym 45888 soc.cpu.reg_out[5]
.sym 45955 $false
.sym 45956 $false
.sym 45957 soc.cpu.irq_pending[26]
.sym 45958 soc.cpu.irq_mask[26]
.sym 45961 $abc$61060$new_n7465_
.sym 45962 soc.cpu.cpu_state[2]
.sym 45963 $abc$61060$new_n7459_
.sym 45964 $abc$61060$new_n7464_
.sym 45967 soc.cpu.irq_pending[26]
.sym 45968 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 45969 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[26]
.sym 45970 soc.cpu.cpu_state[3]
.sym 45973 $false
.sym 45974 $false
.sym 45975 $abc$61060$new_n7145_
.sym 45976 $abc$61060$new_n7144_
.sym 45979 soc.cpu.irq_pending[25]
.sym 45980 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 45981 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[25]
.sym 45982 soc.cpu.cpu_state[3]
.sym 45991 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[0]_new_inv_
.sym 45992 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[22]_new_
.sym 45993 soc.cpu.cpuregs_rs1[22]
.sym 45994 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 45997 $abc$61060$new_n4249_
.sym 45998 soc.cpu.irq_pending[2]
.sym 45999 resetn$2
.sym 46000 $abc$61060$new_n5863_
.sym 46001 $true
.sym 46002 clk_16mhz$2$2
.sym 46003 $false
.sym 46004 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[16]_new_
.sym 46005 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28355_new_inv_
.sym 46006 soc.cpu.cpuregs.wdata[4]
.sym 46007 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[19]_new_
.sym 46008 soc.cpu.reg_out[14]
.sym 46009 soc.cpu.reg_out[28]
.sym 46010 soc.cpu.reg_out[21]
.sym 46011 soc.cpu.reg_out[19]
.sym 46078 $false
.sym 46079 $abc$61060$new_n7046_
.sym 46080 soc.cpu.decoded_imm[23]
.sym 46081 $abc$61060$new_n6995_
.sym 46084 $false
.sym 46085 $abc$61060$new_n7056_
.sym 46086 soc.cpu.decoded_imm[28]
.sym 46087 $abc$61060$new_n6995_
.sym 46090 $false
.sym 46091 $abc$61060$new_n7054_
.sym 46092 soc.cpu.decoded_imm[27]
.sym 46093 $abc$61060$new_n6995_
.sym 46096 $false
.sym 46097 $abc$61060$new_n7024_
.sym 46098 soc.cpu.decoded_imm[12]
.sym 46099 $abc$61060$new_n6995_
.sym 46102 $false
.sym 46103 $abc$61060$new_n7044_
.sym 46104 soc.cpu.decoded_imm[22]
.sym 46105 $abc$61060$new_n6995_
.sym 46108 $false
.sym 46109 $abc$61060$new_n7058_
.sym 46110 soc.cpu.decoded_imm[29]
.sym 46111 $abc$61060$new_n6995_
.sym 46114 $false
.sym 46115 $abc$61060$new_n7016_
.sym 46116 soc.cpu.decoded_imm[8]
.sym 46117 $abc$61060$new_n6995_
.sym 46120 $false
.sym 46121 $abc$61060$new_n7040_
.sym 46122 soc.cpu.decoded_imm[20]
.sym 46123 $abc$61060$new_n6995_
.sym 46124 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 46125 clk_16mhz$2$2
.sym 46126 $false
.sym 46127 $abc$61060$new_n4540_
.sym 46128 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.sym 46129 $abc$61060$new_n7182_
.sym 46130 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[0]
.sym 46131 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37312
.sym 46132 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[21]_new_
.sym 46133 soc.cpu.irq_state[0]
.sym 46134 soc.cpu.irq_state[1]
.sym 46201 soc.cpu.cpuregs_rs1[9]
.sym 46202 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 46203 soc.cpu.irq_mask[9]
.sym 46204 soc.cpu.instr_maskirq
.sym 46219 $abc$61060$new_n7475_
.sym 46220 soc.cpu.cpu_state[2]
.sym 46221 $abc$61060$new_n7469_
.sym 46222 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[26]_new_
.sym 46225 $abc$61060$new_n7291_
.sym 46226 $abc$61060$new_n7290_
.sym 46227 soc.cpu.instr_timer
.sym 46228 soc.cpu.timer[9]
.sym 46231 $false
.sym 46232 soc.cpu.cpu_state[2]
.sym 46233 $abc$61060$new_n7289_
.sym 46234 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[9]_new_
.sym 46243 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 46244 $false
.sym 46245 $false
.sym 46246 $false
.sym 46247 $true
.sym 46248 clk_16mhz$2$2
.sym 46249 $false
.sym 46250 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[28]_new_
.sym 46251 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13707_Y_new_inv_
.sym 46252 $abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 46253 soc.cpu.reg_op2[13]
.sym 46254 soc.cpu.reg_op2[7]
.sym 46255 soc.cpu.reg_op2[1]
.sym 46256 soc.cpu.reg_op2[14]
.sym 46257 soc.cpu.reg_op2[4]
.sym 46324 $abc$61060$new_n4497_
.sym 46325 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$20543[1]_new_inv_
.sym 46326 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$20543[0]_new_inv_
.sym 46327 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$20543[2]_new_inv_
.sym 46330 $false
.sym 46331 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 46332 $abc$61060$techmap\soc.cpu.$procmux$4619_Y[1]_new_inv_
.sym 46333 soc.cpu.decoded_rs2[1]
.sym 46336 soc.cpu.latched_rd[1]
.sym 46337 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 46338 soc.cpu.decoded_rs2[1]
.sym 46339 $abc$61060$techmap\soc.cpu.$procmux$4619_Y[1]_new_inv_
.sym 46342 $false
.sym 46343 $false
.sym 46344 soc.cpu.latched_rd[0]
.sym 46345 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 46348 $abc$61060$new_n3999_
.sym 46349 soc.simpleuart.recv_buf_valid
.sym 46350 soc.simpleuart.cfg_divider[19]
.sym 46351 $abc$61060$new_n4002_
.sym 46354 $abc$61060$new_n3999_
.sym 46355 soc.simpleuart.recv_buf_valid
.sym 46356 soc.simpleuart.cfg_divider[18]
.sym 46357 $abc$61060$new_n4002_
.sym 46360 soc.cpu.latched_rd[4]
.sym 46361 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 46362 soc.cpu.latched_rd[3]
.sym 46363 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 46366 soc.cpu.cpuregs.wen
.sym 46367 $false
.sym 46368 $false
.sym 46369 $false
.sym 46370 $true
.sym 46371 clk_16mhz$2$2
.sym 46372 $abc$61060$auto$simplemap.cc:256:simplemap_eqne$20550
.sym 46373 soc.cpu.cpuregs.wen
.sym 46374 $abc$61060$soc.cpu.mem_rdata_word[5]_new_inv_
.sym 46375 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13706_Y_new_inv_
.sym 46376 $abc$61060$new_n4235_
.sym 46377 $abc$61060$new_n7237_
.sym 46378 $abc$61060$new_n4127_
.sym 46379 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 46380 $abc$61060$new_n6992_
.sym 46447 $false
.sym 46448 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 46449 $abc$61060$techmap\soc.cpu.$procmux$4619_Y[2]_new_inv_
.sym 46450 soc.cpu.decoded_rs2[2]
.sym 46453 soc.cpu.latched_rd[2]
.sym 46454 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 46455 soc.cpu.decoded_rs2[2]
.sym 46456 $abc$61060$techmap\soc.cpu.$procmux$4619_Y[2]_new_inv_
.sym 46459 $false
.sym 46460 $abc$61060$new_n7018_
.sym 46461 soc.cpu.decoded_imm[9]
.sym 46462 $abc$61060$new_n6995_
.sym 46465 $false
.sym 46466 $abc$61060$new_n7030_
.sym 46467 soc.cpu.decoded_imm[15]
.sym 46468 $abc$61060$new_n6995_
.sym 46471 $false
.sym 46472 $false
.sym 46473 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13711_Y_new_inv_
.sym 46474 $abc$61060$new_n7009_
.sym 46477 $false
.sym 46478 $false
.sym 46479 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13706_Y_new_inv_
.sym 46480 $abc$61060$new_n6991_
.sym 46483 $false
.sym 46484 $false
.sym 46485 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13709_Y_new_inv_
.sym 46486 $abc$61060$new_n7003_
.sym 46489 $false
.sym 46490 $false
.sym 46491 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13708_Y_new_inv_
.sym 46492 $abc$61060$new_n7000_
.sym 46493 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 46494 clk_16mhz$2$2
.sym 46495 $false
.sym 46496 soc.cpu.mem_la_wdata[14]
.sym 46497 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11479[5]_new_
.sym 46498 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 46499 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 46500 soc.cpu.instr_rdinstrh
.sym 46501 soc.cpu.instr_rdcycle
.sym 46502 soc.cpu.instr_rdcycleh
.sym 46503 soc.cpu.instr_rdinstr
.sym 46570 $false
.sym 46571 $false
.sym 46572 soc.cpu.irq_mask[2]
.sym 46573 soc.cpu.irq_active
.sym 46576 soc.cpu.mem_wordsize[1]
.sym 46577 soc.cpu.mem_wordsize[0]
.sym 46578 soc.cpu.reg_op1[0]
.sym 46579 soc.cpu.reg_op1[1]
.sym 46582 $false
.sym 46583 $false
.sym 46584 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 46585 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_
.sym 46588 $false
.sym 46589 $false
.sym 46590 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.sym 46591 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_
.sym 46594 soc.cpu.mem_wordsize[1]
.sym 46595 soc.cpu.mem_wordsize[0]
.sym 46596 soc.cpu.reg_op1[1]
.sym 46597 soc.cpu.reg_op1[0]
.sym 46600 $false
.sym 46601 soc.cpu.reg_op1[0]
.sym 46602 soc.cpu.mem_wordsize[0]
.sym 46603 soc.cpu.mem_wordsize[1]
.sym 46606 soc.cpu.mem_la_wdata[14]
.sym 46607 $false
.sym 46608 $false
.sym 46609 $false
.sym 46612 $false
.sym 46613 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 46614 soc.cpu.mem_la_wdata[14]
.sym 46615 soc.cpu.reg_op2[30]
.sym 46616 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 46617 clk_16mhz$2$2
.sym 46618 $false
.sym 46619 $abc$61060$new_n4238_
.sym 46620 $abc$61060$new_n4229_
.sym 46621 $abc$61060$new_n4138_
.sym 46622 $abc$61060$new_n4221_
.sym 46623 $abc$61060$new_n8115_
.sym 46624 $abc$61060$new_n4234_
.sym 46625 $abc$61060$new_n8120_
.sym 46626 $abc$61060$new_n4223_
.sym 46693 $false
.sym 46694 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 46695 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 46696 $abc$61060$new_n4127_
.sym 46699 resetn$2
.sym 46700 soc.cpu.mem_do_wdata
.sym 46701 soc.cpu.mem_do_rdata
.sym 46702 $abc$61060$new_n4127_
.sym 46705 $false
.sym 46706 soc.cpu.last_mem_valid
.sym 46707 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 46708 soc.cpu.mem_la_firstword_reg
.sym 46711 $false
.sym 46712 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 46713 $abc$61060$new_n4127_
.sym 46714 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 46717 $false
.sym 46718 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.sym 46719 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 46720 resetn$2
.sym 46723 $false
.sym 46724 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 46725 resetn$2
.sym 46726 $abc$61060$new_n4127_
.sym 46729 $false
.sym 46730 $false
.sym 46731 $abc$61060$techmap\soc.cpu.$procmux$5457_Y
.sym 46732 soc.cpu.mem_xfer
.sym 46735 $abc$61060$techmap\soc.cpu.$procmux$5457_Y
.sym 46736 $false
.sym 46737 $false
.sym 46738 $false
.sym 46739 $true
.sym 46740 clk_16mhz$2$2
.sym 46741 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 46742 $abc$61060$new_n4232_
.sym 46743 $abc$61060$new_n4114_
.sym 46744 $abc$61060$new_n4140_
.sym 46745 $abc$61060$new_n8229_
.sym 46746 $abc$61060$new_n4250_
.sym 46747 $abc$61060$new_n4249_
.sym 46748 $abc$61060$new_n4125_
.sym 46749 $abc$61060$new_n4134_
.sym 46816 $abc$61060$soc.cpu.mem_la_write_new_
.sym 46817 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 46818 soc.cpu.mem_wstrb[0]
.sym 46819 soc.cpu.mem_la_read
.sym 46822 $false
.sym 46823 resetn$2
.sym 46824 soc.cpu.mem_do_rdata
.sym 46825 soc.cpu.mem_do_wdata
.sym 46828 $false
.sym 46829 soc.cpu.mem_do_wdata
.sym 46830 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 46831 resetn$2
.sym 46840 $false
.sym 46841 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 46842 soc.cpu.reg_op2[18]
.sym 46843 soc.cpu.reg_op2[2]
.sym 46852 $false
.sym 46853 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 46854 soc.cpu.reg_op2[23]
.sym 46855 soc.cpu.reg_op2[7]
.sym 46858 $false
.sym 46859 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 46860 soc.cpu.reg_op2[22]
.sym 46861 soc.cpu.reg_op2[6]
.sym 46862 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 46863 clk_16mhz$2$2
.sym 46864 $false
.sym 46865 $abc$61060$new_n4484_
.sym 46866 $abc$61060$new_n4123_
.sym 46867 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:364$2017_Y_new_
.sym 46869 $abc$61060$new_n4243_
.sym 46870 $abc$61060$new_n4124_
.sym 46871 $abc$61060$new_n4081_
.sym 46872 $abc$61060$new_n4244_
.sym 46939 $false
.sym 46940 $false
.sym 46941 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 46942 soc.cpu.mem_do_prefetch
.sym 46945 $false
.sym 46946 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:364$2017_Y_new_
.sym 46947 $abc$61060$new_n4082_
.sym 46948 $abc$61060$new_n4883_
.sym 46951 $false
.sym 46952 $false
.sym 46953 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 46954 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_
.sym 46957 $abc$61060$new_n4119_
.sym 46958 soc.cpu.mem_xfer
.sym 46959 soc.cpu.mem_do_rinst
.sym 46960 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.sym 46963 $false
.sym 46964 $false
.sym 46965 resetn$2
.sym 46966 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.sym 46969 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_
.sym 46970 soc.cpu.mem_do_wdata
.sym 46971 $abc$61060$new_n4082_
.sym 46972 soc.cpu.mem_valid
.sym 46975 $false
.sym 46976 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 46977 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 46978 soc.cpu.mem_do_wdata
.sym 46981 $false
.sym 46982 $false
.sym 46983 soc.cpu.mem_do_rinst
.sym 46984 soc.cpu.mem_do_rdata
.sym 46988 soc.cpu.clear_prefetched_high_word
.sym 46989 $abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 46991 $abc$61060$new_n4384_
.sym 46992 $abc$61060$new_n4513_
.sym 46993 $abc$61060$new_n4082_
.sym 46994 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_
.sym 46995 soc.cpu.clear_prefetched_high_word_q
.sym 47062 $false
.sym 47063 soc.cpu.mem_xfer
.sym 47064 soc.cpu.mem_do_rdata
.sym 47065 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.sym 47068 soc.cpu.clear_prefetched_high_word
.sym 47069 $abc$61060$new_n5047_
.sym 47070 $abc$61060$new_n5045_
.sym 47071 $abc$61060$new_n5042_
.sym 47074 $abc$61060$new_n5045_
.sym 47075 $abc$61060$new_n5042_
.sym 47076 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_
.sym 47077 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.sym 47080 $false
.sym 47081 $false
.sym 47082 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 47083 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 47086 $false
.sym 47087 $abc$61060$new_n5041_
.sym 47088 $abc$61060$new_n4082_
.sym 47089 soc.cpu.mem_la_read
.sym 47092 $false
.sym 47093 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 47094 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 47095 soc.cpu.mem_la_read
.sym 47098 soc.cpu.prefetched_high_word
.sym 47099 soc.cpu.mem_do_rinst
.sym 47100 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 47101 soc.cpu.clear_prefetched_high_word
.sym 47104 $false
.sym 47105 $false
.sym 47106 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 47107 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_
.sym 47108 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34846
.sym 47109 clk_16mhz$2$2
.sym 47110 soc.cpu.clear_prefetched_high_word
.sym 47111 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 47113 $abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 47114 $abc$61060$new_n4341_
.sym 47115 soc.cpu.mem_rdata_latched[5]
.sym 47116 $abc$61060$new_n4332_
.sym 47117 soc.cpu.mem_rdata_q[5]
.sym 47185 $false
.sym 47186 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47187 soc.cpu.reg_op1[2]
.sym 47188 soc.cpu.pcpi_mul.rs1[3]
.sym 47191 $false
.sym 47192 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47193 soc.cpu.reg_op1[3]
.sym 47194 soc.cpu.pcpi_mul.rs1[4]
.sym 47197 $false
.sym 47198 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47199 soc.cpu.reg_op1[1]
.sym 47200 soc.cpu.pcpi_mul.rs1[2]
.sym 47203 $false
.sym 47204 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47205 soc.cpu.reg_op2[23]
.sym 47206 soc.cpu.pcpi_mul.rs2[22]
.sym 47215 $false
.sym 47216 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47217 soc.cpu.reg_op1[0]
.sym 47218 soc.cpu.pcpi_mul.rs1[1]
.sym 47221 $false
.sym 47222 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47223 soc.cpu.reg_op2[24]
.sym 47224 soc.cpu.pcpi_mul.rs2[23]
.sym 47231 resetn$2
.sym 47232 clk_16mhz$2$2
.sym 47233 $false
.sym 47234 soc.cpu.pcpi_mul.rs1[18]
.sym 47235 soc.cpu.pcpi_mul.rs1[16]
.sym 47237 soc.cpu.pcpi_mul.rs1[19]
.sym 47238 soc.cpu.pcpi_mul.rs1[22]
.sym 47239 soc.cpu.pcpi_mul.rs1[20]
.sym 47240 soc.cpu.pcpi_mul.rs1[17]
.sym 47241 soc.cpu.pcpi_mul.rs1[21]
.sym 47320 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 47321 soc.cpu.pcpi_div.pcpi_wr
.sym 47322 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 47323 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 47326 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 47327 soc.cpu.pcpi_div.pcpi_wr
.sym 47328 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 47329 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 47332 $false
.sym 47333 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 47334 soc.cpu.pcpi_mul.rd[20]
.sym 47335 soc.cpu.pcpi_mul.rd[52]
.sym 47338 $false
.sym 47339 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 47340 soc.cpu.pcpi_mul.rd[6]
.sym 47341 soc.cpu.pcpi_mul.rd[38]
.sym 47344 $false
.sym 47345 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 47346 soc.cpu.pcpi_mul.rd[10]
.sym 47347 soc.cpu.pcpi_mul.rd[42]
.sym 47354 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 47355 clk_16mhz$2$2
.sym 47356 $false
.sym 47357 soc.cpu.pcpi_mul.rs2[14]
.sym 47362 soc.cpu.pcpi_mul.rs2[13]
.sym 47431 $false
.sym 47432 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47433 soc.cpu.reg_op2[22]
.sym 47434 soc.cpu.pcpi_mul.rs2[21]
.sym 47443 $false
.sym 47444 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47445 soc.cpu.reg_op2[21]
.sym 47446 soc.cpu.pcpi_mul.rs2[20]
.sym 47449 $false
.sym 47450 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47451 soc.cpu.reg_op2[12]
.sym 47452 soc.cpu.pcpi_mul.rs2[11]
.sym 47455 $false
.sym 47456 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47457 soc.cpu.reg_op2[15]
.sym 47458 soc.cpu.pcpi_mul.rs2[14]
.sym 47461 $false
.sym 47462 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47463 soc.cpu.reg_op2[16]
.sym 47464 soc.cpu.pcpi_mul.rs2[15]
.sym 47477 resetn$2
.sym 47478 clk_16mhz$2$2
.sym 47479 $false
.sym 47481 soc.cpu.pcpi_mul.rs2[42]
.sym 47482 soc.cpu.pcpi_mul.rdx[43]
.sym 47484 soc.cpu.pcpi_mul.rdx[22]
.sym 47486 soc.cpu.pcpi_mul.rs2[43]
.sym 47566 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 47567 soc.cpu.pcpi_div.pcpi_wr
.sym 47568 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 47569 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 47572 $false
.sym 47573 $false
.sym 47574 $false
.sym 47575 $false
.sym 47578 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47579 soc.cpu.pcpi_mul.rs2[40]
.sym 47580 soc.cpu.pcpi_mul.instr_mulh
.sym 47581 soc.cpu.reg_op2[31]
.sym 47584 $false
.sym 47585 $false
.sym 47586 $false
.sym 47587 $false
.sym 47590 $false
.sym 47591 $false
.sym 47592 $false
.sym 47593 $false
.sym 47600 resetn$2
.sym 47601 clk_16mhz$2$2
.sym 47602 $false
.sym 47603 $abc$61060$auto$maccmap.cc:111:fulladd$23670[2]
.sym 47604 $abc$61060$auto$maccmap.cc:112:fulladd$23671[2]
.sym 47605 $abc$61060$auto$maccmap.cc:111:fulladd$23521[3]
.sym 47607 $abc$61060$auto$maccmap.cc:112:fulladd$23522[3]
.sym 47608 $abc$61060$new_n7512_
.sym 47609 $abc$61060$new_n7290_
.sym 47610 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 47677 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 47678 soc.cpu.pcpi_div.pcpi_wr
.sym 47679 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 47680 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 47683 soc.cpu.pcpi_mul.rs2[21]
.sym 47684 soc.cpu.pcpi_mul.rs1[0]
.sym 47685 soc.cpu.pcpi_mul.rdx[21]
.sym 47686 soc.cpu.pcpi_mul.rd[21]
.sym 47689 soc.cpu.pcpi_mul.rs2[14]
.sym 47690 soc.cpu.pcpi_mul.rs1[0]
.sym 47691 soc.cpu.pcpi_mul.rdx[14]
.sym 47692 soc.cpu.pcpi_mul.rd[14]
.sym 47695 soc.cpu.pcpi_mul.rs2[15]
.sym 47696 soc.cpu.pcpi_mul.rs1[0]
.sym 47697 soc.cpu.pcpi_mul.rdx[15]
.sym 47698 soc.cpu.pcpi_mul.rd[15]
.sym 47701 soc.cpu.pcpi_mul.rdx[21]
.sym 47702 soc.cpu.pcpi_mul.rd[21]
.sym 47703 soc.cpu.pcpi_mul.rs1[0]
.sym 47704 soc.cpu.pcpi_mul.rs2[21]
.sym 47707 soc.cpu.pcpi_mul.rdx[15]
.sym 47708 soc.cpu.pcpi_mul.rd[15]
.sym 47709 soc.cpu.pcpi_mul.rs1[0]
.sym 47710 soc.cpu.pcpi_mul.rs2[15]
.sym 47713 soc.cpu.pcpi_mul.rdx[14]
.sym 47714 soc.cpu.pcpi_mul.rd[14]
.sym 47715 soc.cpu.pcpi_mul.rs1[0]
.sym 47716 soc.cpu.pcpi_mul.rs2[14]
.sym 47719 $false
.sym 47720 $false
.sym 47721 $false
.sym 47722 $false
.sym 47723 resetn$2
.sym 47724 clk_16mhz$2$2
.sym 47725 $false
.sym 47726 $abc$61060$auto$maccmap.cc:111:fulladd$23619[1]
.sym 47727 $abc$61060$auto$maccmap.cc:112:fulladd$23620[1]
.sym 47728 $abc$61060$auto$maccmap.cc:111:fulladd$23597[3]
.sym 47729 soc.cpu.pcpi_mul.rdx[63]
.sym 47730 soc.cpu.pcpi_mul.rdx[13]
.sym 47731 soc.cpu.pcpi_mul.rs2[63]
.sym 47732 soc.cpu.pcpi_mul.rs2[62]
.sym 47733 soc.cpu.pcpi_mul.rs2[61]
.sym 47762 $false
.sym 47799 $auto$maccmap.cc:240:synth$23622.C[2]
.sym 47801 $abc$61060$auto$maccmap.cc:111:fulladd$23619[1]
.sym 47802 $abc$61060$auto$maccmap.cc:112:fulladd$23620[0]
.sym 47805 $auto$maccmap.cc:240:synth$23622.C[3]
.sym 47806 $false
.sym 47807 $abc$61060$auto$maccmap.cc:111:fulladd$23619[2]
.sym 47808 $abc$61060$auto$maccmap.cc:112:fulladd$23620[1]
.sym 47809 $auto$maccmap.cc:240:synth$23622.C[2]
.sym 47811 $auto$maccmap.cc:240:synth$23622.C[4]
.sym 47812 $false
.sym 47813 $abc$61060$auto$maccmap.cc:111:fulladd$23619[3]
.sym 47814 $abc$61060$auto$maccmap.cc:112:fulladd$23620[2]
.sym 47815 $auto$maccmap.cc:240:synth$23622.C[3]
.sym 47818 $false
.sym 47819 $false
.sym 47820 $abc$61060$auto$maccmap.cc:112:fulladd$23620[3]
.sym 47821 $auto$maccmap.cc:240:synth$23622.C[4]
.sym 47824 $false
.sym 47825 $abc$61060$auto$maccmap.cc:111:fulladd$23619[1]
.sym 47826 $abc$61060$auto$maccmap.cc:112:fulladd$23620[0]
.sym 47827 $false
.sym 47836 soc.cpu.pcpi_mul.rdx[52]
.sym 47837 soc.cpu.pcpi_mul.rd[52]
.sym 47838 soc.cpu.pcpi_mul.rs1[0]
.sym 47839 soc.cpu.pcpi_mul.rs2[52]
.sym 47846 resetn$2
.sym 47847 clk_16mhz$2$2
.sym 47848 soc.cpu.pcpi_mul.mul_waiting$2
.sym 47850 $abc$61060$new_n7429_
.sym 47854 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 47923 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 47924 soc.cpu.pcpi_div.pcpi_wr
.sym 47925 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 47926 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 47929 soc.cpu.pcpi_mul.rs2[52]
.sym 47930 soc.cpu.pcpi_mul.rs1[0]
.sym 47931 soc.cpu.pcpi_mul.rdx[52]
.sym 47932 soc.cpu.pcpi_mul.rd[52]
.sym 47953 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 47954 soc.cpu.pcpi_div.pcpi_wr
.sym 47955 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 47956 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 47959 $false
.sym 47960 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 47961 soc.cpu.pcpi_mul.rd[15]
.sym 47962 soc.cpu.pcpi_mul.rd[47]
.sym 47965 $false
.sym 47966 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 47967 soc.cpu.pcpi_mul.rd[21]
.sym 47968 soc.cpu.pcpi_mul.rd[53]
.sym 47969 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 47970 clk_16mhz$2$2
.sym 47971 $false
.sym 47976 soc.cpu.pcpi_mul.rdx[55]
.sym 47977 soc.cpu.pcpi_mul.rdx[53]
.sym 48046 soc.cpu.pcpi_mul.rdx[55]
.sym 48047 soc.cpu.pcpi_mul.rd[55]
.sym 48048 soc.cpu.pcpi_mul.rs1[0]
.sym 48049 soc.cpu.pcpi_mul.rs2[55]
.sym 48052 soc.cpu.pcpi_mul.rdx[53]
.sym 48053 soc.cpu.pcpi_mul.rd[53]
.sym 48054 soc.cpu.pcpi_mul.rs1[0]
.sym 48055 soc.cpu.pcpi_mul.rs2[53]
.sym 48058 soc.cpu.pcpi_mul.rs2[55]
.sym 48059 soc.cpu.pcpi_mul.rs1[0]
.sym 48060 soc.cpu.pcpi_mul.rdx[55]
.sym 48061 soc.cpu.pcpi_mul.rd[55]
.sym 48064 soc.cpu.pcpi_mul.rs2[53]
.sym 48065 soc.cpu.pcpi_mul.rs1[0]
.sym 48066 soc.cpu.pcpi_mul.rdx[53]
.sym 48067 soc.cpu.pcpi_mul.rd[53]
.sym 48070 soc.cpu.pcpi_mul.rdx[54]
.sym 48071 soc.cpu.pcpi_mul.rd[54]
.sym 48072 soc.cpu.pcpi_mul.rs1[0]
.sym 48073 soc.cpu.pcpi_mul.rs2[54]
.sym 48082 soc.cpu.pcpi_mul.rs2[54]
.sym 48083 soc.cpu.pcpi_mul.rs1[0]
.sym 48084 soc.cpu.pcpi_mul.rdx[54]
.sym 48085 soc.cpu.pcpi_mul.rd[54]
.sym 48088 $false
.sym 48089 $abc$61060$auto$maccmap.cc:111:fulladd$23570[1]
.sym 48090 $abc$61060$auto$maccmap.cc:112:fulladd$23571[0]
.sym 48091 $false
.sym 48092 resetn$2
.sym 48093 clk_16mhz$2$2
.sym 48094 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48099 soc.cpu.pcpi_mul.rs1[43]
.sym 48102 soc.cpu.pcpi_mul.rs1[44]
.sym 48131 $false
.sym 48168 $auto$maccmap.cc:240:synth$23573.C[2]
.sym 48170 $abc$61060$auto$maccmap.cc:111:fulladd$23570[1]
.sym 48171 $abc$61060$auto$maccmap.cc:112:fulladd$23571[0]
.sym 48174 $auto$maccmap.cc:240:synth$23573.C[3]
.sym 48175 $false
.sym 48176 $abc$61060$auto$maccmap.cc:111:fulladd$23570[2]
.sym 48177 $abc$61060$auto$maccmap.cc:112:fulladd$23571[1]
.sym 48178 $auto$maccmap.cc:240:synth$23573.C[2]
.sym 48180 $auto$maccmap.cc:240:synth$23573.C[4]
.sym 48181 $false
.sym 48182 $abc$61060$auto$maccmap.cc:111:fulladd$23570[3]
.sym 48183 $abc$61060$auto$maccmap.cc:112:fulladd$23571[2]
.sym 48184 $auto$maccmap.cc:240:synth$23573.C[3]
.sym 48187 $false
.sym 48188 $false
.sym 48189 $abc$61060$auto$maccmap.cc:112:fulladd$23571[3]
.sym 48190 $auto$maccmap.cc:240:synth$23573.C[4]
.sym 48215 resetn$2
.sym 48216 clk_16mhz$2$2
.sym 48217 soc.cpu.pcpi_mul.mul_waiting$2
.sym 48319 soc.spimemio.buffer[0]
.sym 48423 soc.spimemio.buffer[0]
.sym 48424 $false
.sym 48425 $false
.sym 48426 $false
.sym 48439 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 48440 clk_16mhz$2$2
.sym 48441 $false
.sym 48446 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[7]_new_
.sym 48447 $abc$61060$new_n6487_
.sym 48448 $abc$61060$new_n6469_
.sym 48449 $abc$61060$new_n6489_
.sym 48450 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.sym 48451 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_
.sym 48452 $abc$61060$new_n6470_
.sym 48453 $abc$61060$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 48556 $false
.sym 48557 $false
.sym 48558 $false
.sym 48559 soc.spimemio.xfer.flash_clk
.sym 48562 $false
.sym 48563 $abc$61060$new_n6469_
.sym 48564 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 48565 soc.spimemio.xfer.obuffer[4]
.sym 48568 $false
.sym 48569 $false
.sym 48570 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 48571 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 48574 $false
.sym 48575 soc.spimemio.xfer.dummy_count[1]
.sym 48576 $false
.sym 48577 $auto$alumacc.cc:474:replace_alu$7329.C[1]
.sym 48580 $false
.sym 48581 soc.spimemio.xfer.dummy_count[0]
.sym 48582 $abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0]
.sym 48583 $false
.sym 48592 $abc$61060$new_n4967_
.sym 48593 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[1]
.sym 48594 soc.spimemio.din_rd
.sym 48595 soc.spimemio.din_data[1]
.sym 48598 $abc$61060$new_n4967_
.sym 48599 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[0]
.sym 48600 soc.spimemio.din_rd
.sym 48601 soc.spimemio.din_data[0]
.sym 48602 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 48603 clk_16mhz$2$2
.sym 48604 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 48605 $abc$61060$new_n6465_
.sym 48606 $abc$61060$soc.spimemio.xfer.next_obuffer[3]_new_inv_
.sym 48607 $abc$61060$new_n6476_
.sym 48608 $abc$61060$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 48609 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 48610 $abc$61060$new_n6475_
.sym 48611 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_
.sym 48612 soc.spimemio.xfer.obuffer[5]
.sym 48641 $true
.sym 48678 $auto$alumacc.cc:474:replace_alu$7329.C[1]$2
.sym 48680 soc.spimemio.xfer.dummy_count[0]
.sym 48681 $abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0]
.sym 48684 $auto$alumacc.cc:474:replace_alu$7329.C[2]$2
.sym 48686 soc.spimemio.xfer.dummy_count[1]
.sym 48687 $true$2
.sym 48688 $auto$alumacc.cc:474:replace_alu$7329.C[1]$2
.sym 48690 $auto$alumacc.cc:474:replace_alu$7329.C[3]
.sym 48692 soc.spimemio.xfer.dummy_count[2]
.sym 48693 $true$2
.sym 48694 $auto$alumacc.cc:474:replace_alu$7329.C[2]$2
.sym 48697 $false
.sym 48698 soc.spimemio.xfer.dummy_count[3]
.sym 48699 $false
.sym 48700 $auto$alumacc.cc:474:replace_alu$7329.C[3]
.sym 48703 soc.spimemio.xfer.dummy_count[3]
.sym 48704 soc.spimemio.xfer.dummy_count[2]
.sym 48705 soc.spimemio.xfer.dummy_count[1]
.sym 48706 soc.spimemio.xfer.dummy_count[0]
.sym 48709 $false
.sym 48710 soc.spimemio.xfer.dummy_count[2]
.sym 48711 $false
.sym 48712 $auto$alumacc.cc:474:replace_alu$7329.C[2]
.sym 48715 $abc$61060$new_n4967_
.sym 48716 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[3]
.sym 48717 soc.spimemio.din_rd
.sym 48718 soc.spimemio.din_data[3]
.sym 48721 $abc$61060$new_n4967_
.sym 48722 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[2]
.sym 48723 soc.spimemio.din_rd
.sym 48724 soc.spimemio.din_data[2]
.sym 48725 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 48726 clk_16mhz$2$2
.sym 48727 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 48729 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32564_new_inv_
.sym 48730 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.sym 48731 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 48732 $abc$61060$new_n6445_
.sym 48733 $abc$61060$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][5]_new_inv_
.sym 48735 $abc$61060$new_n6437_
.sym 48851 soc.cpu.mem_addr[8]
.sym 48853 soc.cpu.mem_addr[7]
.sym 48854 soc.cpu.mem_addr[3]
.sym 48855 soc.cpu.mem_addr[6]
.sym 48856 soc.cpu.mem_addr[9]
.sym 48857 soc.cpu.mem_addr[5]
.sym 48858 soc.cpu.mem_addr[4]
.sym 48974 soc.cpu.mem_addr[12]
.sym 48975 soc.cpu.mem_addr[13]
.sym 48977 soc.cpu.mem_addr[15]
.sym 48978 soc.cpu.mem_addr[14]
.sym 48979 soc.cpu.mem_addr[10]
.sym 48980 soc.cpu.mem_addr[11]
.sym 49054 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 49055 $abc$61060$new_n4054_
.sym 49056 soc.spimemio.valid
.sym 49057 soc.spimemio.rdata[0]
.sym 49060 soc.spimemio.xfer.ibuffer[0]
.sym 49061 $false
.sym 49062 $false
.sym 49063 $false
.sym 49094 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 49095 clk_16mhz$2$2
.sym 49096 $false
.sym 49097 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[0]
.sym 49098 soc.cpu.mem_addr[23]
.sym 49099 soc.cpu.mem_addr[27]
.sym 49100 soc.cpu.mem_addr[2]
.sym 49101 soc.cpu.mem_addr[25]
.sym 49102 soc.cpu.mem_addr[26]
.sym 49104 soc.cpu.mem_addr[30]
.sym 49201 $abc$61060$new_n4104_
.sym 49202 $abc$61060$new_n4103_
.sym 49203 $abc$61060$new_n4099_
.sym 49204 $abc$61060$new_n4100_
.sym 49207 soc.cpu.mem_do_rinst
.sym 49208 soc.cpu.mem_do_prefetch
.sym 49209 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[20]
.sym 49210 soc.cpu.reg_op1[22]
.sym 49213 soc.cpu.mem_do_rinst
.sym 49214 soc.cpu.mem_do_prefetch
.sym 49215 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[17]
.sym 49216 soc.cpu.reg_op1[19]
.sym 49217 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 49218 clk_16mhz$2$2
.sym 49219 $false
.sym 49220 $abc$61060$new_n4702_
.sym 49221 $abc$61060$new_n4322_
.sym 49223 $abc$61060$new_n4317_
.sym 49224 $abc$61060$soc.cpu.mem_rdata[4]_new_inv_
.sym 49226 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 49227 soc.cpu.reg_op1[15]
.sym 49306 soc.cpu.cpuregs_rs1[8]
.sym 49307 $false
.sym 49308 $false
.sym 49309 $false
.sym 49318 soc.cpu.cpuregs_rs1[7]
.sym 49319 $false
.sym 49320 $false
.sym 49321 $false
.sym 49324 soc.cpu.cpuregs_rs1[17]
.sym 49325 $false
.sym 49326 $false
.sym 49327 $false
.sym 49340 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 49341 clk_16mhz$2$2
.sym 49342 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 49343 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 49346 soc.cpu.mem_wdata[21]
.sym 49350 soc.cpu.mem_wdata[20]
.sym 49417 $false
.sym 49418 $false
.sym 49419 soc.cpu.irq_pending[6]
.sym 49420 soc.cpu.irq_mask[6]
.sym 49423 $false
.sym 49424 $false
.sym 49425 soc.cpu.irq_pending[17]
.sym 49426 soc.cpu.irq_mask[17]
.sym 49429 $false
.sym 49430 $false
.sym 49431 soc.cpu.irq_pending[18]
.sym 49432 soc.cpu.irq_mask[18]
.sym 49435 $false
.sym 49436 $false
.sym 49437 soc.cpu.irq_mask[18]
.sym 49438 soc.cpu.irq_pending[18]
.sym 49441 $false
.sym 49442 $false
.sym 49443 soc.cpu.irq_mask[10]
.sym 49444 soc.cpu.irq_pending[10]
.sym 49447 $false
.sym 49448 $false
.sym 49449 soc.cpu.irq_mask[6]
.sym 49450 soc.cpu.irq_pending[6]
.sym 49453 $false
.sym 49454 $false
.sym 49455 soc.cpu.irq_mask[17]
.sym 49456 soc.cpu.irq_pending[17]
.sym 49459 $false
.sym 49460 $false
.sym 49461 soc.cpu.irq_mask[8]
.sym 49462 soc.cpu.irq_pending[8]
.sym 49463 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 49464 clk_16mhz$2$2
.sym 49465 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 49466 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_
.sym 49467 $abc$61060$new_n4195_
.sym 49468 $abc$61060$new_n4188_
.sym 49469 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_
.sym 49470 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37529
.sym 49471 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28407_new_inv_
.sym 49472 $abc$61060$new_n7528_
.sym 49473 soc.cpu.irq_pending[1]
.sym 49540 $false
.sym 49541 soc.cpu.irq_pending[5]
.sym 49542 soc.cpu.irq_state[1]
.sym 49543 soc.cpu.irq_mask[5]
.sym 49546 soc.cpu.irq_pending[5]
.sym 49547 soc.cpu.irq_mask[5]
.sym 49548 soc.cpu.irq_pending[22]
.sym 49549 soc.cpu.irq_mask[22]
.sym 49552 $false
.sym 49553 $false
.sym 49554 soc.cpu.irq_pending[10]
.sym 49555 soc.cpu.irq_mask[10]
.sym 49558 $false
.sym 49559 soc.cpu.irq_pending[22]
.sym 49560 soc.cpu.irq_state[1]
.sym 49561 soc.cpu.irq_mask[22]
.sym 49564 $false
.sym 49565 $false
.sym 49566 soc.cpu.irq_mask[22]
.sym 49567 soc.cpu.irq_pending[22]
.sym 49570 $false
.sym 49571 $false
.sym 49572 soc.cpu.irq_mask[15]
.sym 49573 soc.cpu.irq_pending[15]
.sym 49576 $false
.sym 49577 $false
.sym 49578 soc.cpu.irq_mask[5]
.sym 49579 soc.cpu.irq_pending[5]
.sym 49582 $false
.sym 49583 $false
.sym 49584 soc.cpu.irq_mask[23]
.sym 49585 soc.cpu.irq_pending[23]
.sym 49586 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 49587 clk_16mhz$2$2
.sym 49588 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 49589 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[3]_new_
.sym 49590 $abc$61060$new_n4182_
.sym 49591 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[15]_new_
.sym 49592 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_inv_
.sym 49593 $abc$61060$new_n4183_
.sym 49594 $abc$61060$new_n4193_
.sym 49595 $abc$61060$new_n4196_
.sym 49596 soc.cpu.irq_pending[3]
.sym 49663 $false
.sym 49664 $false
.sym 49665 soc.cpu.irq_pending[19]
.sym 49666 soc.cpu.irq_mask[19]
.sym 49669 soc.cpu.irq_pending[7]
.sym 49670 soc.cpu.irq_pending[6]
.sym 49671 soc.cpu.irq_pending[5]
.sym 49672 soc.cpu.irq_pending[4]
.sym 49675 soc.cpu.irq_pending[11]
.sym 49676 soc.cpu.irq_pending[10]
.sym 49677 soc.cpu.irq_pending[9]
.sym 49678 soc.cpu.irq_pending[8]
.sym 49681 $false
.sym 49682 $false
.sym 49683 soc.cpu.irq_pending[29]
.sym 49684 soc.cpu.irq_mask[29]
.sym 49687 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[2]_new_inv_
.sym 49688 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[3]_new_inv_
.sym 49689 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_inv_
.sym 49690 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[1]_new_inv_
.sym 49693 $false
.sym 49694 $false
.sym 49695 soc.cpu.irq_pending[20]
.sym 49696 soc.cpu.irq_mask[20]
.sym 49699 $false
.sym 49700 $false
.sym 49701 soc.cpu.cpu_state[5]
.sym 49702 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 49705 soc.cpu.irq_pending[5]
.sym 49706 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 49707 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[5]
.sym 49708 soc.cpu.cpu_state[3]
.sym 49712 $abc$61060$new_n4206_
.sym 49713 $abc$61060$new_n7317_
.sym 49714 $abc$61060$new_n7226_
.sym 49715 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_
.sym 49716 $abc$61060$new_n7395_
.sym 49717 soc.cpu.reg_out[4]
.sym 49718 soc.cpu.reg_out[18]
.sym 49719 soc.cpu.reg_out[11]
.sym 49786 $false
.sym 49787 $false
.sym 49788 soc.cpu.irq_pending[2]
.sym 49789 soc.cpu.irq_mask[2]
.sym 49792 $abc$61060$new_n4206_
.sym 49793 $abc$61060$new_n4201_
.sym 49794 $abc$61060$new_n4182_
.sym 49795 $abc$61060$new_n4175_
.sym 49798 $abc$61060$new_n4181_
.sym 49799 $abc$61060$new_n4176_
.sym 49800 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_
.sym 49801 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_
.sym 49804 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_
.sym 49805 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[4]_new_
.sym 49806 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_
.sym 49807 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[13]_new_
.sym 49810 soc.cpu.irq_pending[19]
.sym 49811 soc.cpu.irq_pending[18]
.sym 49812 soc.cpu.irq_pending[17]
.sym 49813 soc.cpu.irq_pending[16]
.sym 49816 soc.cpu.irq_pending[16]
.sym 49817 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 49818 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[16]
.sym 49819 soc.cpu.cpu_state[3]
.sym 49822 $false
.sym 49823 $abc$61060$new_n7376_
.sym 49824 soc.cpu.cpu_state[2]
.sym 49825 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[17]_new_inv_
.sym 49828 $abc$61060$new_n7507_
.sym 49829 soc.cpu.cpu_state[2]
.sym 49830 $abc$61060$new_n7511_
.sym 49831 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[30]_new_inv_
.sym 49832 $true
.sym 49833 clk_16mhz$2$2
.sym 49834 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 49835 $abc$61060$new_n7328_
.sym 49836 $abc$61060$new_n7378_
.sym 49837 soc.cpu.cpuregs.wdata[13]
.sym 49838 $abc$61060$new_n7415_
.sym 49839 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28391_new_inv_
.sym 49840 $abc$61060$new_n7455_
.sym 49841 soc.cpu.reg_out[20]
.sym 49842 soc.cpu.reg_out[24]
.sym 49909 soc.cpu.irq_pending[31]
.sym 49910 soc.cpu.irq_pending[30]
.sym 49911 soc.cpu.irq_pending[29]
.sym 49912 soc.cpu.irq_pending[28]
.sym 49915 soc.cpu.irq_pending[23]
.sym 49916 soc.cpu.irq_pending[22]
.sym 49917 soc.cpu.irq_pending[21]
.sym 49918 soc.cpu.irq_pending[20]
.sym 49921 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[6]_new_inv_
.sym 49922 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[7]_new_inv_
.sym 49923 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[0]_new_inv_
.sym 49924 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17828[2]_new_inv_
.sym 49927 soc.cpu.irq_pending[21]
.sym 49928 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 49929 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[21]
.sym 49930 soc.cpu.cpu_state[3]
.sym 49933 soc.cpu.irq_pending[19]
.sym 49934 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 49935 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[19]
.sym 49936 soc.cpu.cpu_state[3]
.sym 49939 soc.cpu.irq_pending[15]
.sym 49940 soc.cpu.irq_pending[14]
.sym 49941 soc.cpu.irq_pending[13]
.sym 49942 soc.cpu.irq_pending[12]
.sym 49945 $false
.sym 49946 $false
.sym 49947 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[4]_new_inv_
.sym 49948 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[5]_new_inv_
.sym 49951 $false
.sym 49952 $abc$61060$new_n7374_
.sym 49953 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[16]_new_
.sym 49954 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[16]_new_
.sym 49955 $true
.sym 49956 clk_16mhz$2$2
.sym 49957 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 49958 soc.cpu.cpuregs.wdata[17]
.sym 49959 soc.cpu.cpuregs.wdata[19]
.sym 49960 $abc$61060$new_n7376_
.sym 49961 $abc$61060$new_n7505_
.sym 49962 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28415_new_inv_
.sym 49964 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28423_new_inv_
.sym 49965 soc.cpu.reg_out[12]
.sym 50032 soc.cpu.irq_pending[14]
.sym 50033 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50034 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[14]
.sym 50035 soc.cpu.cpu_state[3]
.sym 50038 $abc$61060$new_n7509_
.sym 50039 soc.cpu.cpu_state[5]
.sym 50040 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 50041 $abc$61060$new_n7508_
.sym 50044 soc.cpu.irq_pending[28]
.sym 50045 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50046 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[28]
.sym 50047 soc.cpu.cpu_state[3]
.sym 50050 soc.cpu.irq_pending[30]
.sym 50051 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50052 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[30]
.sym 50053 soc.cpu.cpu_state[3]
.sym 50056 soc.cpu.irq_state[1]
.sym 50057 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_
.sym 50058 soc.cpu.reg_next_pc[18]
.sym 50059 soc.cpu.irq_state[0]
.sym 50062 $false
.sym 50063 $false
.sym 50064 $abc$61060$new_n7126_
.sym 50065 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28411_new_inv_
.sym 50068 $false
.sym 50069 soc.cpu.irq_pending[27]
.sym 50070 soc.cpu.irq_state[1]
.sym 50071 soc.cpu.irq_mask[27]
.sym 50074 $abc$61060$new_n7245_
.sym 50075 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.sym 50076 $abc$61060$soc.cpu.mem_rdata_word[5]_new_inv_
.sym 50077 soc.cpu.cpu_state[5]
.sym 50078 $true
.sym 50079 clk_16mhz$2$2
.sym 50080 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 50081 $abc$61060$new_n4323_
.sym 50082 soc.cpu.cpuregs.wdata[29]
.sym 50084 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28455_new_inv_
.sym 50085 $abc$61060$new_n7377_
.sym 50087 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12]
.sym 50088 soc.cpu.decoded_rs2[4]
.sym 50155 soc.cpu.cpu_state[5]
.sym 50156 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 50157 $abc$61060$new_n7366_
.sym 50158 soc.cpu.mem_rdata[16]
.sym 50161 soc.cpu.irq_state[1]
.sym 50162 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[4]_new_
.sym 50163 soc.cpu.reg_next_pc[4]
.sym 50164 soc.cpu.irq_state[0]
.sym 50167 $false
.sym 50168 $false
.sym 50169 $abc$61060$new_n7080_
.sym 50170 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28355_new_inv_
.sym 50173 soc.cpu.cpu_state[5]
.sym 50174 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 50175 $abc$61060$new_n7366_
.sym 50176 soc.cpu.mem_rdata[19]
.sym 50179 $abc$61060$new_n7351_
.sym 50180 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.sym 50181 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13616_Y[6]_new_inv_
.sym 50182 soc.cpu.cpu_state[5]
.sym 50185 $false
.sym 50186 $abc$61060$new_n7495_
.sym 50187 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 50188 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[28]_new_
.sym 50191 $false
.sym 50192 $abc$61060$new_n7425_
.sym 50193 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 50194 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[21]_new_
.sym 50197 $false
.sym 50198 $abc$61060$new_n7405_
.sym 50199 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 50200 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[19]_new_
.sym 50201 $true
.sym 50202 clk_16mhz$2$2
.sym 50203 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 50204 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 50205 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[18]_new_
.sym 50206 soc.cpu.cpuregs.wdata[0]
.sym 50207 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27224_new_inv_
.sym 50208 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28339_new_inv_
.sym 50209 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 50210 soc.cpu.reg_out[26]
.sym 50211 soc.cpu.reg_out[29]
.sym 50278 $false
.sym 50279 $false
.sym 50280 iomem_rdata[8]
.sym 50281 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 50284 $false
.sym 50285 soc.cpu.cpu_state[2]
.sym 50286 $abc$61060$new_n7429_
.sym 50287 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14724_Y_new_inv_
.sym 50290 soc.cpu.irq_pending[0]
.sym 50291 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50292 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[0]
.sym 50293 soc.cpu.cpu_state[3]
.sym 50296 $false
.sym 50297 soc.cpu.reg_pc[0]
.sym 50298 soc.cpu.decoded_imm[0]
.sym 50299 $false
.sym 50302 $false
.sym 50303 $false
.sym 50304 resetn$2
.sym 50305 $abc$61060$new_n4235_
.sym 50308 soc.cpu.cpu_state[5]
.sym 50309 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 50310 $abc$61060$new_n7366_
.sym 50311 soc.cpu.mem_rdata[21]
.sym 50314 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 50315 $false
.sym 50316 $false
.sym 50317 $false
.sym 50320 $false
.sym 50321 $false
.sym 50322 soc.cpu.irq_state[0]
.sym 50323 soc.cpu.irq_state[1]
.sym 50324 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37312
.sym 50325 clk_16mhz$2$2
.sym 50326 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 50327 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 50328 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[29]_new_
.sym 50329 $abc$61060$new_n7508_
.sym 50330 $abc$61060$new_n7467_
.sym 50331 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13710_Y_new_inv_
.sym 50332 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[20]_new_
.sym 50333 soc.spimemio.buffer[13]
.sym 50334 soc.spimemio.buffer[12]
.sym 50401 soc.cpu.cpu_state[5]
.sym 50402 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 50403 $abc$61060$new_n7366_
.sym 50404 soc.cpu.mem_rdata[28]
.sym 50407 soc.cpu.decoded_imm[1]
.sym 50408 $abc$61060$new_n6995_
.sym 50409 soc.cpu.is_slli_srli_srai
.sym 50410 soc.cpu.decoded_rs2[1]
.sym 50413 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50414 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 50415 soc.cpu.cpu_state[1]
.sym 50416 soc.cpu.cpu_state[0]
.sym 50419 $false
.sym 50420 $abc$61060$new_n7026_
.sym 50421 soc.cpu.decoded_imm[13]
.sym 50422 $abc$61060$new_n6995_
.sym 50425 $false
.sym 50426 $abc$61060$new_n7014_
.sym 50427 soc.cpu.decoded_imm[7]
.sym 50428 $abc$61060$new_n6995_
.sym 50431 $false
.sym 50432 $false
.sym 50433 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13707_Y_new_inv_
.sym 50434 $abc$61060$new_n6997_
.sym 50437 $false
.sym 50438 $abc$61060$new_n7028_
.sym 50439 soc.cpu.decoded_imm[14]
.sym 50440 $abc$61060$new_n6995_
.sym 50443 $false
.sym 50444 $false
.sym 50445 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13710_Y_new_inv_
.sym 50446 $abc$61060$new_n7006_
.sym 50447 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 50448 clk_16mhz$2$2
.sym 50449 $false
.sym 50450 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13709_Y_new_inv_
.sym 50451 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13708_Y_new_inv_
.sym 50453 $abc$61060$soc.cpu.mem_rdata[6]_new_
.sym 50454 $abc$61060$new_n6993_
.sym 50455 soc.cpu.instr_getq
.sym 50456 soc.cpu.instr_maskirq
.sym 50457 soc.cpu.instr_timer
.sym 50524 $false
.sym 50525 soc.cpu.cpu_state[1]
.sym 50526 resetn$2
.sym 50527 $abc$61060$new_n5315_
.sym 50530 $abc$61060$new_n7237_
.sym 50531 $abc$61060$new_n7235_
.sym 50532 $abc$61060$soc.cpu.mem_rdata[5]_new_inv_
.sym 50533 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 50536 soc.cpu.decoded_imm[0]
.sym 50537 $abc$61060$new_n6995_
.sym 50538 soc.cpu.is_slli_srli_srai
.sym 50539 soc.cpu.decoded_rs2[0]
.sym 50542 $false
.sym 50543 $false
.sym 50544 soc.cpu.cpu_state[1]
.sym 50545 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 50548 $false
.sym 50549 $false
.sym 50550 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 50551 soc.cpu.mem_rdata[21]
.sym 50554 $false
.sym 50555 soc.cpu.mem_do_rinst
.sym 50556 soc.cpu.reg_pc[0]
.sym 50557 resetn$2
.sym 50560 $false
.sym 50561 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 50562 $abc$61060$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2490_Y_new_inv_
.sym 50563 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1516$2487_Y_new_
.sym 50566 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 50567 $abc$61060$new_n6993_
.sym 50568 soc.cpu.decoded_rs2[1]
.sym 50569 soc.cpu.decoded_rs2[0]
.sym 50573 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 50574 $abc$61060$new_n4404_
.sym 50575 $abc$61060$new_n4410_
.sym 50576 $abc$61060$soc.cpu.mem_rdata[15]_new_
.sym 50577 $abc$61060$new_n7235_
.sym 50578 soc.spimemio.rdata[13]
.sym 50579 soc.spimemio.rdata[12]
.sym 50580 soc.spimemio.rdata[29]
.sym 50647 $false
.sym 50648 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 50649 soc.cpu.reg_op2[6]
.sym 50650 soc.cpu.reg_op2[14]
.sym 50653 $false
.sym 50654 $false
.sym 50655 soc.cpu.mem_do_prefetch
.sym 50656 $abc$61060$new_n4116_
.sym 50659 $false
.sym 50660 $false
.sym 50661 soc.cpu.mem_do_wdata
.sym 50662 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11479[5]_new_
.sym 50665 $false
.sym 50666 $false
.sym 50667 soc.cpu.mem_do_rdata
.sym 50668 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11479[5]_new_
.sym 50671 soc.cpu.mem_rdata_q[21]
.sym 50672 $abc$61060$new_n5350_
.sym 50673 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 50674 soc.cpu.mem_rdata_q[20]
.sym 50677 $false
.sym 50678 $false
.sym 50679 $abc$61060$new_n5338_
.sym 50680 $abc$61060$new_n5356_
.sym 50683 $false
.sym 50684 $false
.sym 50685 $abc$61060$new_n5338_
.sym 50686 $abc$61060$new_n5350_
.sym 50689 soc.cpu.mem_rdata_q[21]
.sym 50690 $abc$61060$new_n5356_
.sym 50691 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 50692 soc.cpu.mem_rdata_q[20]
.sym 50693 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 50694 clk_16mhz$2$2
.sym 50695 $false
.sym 50696 $abc$61060$new_n4251_
.sym 50697 $abc$61060$new_n4256_
.sym 50698 $abc$61060$new_n8121_
.sym 50699 $abc$61060$new_n4236_
.sym 50700 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11451[4]_new_inv_
.sym 50701 $abc$61060$new_n4220_
.sym 50702 $abc$61060$new_n4258_
.sym 50703 soc.simpleuart.cfg_divider[18]
.sym 50770 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10197[0]_new_inv_
.sym 50771 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 50772 $abc$61060$new_n4235_
.sym 50773 $abc$61060$new_n4239_
.sym 50776 $false
.sym 50777 soc.cpu.cpu_state[1]
.sym 50778 $abc$61060$new_n4135_
.sym 50779 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 50782 $false
.sym 50783 $false
.sym 50784 $abc$61060$new_n4139_
.sym 50785 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 50788 $abc$61060$new_n4223_
.sym 50789 $abc$61060$new_n4222_
.sym 50790 $abc$61060$new_n4136_
.sym 50791 $abc$61060$new_n4135_
.sym 50794 soc.cpu.cpu_state[1]
.sym 50795 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 50796 $abc$61060$new_n4135_
.sym 50797 $abc$61060$new_n4249_
.sym 50800 $abc$61060$new_n4136_
.sym 50801 $abc$61060$new_n4236_
.sym 50802 $abc$61060$new_n4235_
.sym 50803 $abc$61060$new_n4138_
.sym 50806 $abc$61060$new_n4234_
.sym 50807 $abc$61060$new_n4238_
.sym 50808 $abc$61060$new_n4232_
.sym 50809 $abc$61060$new_n4229_
.sym 50812 $false
.sym 50813 soc.cpu.cpu_state[1]
.sym 50814 $abc$61060$new_n4139_
.sym 50815 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 50819 $abc$61060$soc.cpu.mem_rdata[13]_new_
.sym 50820 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[1]_new_
.sym 50821 soc.cpu.mem_rdata[29]
.sym 50822 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 50823 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[3]_new_
.sym 50824 $abc$61060$new_n4252_
.sym 50825 $abc$61060$new_n8116_
.sym 50826 soc.simpleuart.cfg_divider[23]
.sym 50893 soc.cpu.cpu_state[2]
.sym 50894 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 50895 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10197[0]_new_inv_
.sym 50896 $abc$61060$new_n4233_
.sym 50899 $false
.sym 50900 $abc$61060$new_n4123_
.sym 50901 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11479[5]_new_
.sym 50902 $abc$61060$new_n4140_
.sym 50905 $false
.sym 50906 $false
.sym 50907 $abc$61060$new_n4136_
.sym 50908 $abc$61060$new_n4138_
.sym 50911 $abc$61060$new_n4125_
.sym 50912 $abc$61060$new_n4135_
.sym 50913 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 50914 $abc$61060$new_n4137_
.sym 50917 $false
.sym 50918 $abc$61060$new_n4132_
.sym 50919 soc.cpu.mem_do_rdata
.sym 50920 soc.cpu.mem_do_wdata
.sym 50923 $false
.sym 50924 $abc$61060$new_n4140_
.sym 50925 $abc$61060$new_n4250_
.sym 50926 $abc$61060$new_n4137_
.sym 50929 $false
.sym 50930 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 50931 $abc$61060$new_n4132_
.sym 50932 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10197[0]_new_inv_
.sym 50935 $false
.sym 50936 $abc$61060$new_n4137_
.sym 50937 $abc$61060$new_n4136_
.sym 50938 $abc$61060$new_n4135_
.sym 50942 $abc$61060$new_n8124_
.sym 50943 $abc$61060$new_n8123_
.sym 50944 $abc$61060$new_n4142_
.sym 50945 $abc$61060$new_n8232_
.sym 50946 $abc$61060$new_n4225_
.sym 50947 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 50948 $abc$61060$new_n8230_
.sym 50949 $abc$61060$new_n8231_
.sym 51016 $false
.sym 51017 $false
.sym 51018 soc.cpu.decoded_rs2[0]
.sym 51019 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 51022 soc.cpu.mem_do_prefetch
.sym 51023 $abc$61060$new_n4124_
.sym 51024 $abc$61060$new_n4116_
.sym 51025 $abc$61060$new_n4138_
.sym 51028 $false
.sym 51029 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 51030 soc.cpu.mem_la_firstword_xfer
.sym 51031 soc.cpu.mem_la_secondword
.sym 51040 resetn$2
.sym 51041 $abc$61060$new_n4244_
.sym 51042 $abc$61060$new_n4134_
.sym 51043 $abc$61060$new_n4239_
.sym 51046 $false
.sym 51047 $false
.sym 51048 $abc$61060$new_n4134_
.sym 51049 $abc$61060$new_n4125_
.sym 51052 $false
.sym 51053 $false
.sym 51054 soc.cpu.mem_la_secondword
.sym 51055 $abc$61060$new_n4082_
.sym 51058 $false
.sym 51059 $false
.sym 51060 $abc$61060$new_n4236_
.sym 51061 $abc$61060$new_n4135_
.sym 51065 $abc$61060$techmap\soc.cpu.$procmux$4248_Y
.sym 51066 $abc$61060$new_n4233_
.sym 51067 $abc$61060$new_n4226_
.sym 51068 $abc$61060$new_n4254_
.sym 51069 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_
.sym 51070 $abc$61060$new_n4264_
.sym 51071 soc.cpu.pcpi_mul.pcpi_wr
.sym 51072 soc.cpu.cpu_state[0]
.sym 51139 $false
.sym 51140 $false
.sym 51141 $abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 51142 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y
.sym 51145 $false
.sym 51146 $false
.sym 51147 soc.cpu.clear_prefetched_high_word_q
.sym 51148 soc.cpu.prefetched_high_word
.sym 51157 $false
.sym 51158 $false
.sym 51159 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 51160 iomem_rdata[30]
.sym 51163 $false
.sym 51164 $false
.sym 51165 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 51166 iomem_rdata[23]
.sym 51169 $false
.sym 51170 soc.cpu.prefetched_high_word
.sym 51171 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 51172 soc.cpu.clear_prefetched_high_word
.sym 51175 $false
.sym 51176 soc.cpu.mem_la_secondword
.sym 51177 $abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.sym 51178 $abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.sym 51181 $abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $true
.sym 51186 clk_16mhz$2$2
.sym 51187 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y
.sym 51188 soc.cpu.pcpi_mul.rs1[8]
.sym 51189 soc.cpu.pcpi_mul.rs1[5]
.sym 51190 soc.cpu.pcpi_mul.rs1[7]
.sym 51191 soc.cpu.pcpi_mul.rs1[9]
.sym 51192 soc.cpu.pcpi_mul.rs1[4]
.sym 51193 soc.cpu.pcpi_mul.rs1[11]
.sym 51194 soc.cpu.pcpi_mul.rs1[6]
.sym 51195 soc.cpu.pcpi_mul.rs1[10]
.sym 51262 $false
.sym 51263 soc.cpu.mem_xfer
.sym 51264 soc.cpu.mem_rdata[21]
.sym 51265 soc.cpu.mem_rdata_q[21]
.sym 51274 $false
.sym 51275 soc.cpu.mem_la_secondword
.sym 51276 $abc$61060$new_n4332_
.sym 51277 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 51280 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 51281 soc.cpu.mem_xfer
.sym 51282 soc.cpu.mem_rdata[21]
.sym 51283 soc.cpu.mem_rdata_q[21]
.sym 51286 $abc$61060$new_n4081_
.sym 51287 soc.cpu.mem_16bit_buffer[5]
.sym 51288 $abc$61060$new_n4332_
.sym 51289 $abc$61060$new_n4341_
.sym 51292 soc.cpu.mem_xfer
.sym 51293 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 51294 $abc$61060$soc.cpu.mem_rdata[5]_new_inv_
.sym 51295 soc.cpu.mem_rdata_q[5]
.sym 51298 soc.cpu.mem_rdata_latched[5]
.sym 51299 $false
.sym 51300 $false
.sym 51301 $false
.sym 51308 soc.cpu.mem_xfer
.sym 51309 clk_16mhz$2$2
.sym 51310 $false
.sym 51311 $abc$61060$new_n7178_
.sym 51312 soc.cpu.pcpi_mul.rs1[14]
.sym 51313 soc.cpu.pcpi_mul.rs1[15]
.sym 51314 soc.cpu.pcpi_mul.rs1[24]
.sym 51315 soc.cpu.pcpi_mul.rs1[25]
.sym 51316 soc.cpu.pcpi_mul.rs1[12]
.sym 51317 soc.cpu.pcpi_mul.rs1[23]
.sym 51318 soc.cpu.pcpi_mul.rs1[13]
.sym 51385 $false
.sym 51386 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51387 soc.cpu.reg_op1[18]
.sym 51388 soc.cpu.pcpi_mul.rs1[19]
.sym 51391 $false
.sym 51392 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51393 soc.cpu.reg_op1[16]
.sym 51394 soc.cpu.pcpi_mul.rs1[17]
.sym 51403 $false
.sym 51404 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51405 soc.cpu.reg_op1[19]
.sym 51406 soc.cpu.pcpi_mul.rs1[20]
.sym 51409 $false
.sym 51410 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51411 soc.cpu.reg_op1[22]
.sym 51412 soc.cpu.pcpi_mul.rs1[23]
.sym 51415 $false
.sym 51416 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51417 soc.cpu.reg_op1[20]
.sym 51418 soc.cpu.pcpi_mul.rs1[21]
.sym 51421 $false
.sym 51422 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51423 soc.cpu.reg_op1[17]
.sym 51424 soc.cpu.pcpi_mul.rs1[18]
.sym 51427 $false
.sym 51428 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51429 soc.cpu.reg_op1[21]
.sym 51430 soc.cpu.pcpi_mul.rs1[22]
.sym 51431 resetn$2
.sym 51432 clk_16mhz$2$2
.sym 51433 $false
.sym 51434 soc.cpu.pcpi_mul.rs1[30]
.sym 51436 soc.cpu.pcpi_mul.rs1[26]
.sym 51437 soc.cpu.pcpi_mul.rs1[29]
.sym 51440 soc.cpu.pcpi_mul.rs1[27]
.sym 51441 soc.cpu.pcpi_mul.rs1[28]
.sym 51508 $false
.sym 51509 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51510 soc.cpu.reg_op2[14]
.sym 51511 soc.cpu.pcpi_mul.rs2[13]
.sym 51538 $false
.sym 51539 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51540 soc.cpu.reg_op2[13]
.sym 51541 soc.cpu.pcpi_mul.rs2[12]
.sym 51554 resetn$2
.sym 51555 clk_16mhz$2$2
.sym 51556 $false
.sym 51558 $abc$61060$auto$maccmap.cc:111:fulladd$23521[1]
.sym 51559 $abc$61060$auto$maccmap.cc:111:fulladd$23521[2]
.sym 51560 $abc$61060$auto$maccmap.cc:112:fulladd$23522[2]
.sym 51561 $abc$61060$auto$maccmap.cc:112:fulladd$23522[1]
.sym 51562 soc.cpu.pcpi_mul.rdx[42]
.sym 51564 soc.cpu.pcpi_mul.rdx[41]
.sym 51637 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51638 soc.cpu.pcpi_mul.rs2[41]
.sym 51639 soc.cpu.pcpi_mul.instr_mulh
.sym 51640 soc.cpu.reg_op2[31]
.sym 51643 $false
.sym 51644 $false
.sym 51645 $false
.sym 51646 $false
.sym 51655 $false
.sym 51656 $false
.sym 51657 $false
.sym 51658 $false
.sym 51667 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51668 soc.cpu.pcpi_mul.rs2[42]
.sym 51669 soc.cpu.pcpi_mul.instr_mulh
.sym 51670 soc.cpu.reg_op2[31]
.sym 51677 resetn$2
.sym 51678 clk_16mhz$2$2
.sym 51679 $false
.sym 51681 soc.cpu.pcpi_mul.rd[42]
.sym 51682 soc.cpu.pcpi_mul.rd[43]
.sym 51683 soc.cpu.pcpi_mul.rdx[44]
.sym 51687 soc.cpu.pcpi_mul.rd[41]
.sym 51754 soc.cpu.pcpi_mul.rdx[22]
.sym 51755 soc.cpu.pcpi_mul.rd[22]
.sym 51756 soc.cpu.pcpi_mul.rs1[0]
.sym 51757 soc.cpu.pcpi_mul.rs2[22]
.sym 51760 soc.cpu.pcpi_mul.rs2[22]
.sym 51761 soc.cpu.pcpi_mul.rs1[0]
.sym 51762 soc.cpu.pcpi_mul.rdx[22]
.sym 51763 soc.cpu.pcpi_mul.rd[22]
.sym 51766 soc.cpu.pcpi_mul.rdx[43]
.sym 51767 soc.cpu.pcpi_mul.rd[43]
.sym 51768 soc.cpu.pcpi_mul.rs1[0]
.sym 51769 soc.cpu.pcpi_mul.rs2[43]
.sym 51778 soc.cpu.pcpi_mul.rs2[43]
.sym 51779 soc.cpu.pcpi_mul.rs1[0]
.sym 51780 soc.cpu.pcpi_mul.rdx[43]
.sym 51781 soc.cpu.pcpi_mul.rd[43]
.sym 51784 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 51785 soc.cpu.pcpi_div.pcpi_wr
.sym 51786 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 51787 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 51790 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 51791 soc.cpu.pcpi_div.pcpi_wr
.sym 51792 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 51793 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 51796 $false
.sym 51797 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 51798 soc.cpu.pcpi_mul.rd[9]
.sym 51799 soc.cpu.pcpi_mul.rd[41]
.sym 51800 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 51801 clk_16mhz$2$2
.sym 51802 $false
.sym 51877 soc.cpu.pcpi_mul.rdx[13]
.sym 51878 soc.cpu.pcpi_mul.rd[13]
.sym 51879 soc.cpu.pcpi_mul.rs1[0]
.sym 51880 soc.cpu.pcpi_mul.rs2[13]
.sym 51883 soc.cpu.pcpi_mul.rs2[13]
.sym 51884 soc.cpu.pcpi_mul.rs1[0]
.sym 51885 soc.cpu.pcpi_mul.rdx[13]
.sym 51886 soc.cpu.pcpi_mul.rd[13]
.sym 51889 soc.cpu.pcpi_mul.rdx[63]
.sym 51890 soc.cpu.pcpi_mul.rd[63]
.sym 51891 soc.cpu.pcpi_mul.rs2[63]
.sym 51892 soc.cpu.pcpi_mul.rs1[0]
.sym 51895 $false
.sym 51896 $false
.sym 51897 $false
.sym 51898 $false
.sym 51901 $false
.sym 51902 $false
.sym 51903 $false
.sym 51904 $false
.sym 51907 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51908 soc.cpu.pcpi_mul.rs2[62]
.sym 51909 soc.cpu.pcpi_mul.instr_mulh
.sym 51910 soc.cpu.reg_op2[31]
.sym 51913 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51914 soc.cpu.pcpi_mul.rs2[61]
.sym 51915 soc.cpu.pcpi_mul.instr_mulh
.sym 51916 soc.cpu.reg_op2[31]
.sym 51919 soc.cpu.pcpi_mul.mul_waiting$2
.sym 51920 soc.cpu.pcpi_mul.rs2[60]
.sym 51921 soc.cpu.pcpi_mul.instr_mulh
.sym 51922 soc.cpu.reg_op2[31]
.sym 51923 resetn$2
.sym 51924 clk_16mhz$2$2
.sym 51925 $false
.sym 51926 soc.cpu.pcpi_mul.rs1[53]
.sym 51932 soc.cpu.pcpi_mul.rs1[54]
.sym 51933 soc.cpu.pcpi_mul.rs1[52]
.sym 52006 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 52007 soc.cpu.pcpi_div.pcpi_wr
.sym 52008 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 52009 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 52030 $false
.sym 52031 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 52032 soc.cpu.pcpi_mul.rd[22]
.sym 52033 soc.cpu.pcpi_mul.rd[54]
.sym 52046 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 52047 clk_16mhz$2$2
.sym 52048 $false
.sym 52051 soc.cpu.pcpi_mul.pcpi_wait
.sym 52147 $false
.sym 52148 $false
.sym 52149 $false
.sym 52150 $false
.sym 52153 $false
.sym 52154 $false
.sym 52155 $false
.sym 52156 $false
.sym 52169 resetn$2
.sym 52170 clk_16mhz$2$2
.sym 52171 $false
.sym 52178 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 52270 $false
.sym 52271 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52272 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 52273 soc.cpu.pcpi_mul.rs1[44]
.sym 52288 $false
.sym 52289 soc.cpu.pcpi_mul.mul_waiting$2
.sym 52290 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 52291 soc.cpu.pcpi_mul.rs1[45]
.sym 52292 resetn$2
.sym 52293 clk_16mhz$2$2
.sym 52294 $false
.sym 52476 soc.spimemio.xfer.ibuffer[0]
.sym 52477 $false
.sym 52478 $false
.sym 52479 $false
.sym 52516 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 52517 clk_16mhz$2$2
.sym 52518 $false
.sym 52523 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.sym 52524 $abc$61060$new_n6481_
.sym 52525 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.sym 52526 $abc$61060$new_n6454_
.sym 52527 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.sym 52528 $abc$61060$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 52529 $abc$61060$new_n6482_
.sym 52530 soc.spimemio.xfer.obuffer[6]
.sym 52633 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 52634 soc.spimemio.xfer.flash_clk
.sym 52635 soc.spimemio.xfer.obuffer[3]
.sym 52636 soc.spimemio.xfer.obuffer[7]
.sym 52639 $false
.sym 52640 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[7]_new_
.sym 52641 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 52642 soc.spimemio.xfer.obuffer[5]
.sym 52645 $abc$61060$new_n6470_
.sym 52646 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_
.sym 52647 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 52648 soc.spimemio.xfer.obuffer[2]
.sym 52651 $false
.sym 52652 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.sym 52653 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 52654 soc.spimemio.xfer.obuffer[3]
.sym 52657 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 52658 soc.spimemio.xfer.flash_clk
.sym 52659 soc.spimemio.xfer.obuffer[3]
.sym 52660 soc.spimemio.xfer.obuffer[4]
.sym 52663 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 52664 soc.spimemio.xfer.flash_clk
.sym 52665 soc.spimemio.xfer.obuffer[0]
.sym 52666 soc.spimemio.xfer.obuffer[4]
.sym 52669 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 52670 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.sym 52671 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 52672 soc.spimemio.xfer.obuffer[0]
.sym 52675 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 52676 soc.spimemio.xfer.obuffer[7]
.sym 52677 $abc$61060$new_n6487_
.sym 52678 $abc$61060$new_n6489_
.sym 52682 $abc$61060$new_n6460_
.sym 52683 $abc$61060$new_n6466_
.sym 52684 $abc$61060$new_n6461_
.sym 52685 $abc$61060$new_n6457_
.sym 52686 $abc$61060$new_n6456_
.sym 52687 $abc$61060$soc.spimemio.xfer.next_obuffer[2]_new_inv_
.sym 52688 soc.spimemio.xfer.obuffer[1]
.sym 52689 soc.spimemio.xfer.obuffer[0]
.sym 52756 $false
.sym 52757 soc.spimemio.xfer.obuffer[1]
.sym 52758 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 52759 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 52762 $abc$61060$new_n6466_
.sym 52763 $abc$61060$new_n6465_
.sym 52764 $abc$61060$new_n6462_
.sym 52765 soc.spimemio.xfer.obuffer[3]
.sym 52768 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 52769 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_
.sym 52770 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 52771 soc.spimemio.xfer.obuffer[1]
.sym 52774 $false
.sym 52775 $abc$61060$new_n6475_
.sym 52776 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 52777 soc.spimemio.xfer.obuffer[5]
.sym 52780 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 52781 soc.spimemio.xfer.flash_clk
.sym 52782 soc.spimemio.xfer.obuffer[4]
.sym 52783 soc.spimemio.xfer.obuffer[5]
.sym 52786 $abc$61060$new_n6476_
.sym 52787 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 52788 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 52789 soc.spimemio.xfer.obuffer[3]
.sym 52792 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 52793 soc.spimemio.xfer.flash_clk
.sym 52794 soc.spimemio.xfer.obuffer[1]
.sym 52795 soc.spimemio.xfer.obuffer[5]
.sym 52798 $false
.sym 52799 $abc$61060$new_n4967_
.sym 52800 soc.spimemio.din_data[5]
.sym 52801 $abc$61060$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 52802 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054
.sym 52803 clk_16mhz$2$2
.sym 52804 $false
.sym 52805 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.sym 52806 $abc$61060$new_n6450_
.sym 52807 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[7]_new_
.sym 52808 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32568_new_inv_
.sym 52809 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 52810 soc.spimemio.xfer.ibuffer[6]
.sym 52811 soc.spimemio.xfer.ibuffer[5]
.sym 52812 soc.spimemio.xfer.ibuffer[7]
.sym 52885 soc.spimemio.xfer.xfer_qspi
.sym 52886 soc.spimemio.xfer.xfer_ddr
.sym 52887 $abc$61060$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][5]_new_inv_
.sym 52888 soc.spimemio.xfer.ibuffer[1]
.sym 52891 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 52892 soc.spimemio.xfer.flash_clk
.sym 52893 soc.spimemio.xfer.ibuffer[6]
.sym 52894 soc.spimemio.xfer.ibuffer[5]
.sym 52897 $false
.sym 52898 $false
.sym 52899 soc.spimemio.xfer.xfer_qspi
.sym 52900 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 52903 $false
.sym 52904 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.sym 52905 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 52906 soc.spimemio.xfer.ibuffer[4]
.sym 52909 $false
.sym 52910 soc.spimemio.xfer.flash_clk
.sym 52911 soc.spimemio.xfer.ibuffer[5]
.sym 52912 soc.spimemio.xfer.ibuffer[1]
.sym 52921 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32564_new_inv_
.sym 52922 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 52923 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 52924 soc.spimemio.xfer.ibuffer[3]
.sym 52929 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[1]
.sym 52930 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[2]
.sym 52931 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[3]
.sym 52932 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[4]
.sym 52933 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[5]
.sym 52934 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[6]
.sym 52935 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[7]
.sym 53002 soc.cpu.mem_do_rinst
.sym 53003 soc.cpu.mem_do_prefetch
.sym 53004 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[6]
.sym 53005 soc.cpu.reg_op1[8]
.sym 53014 soc.cpu.mem_do_rinst
.sym 53015 soc.cpu.mem_do_prefetch
.sym 53016 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[5]
.sym 53017 soc.cpu.reg_op1[7]
.sym 53020 soc.cpu.mem_do_rinst
.sym 53021 soc.cpu.mem_do_prefetch
.sym 53022 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[1]
.sym 53023 soc.cpu.reg_op1[3]
.sym 53026 soc.cpu.mem_do_rinst
.sym 53027 soc.cpu.mem_do_prefetch
.sym 53028 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[4]
.sym 53029 soc.cpu.reg_op1[6]
.sym 53032 soc.cpu.mem_do_rinst
.sym 53033 soc.cpu.mem_do_prefetch
.sym 53034 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[7]
.sym 53035 soc.cpu.reg_op1[9]
.sym 53038 soc.cpu.mem_do_rinst
.sym 53039 soc.cpu.mem_do_prefetch
.sym 53040 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[3]
.sym 53041 soc.cpu.reg_op1[5]
.sym 53044 soc.cpu.mem_do_rinst
.sym 53045 soc.cpu.mem_do_prefetch
.sym 53046 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[2]
.sym 53047 soc.cpu.reg_op1[4]
.sym 53048 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 53049 clk_16mhz$2$2
.sym 53050 $false
.sym 53051 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[8]
.sym 53052 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[9]
.sym 53053 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[10]
.sym 53054 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[11]
.sym 53055 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[12]
.sym 53056 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[13]
.sym 53057 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[14]
.sym 53058 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[15]
.sym 53125 soc.cpu.mem_do_rinst
.sym 53126 soc.cpu.mem_do_prefetch
.sym 53127 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[10]
.sym 53128 soc.cpu.reg_op1[12]
.sym 53131 soc.cpu.mem_do_rinst
.sym 53132 soc.cpu.mem_do_prefetch
.sym 53133 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[11]
.sym 53134 soc.cpu.reg_op1[13]
.sym 53143 soc.cpu.mem_do_rinst
.sym 53144 soc.cpu.mem_do_prefetch
.sym 53145 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[13]
.sym 53146 soc.cpu.reg_op1[15]
.sym 53149 soc.cpu.mem_do_rinst
.sym 53150 soc.cpu.mem_do_prefetch
.sym 53151 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[12]
.sym 53152 soc.cpu.reg_op1[14]
.sym 53155 soc.cpu.mem_do_rinst
.sym 53156 soc.cpu.mem_do_prefetch
.sym 53157 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[8]
.sym 53158 soc.cpu.reg_op1[10]
.sym 53161 soc.cpu.mem_do_rinst
.sym 53162 soc.cpu.mem_do_prefetch
.sym 53163 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[9]
.sym 53164 soc.cpu.reg_op1[11]
.sym 53171 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 53172 clk_16mhz$2$2
.sym 53173 $false
.sym 53174 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[16]
.sym 53175 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[17]
.sym 53176 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[18]
.sym 53177 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[19]
.sym 53178 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[20]
.sym 53179 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[21]
.sym 53180 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[22]
.sym 53181 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[23]
.sym 53248 $false
.sym 53249 soc.cpu.mem_la_firstword_xfer
.sym 53250 soc.cpu.next_pc[2]
.sym 53251 $false
.sym 53254 soc.cpu.mem_do_rinst
.sym 53255 soc.cpu.mem_do_prefetch
.sym 53256 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[21]
.sym 53257 soc.cpu.reg_op1[23]
.sym 53260 soc.cpu.mem_do_rinst
.sym 53261 soc.cpu.mem_do_prefetch
.sym 53262 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[25]
.sym 53263 soc.cpu.reg_op1[27]
.sym 53266 soc.cpu.mem_do_rinst
.sym 53267 soc.cpu.mem_do_prefetch
.sym 53268 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[0]
.sym 53269 soc.cpu.reg_op1[2]
.sym 53272 soc.cpu.mem_do_rinst
.sym 53273 soc.cpu.mem_do_prefetch
.sym 53274 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[23]
.sym 53275 soc.cpu.reg_op1[25]
.sym 53278 soc.cpu.mem_do_rinst
.sym 53279 soc.cpu.mem_do_prefetch
.sym 53280 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[24]
.sym 53281 soc.cpu.reg_op1[26]
.sym 53290 soc.cpu.mem_do_rinst
.sym 53291 soc.cpu.mem_do_prefetch
.sym 53292 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[28]
.sym 53293 soc.cpu.reg_op1[30]
.sym 53294 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 53295 clk_16mhz$2$2
.sym 53296 $false
.sym 53297 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[24]
.sym 53298 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[25]
.sym 53299 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[26]
.sym 53300 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[27]
.sym 53301 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[28]
.sym 53302 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[29]
.sym 53304 soc.spimemio.rdata[4]
.sym 53371 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[15]
.sym 53372 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 53373 soc.cpu.cpu_state[4]
.sym 53374 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 53377 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 53378 $abc$61060$new_n4054_
.sym 53379 soc.spimemio.valid
.sym 53380 soc.spimemio.rdata[4]
.sym 53389 $abc$61060$new_n4054_
.sym 53390 soc.spimemio.valid
.sym 53391 soc.memory.rdata[4]
.sym 53392 soc.ram_ready
.sym 53395 $abc$61060$new_n4323_
.sym 53396 $abc$61060$new_n4322_
.sym 53397 $abc$61060$new_n4317_
.sym 53398 $abc$61060$new_n4318_
.sym 53407 $false
.sym 53408 $false
.sym 53409 soc.cpu.cpu_state[2]
.sym 53410 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[15]_new_inv_
.sym 53413 $abc$61060$new_n4702_
.sym 53414 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 53415 $abc$61060$new_n4649_
.sym 53416 soc.cpu.reg_op1[15]
.sym 53417 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 53418 clk_16mhz$2$2
.sym 53419 $false
.sym 53420 soc.cpu.next_pc[17]
.sym 53421 $abc$61060$new_n4813_
.sym 53422 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[15]_new_inv_
.sym 53423 soc.cpu.next_pc[6]
.sym 53424 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 53425 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[0]
.sym 53426 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[0]_new_inv_
.sym 53427 soc.cpu.reg_op1[0]
.sym 53494 resetn$2
.sym 53495 soc.cpu.cpu_state[4]
.sym 53496 soc.cpu.cpu_state[5]
.sym 53497 soc.cpu.cpu_state[2]
.sym 53512 $false
.sym 53513 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 53514 soc.cpu.reg_op2[21]
.sym 53515 soc.cpu.reg_op2[5]
.sym 53536 $false
.sym 53537 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 53538 soc.cpu.reg_op2[20]
.sym 53539 soc.cpu.reg_op2[4]
.sym 53540 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 53541 clk_16mhz$2$2
.sym 53542 $false
.sym 53543 soc.cpu.cpuregs.wdata[8]
.sym 53544 soc.cpu.next_pc[8]
.sym 53545 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28363_new_inv_
.sym 53546 $abc$61060$new_n7093_
.sym 53547 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[7]_new_
.sym 53548 soc.cpu.cpuregs.wdata[6]
.sym 53549 soc.cpu.irq_pending[7]
.sym 53550 soc.cpu.irq_pending[9]
.sym 53617 $false
.sym 53618 $false
.sym 53619 soc.cpu.irq_pending[1]
.sym 53620 soc.cpu.irq_mask[1]
.sym 53623 soc.cpu.irq_pending[8]
.sym 53624 soc.cpu.irq_mask[8]
.sym 53625 soc.cpu.irq_pending[15]
.sym 53626 soc.cpu.irq_mask[15]
.sym 53629 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_
.sym 53630 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_
.sym 53631 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_
.sym 53632 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_
.sym 53635 $false
.sym 53636 $false
.sym 53637 soc.cpu.irq_pending[23]
.sym 53638 soc.cpu.irq_mask[23]
.sym 53641 $false
.sym 53642 resetn$2
.sym 53643 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 53644 soc.cpu.irq_state[1]
.sym 53647 soc.cpu.irq_state[1]
.sym 53648 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_
.sym 53649 soc.cpu.reg_next_pc[17]
.sym 53650 soc.cpu.irq_state[0]
.sym 53653 $false
.sym 53654 $false
.sym 53655 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 53656 soc.cpu.irq_mask[1]
.sym 53659 soc.cpu.cpu_state[2]
.sym 53660 $abc$61060$new_n4254_
.sym 53661 soc.cpu.irq_pending[1]
.sym 53662 $abc$61060$new_n7528_
.sym 53663 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37529
.sym 53664 clk_16mhz$2$2
.sym 53665 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 53666 $abc$61060$new_n7200_
.sym 53667 soc.cpu.next_pc[4]
.sym 53668 soc.cpu.next_pc[20]
.sym 53669 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28419_new_inv_
.sym 53670 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28463_new_inv_
.sym 53671 $abc$61060$new_n7258_
.sym 53672 $abc$61060$new_n7207_
.sym 53673 soc.spimemio.buffer[23]
.sym 53740 $false
.sym 53741 $false
.sym 53742 soc.cpu.irq_pending[3]
.sym 53743 soc.cpu.irq_mask[3]
.sym 53746 $abc$61060$new_n4196_
.sym 53747 $abc$61060$new_n4193_
.sym 53748 $abc$61060$new_n4188_
.sym 53749 $abc$61060$new_n4183_
.sym 53752 $false
.sym 53753 soc.cpu.irq_pending[15]
.sym 53754 soc.cpu.irq_state[1]
.sym 53755 soc.cpu.irq_mask[15]
.sym 53758 soc.cpu.irq_pending[3]
.sym 53759 soc.cpu.irq_pending[2]
.sym 53760 soc.cpu.irq_pending[1]
.sym 53761 soc.cpu.irq_pending[0]
.sym 53764 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[29]_new_
.sym 53765 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_
.sym 53766 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_
.sym 53767 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[7]_new_
.sym 53770 $abc$61060$new_n4195_
.sym 53771 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[3]_new_
.sym 53772 soc.cpu.irq_pending[0]
.sym 53773 soc.cpu.irq_mask[0]
.sym 53776 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_
.sym 53777 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_
.sym 53778 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_
.sym 53779 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[6]_new_
.sym 53782 $false
.sym 53783 $false
.sym 53784 soc.cpu.irq_mask[3]
.sym 53785 soc.cpu.irq_pending[3]
.sym 53786 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 53787 clk_16mhz$2$2
.sym 53788 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 53789 soc.cpu.next_pc[18]
.sym 53790 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 53791 $abc$61060$new_n7362_
.sym 53792 soc.cpu.next_pc[30]
.sym 53793 $abc$61060$new_n7284_
.sym 53794 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28459_new_inv_
.sym 53795 soc.cpu.reg_out[8]
.sym 53796 soc.cpu.reg_out[6]
.sym 53863 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_
.sym 53864 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_
.sym 53865 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_
.sym 53866 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_
.sym 53869 soc.cpu.irq_pending[11]
.sym 53870 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 53871 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[11]
.sym 53872 soc.cpu.cpu_state[3]
.sym 53875 soc.cpu.cpu_state[2]
.sym 53876 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[4]_new_inv_
.sym 53877 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[4]
.sym 53878 soc.cpu.cpu_state[3]
.sym 53881 $false
.sym 53882 $false
.sym 53883 soc.cpu.irq_pending[9]
.sym 53884 soc.cpu.irq_mask[9]
.sym 53887 soc.cpu.irq_pending[18]
.sym 53888 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 53889 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[18]
.sym 53890 soc.cpu.cpu_state[3]
.sym 53893 $abc$61060$new_n7226_
.sym 53894 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[4]_new_
.sym 53895 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 53896 soc.cpu.irq_pending[4]
.sym 53899 $false
.sym 53900 $abc$61060$new_n7395_
.sym 53901 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[18]_new_
.sym 53902 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[18]_new_
.sym 53905 $abc$61060$new_n7317_
.sym 53906 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[11]_new_
.sym 53907 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[11]_new_inv_
.sym 53908 soc.cpu.cpu_state[2]
.sym 53909 $true
.sym 53910 clk_16mhz$2$2
.sym 53911 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 53912 soc.cpu.next_pc[12]
.sym 53913 $abc$61060$new_n7445_
.sym 53914 $abc$61060$new_n7435_
.sym 53915 soc.cpu.next_pc[13]
.sym 53916 soc.cpu.next_pc[15]
.sym 53917 $abc$61060$new_n7333_
.sym 53918 soc.cpu.next_pc[16]
.sym 53919 soc.cpu.reg_out[13]
.sym 53986 soc.cpu.irq_pending[12]
.sym 53987 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 53988 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[12]
.sym 53989 soc.cpu.cpu_state[3]
.sym 53992 soc.cpu.irq_pending[17]
.sym 53993 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 53994 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[17]
.sym 53995 soc.cpu.cpu_state[3]
.sym 53998 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28391_new_inv_
.sym 53999 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 54000 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54001 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[13]
.sym 54004 soc.cpu.irq_pending[20]
.sym 54005 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54006 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[20]
.sym 54007 soc.cpu.cpu_state[3]
.sym 54010 soc.cpu.irq_state[1]
.sym 54011 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[13]_new_
.sym 54012 soc.cpu.reg_next_pc[13]
.sym 54013 soc.cpu.irq_state[0]
.sym 54016 soc.cpu.irq_pending[24]
.sym 54017 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54018 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[24]
.sym 54019 soc.cpu.cpu_state[3]
.sym 54022 $false
.sym 54023 $abc$61060$new_n7415_
.sym 54024 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 54025 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[20]_new_
.sym 54028 $false
.sym 54029 $abc$61060$new_n7455_
.sym 54030 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 54031 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[24]_new_
.sym 54032 $true
.sym 54033 clk_16mhz$2$2
.sym 54034 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 54035 soc.cpu.cpuregs.wdata[21]
.sym 54036 soc.cpu.next_pc[19]
.sym 54037 soc.cpu.next_pc[14]
.sym 54038 soc.cpu.next_pc[5]
.sym 54039 $abc$61060$new_n7526_
.sym 54040 soc.cpu.next_pc[21]
.sym 54041 soc.cpu.next_pc[23]
.sym 54042 soc.cpu.reg_out[15]
.sym 54109 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28407_new_inv_
.sym 54110 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.sym 54111 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54112 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[17]
.sym 54115 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28415_new_inv_
.sym 54116 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 54117 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54118 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[19]
.sym 54121 $abc$61060$new_n7378_
.sym 54122 soc.cpu.cpu_state[5]
.sym 54123 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 54124 $abc$61060$new_n7377_
.sym 54127 soc.cpu.irq_pending[29]
.sym 54128 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54129 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[29]
.sym 54130 soc.cpu.cpu_state[3]
.sym 54133 soc.cpu.irq_state[1]
.sym 54134 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_
.sym 54135 soc.cpu.reg_next_pc[19]
.sym 54136 soc.cpu.irq_state[0]
.sym 54145 soc.cpu.irq_state[1]
.sym 54146 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_
.sym 54147 soc.cpu.reg_next_pc[21]
.sym 54148 soc.cpu.irq_state[0]
.sym 54151 $abc$61060$new_n7328_
.sym 54152 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.sym 54153 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13616_Y[4]_new_inv_
.sym 54154 soc.cpu.cpu_state[5]
.sym 54155 $true
.sym 54156 clk_16mhz$2$2
.sym 54157 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 54158 soc.cpu.next_pc[26]
.sym 54159 soc.cpu.next_pc[29]
.sym 54160 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28443_new_inv_
.sym 54161 soc.cpu.cpuregs.wdata[28]
.sym 54162 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28451_new_inv_
.sym 54163 soc.cpu.next_pc[28]
.sym 54164 soc.spimemio.rdata[10]
.sym 54165 soc.spimemio.rdata[23]
.sym 54232 $false
.sym 54233 $false
.sym 54234 iomem_rdata[4]
.sym 54235 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 54238 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28455_new_inv_
.sym 54239 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.sym 54240 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54241 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[29]
.sym 54250 soc.cpu.irq_state[1]
.sym 54251 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[29]_new_
.sym 54252 soc.cpu.reg_next_pc[29]
.sym 54253 soc.cpu.irq_state[0]
.sym 54256 $false
.sym 54257 $false
.sym 54258 $abc$61060$new_n7366_
.sym 54259 soc.cpu.mem_rdata[17]
.sym 54268 soc.cpu.cpuregs.wdata[12]
.sym 54269 $false
.sym 54270 $false
.sym 54271 $false
.sym 54274 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 54275 $false
.sym 54276 $false
.sym 54277 $false
.sym 54278 $true
.sym 54279 clk_16mhz$2$2
.sym 54280 $false
.sym 54281 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[11]_new_
.sym 54282 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[24]_new_
.sym 54283 $abc$61060$new_n4376_
.sym 54284 $abc$61060$soc.cpu.mem_rdata_word[11]_new_inv_
.sym 54285 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13616_Y[4]_new_inv_
.sym 54286 soc.cpu.reg_out[31]
.sym 54287 soc.cpu.reg_out[22]
.sym 54288 soc.cpu.reg_out[23]
.sym 54355 $false
.sym 54356 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54357 soc.cpu.cpu_state[4]
.sym 54358 soc.cpu.cpu_state[0]
.sym 54361 soc.cpu.cpu_state[5]
.sym 54362 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 54363 $abc$61060$new_n7366_
.sym 54364 soc.cpu.mem_rdata[18]
.sym 54367 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28339_new_inv_
.sym 54368 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 54369 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54370 soc.cpu.reg_pc[0]
.sym 54373 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[0]_new_inv_
.sym 54374 soc.cpu.cpuregs_rs1[0]
.sym 54375 soc.cpu.instr_getq
.sym 54376 soc.cpu.instr_setq
.sym 54379 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15966_Y[0]_new_
.sym 54380 soc.cpu.irq_pending[0]
.sym 54381 soc.cpu.irq_state[1]
.sym 54382 soc.cpu.irq_mask[0]
.sym 54385 soc.cpu.cpu_state[2]
.sym 54386 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27224_new_inv_
.sym 54387 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[0]_new_
.sym 54388 $abc$61060$new_n7178_
.sym 54391 $abc$61060$new_n7468_
.sym 54392 soc.cpu.cpu_state[5]
.sym 54393 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 54394 $abc$61060$new_n7467_
.sym 54397 $false
.sym 54398 $abc$61060$new_n7505_
.sym 54399 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.sym 54400 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[29]_new_
.sym 54401 $true
.sym 54402 clk_16mhz$2$2
.sym 54403 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 54404 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[15]_new_
.sym 54405 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[22]_new_
.sym 54406 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[23]_new_
.sym 54407 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13616_Y[6]_new_inv_
.sym 54408 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_inv_
.sym 54409 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[31]_new_
.sym 54410 soc.simpleuart.cfg_divider[22]
.sym 54411 soc.simpleuart.cfg_divider[20]
.sym 54478 $false
.sym 54479 soc.cpu.instr_getq
.sym 54480 soc.cpu.instr_setq
.sym 54481 soc.cpu.instr_retirq
.sym 54484 soc.cpu.cpu_state[5]
.sym 54485 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 54486 $abc$61060$new_n7366_
.sym 54487 soc.cpu.mem_rdata[29]
.sym 54490 $false
.sym 54491 $false
.sym 54492 $abc$61060$new_n7366_
.sym 54493 soc.cpu.mem_rdata[30]
.sym 54496 $false
.sym 54497 $false
.sym 54498 $abc$61060$new_n7366_
.sym 54499 soc.cpu.mem_rdata[26]
.sym 54502 soc.cpu.decoded_imm[4]
.sym 54503 $abc$61060$new_n6995_
.sym 54504 soc.cpu.is_slli_srli_srai
.sym 54505 soc.cpu.decoded_rs2[4]
.sym 54508 soc.cpu.cpu_state[5]
.sym 54509 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 54510 $abc$61060$new_n7366_
.sym 54511 soc.cpu.mem_rdata[20]
.sym 54514 soc.spimemio.xfer.ibuffer[5]
.sym 54515 $false
.sym 54516 $false
.sym 54517 $false
.sym 54520 soc.spimemio.xfer.ibuffer[4]
.sym 54521 $false
.sym 54522 $false
.sym 54523 $false
.sym 54524 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 54525 clk_16mhz$2$2
.sym 54526 $false
.sym 54527 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[4]_new_
.sym 54528 $abc$61060$new_n7223_
.sym 54529 $abc$61060$new_n8217_
.sym 54530 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13711_Y_new_inv_
.sym 54531 $abc$61060$new_n7225_
.sym 54532 $abc$61060$soc.cpu.mem_rdata_word[13]_new_
.sym 54533 $abc$61060$soc.cpu.mem_rdata_word[12]_new_inv_
.sym 54534 soc.cpu.decoded_rs2[5]
.sym 54601 soc.cpu.decoded_imm[3]
.sym 54602 $abc$61060$new_n6995_
.sym 54603 soc.cpu.is_slli_srli_srai
.sym 54604 soc.cpu.decoded_rs2[3]
.sym 54607 soc.cpu.decoded_imm[2]
.sym 54608 $abc$61060$new_n6995_
.sym 54609 soc.cpu.is_slli_srli_srai
.sym 54610 soc.cpu.decoded_rs2[2]
.sym 54619 $abc$61060$new_n4290_
.sym 54620 $abc$61060$new_n4289_
.sym 54621 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[6]_new_
.sym 54622 $abc$61060$new_n4270_
.sym 54625 soc.cpu.decoded_rs2[5]
.sym 54626 soc.cpu.decoded_rs2[4]
.sym 54627 soc.cpu.decoded_rs2[3]
.sym 54628 soc.cpu.decoded_rs2[2]
.sym 54631 $false
.sym 54632 $false
.sym 54633 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_
.sym 54634 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 54637 $false
.sym 54638 $abc$61060$new_n5327_
.sym 54639 soc.cpu.mem_rdata_q[26]
.sym 54640 soc.cpu.mem_rdata_q[27]
.sym 54643 $false
.sym 54644 soc.cpu.mem_rdata_q[27]
.sym 54645 $abc$61060$new_n5327_
.sym 54646 soc.cpu.mem_rdata_q[26]
.sym 54647 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 54648 clk_16mhz$2$2
.sym 54649 $false
.sym 54650 $abc$61060$soc.cpu.mem_rdata_word[14]_new_inv_
.sym 54651 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1516$2487_Y_new_
.sym 54652 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[3]_new_
.sym 54653 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[6]_new_
.sym 54654 $abc$61060$new_n7210_
.sym 54655 $abc$61060$new_n7250_
.sym 54656 $abc$61060$new_n7248_
.sym 54657 soc.cpu.irq_delay
.sym 54724 $false
.sym 54725 $false
.sym 54726 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 54727 $abc$61060$soc.cpu.mem_rdata[13]_new_
.sym 54730 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 54731 soc.spimemio.valid
.sym 54732 $abc$61060$new_n4012_
.sym 54733 soc.spimemio.rdata[29]
.sym 54736 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 54737 soc.spimemio.rdata[13]
.sym 54738 $abc$61060$new_n4012_
.sym 54739 soc.spimemio.valid
.sym 54742 $abc$61060$new_n4391_
.sym 54743 $abc$61060$new_n4390_
.sym 54744 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[15]_new_
.sym 54745 $abc$61060$new_n4270_
.sym 54748 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 54749 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 54750 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 54751 soc.cpu.mem_rdata[29]
.sym 54754 soc.spimemio.buffer[13]
.sym 54755 $false
.sym 54756 $false
.sym 54757 $false
.sym 54760 soc.spimemio.buffer[12]
.sym 54761 $false
.sym 54762 $false
.sym 54763 $false
.sym 54766 soc.spimemio.xfer.ibuffer[5]
.sym 54767 $false
.sym 54768 $false
.sym 54769 $false
.sym 54770 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 54771 clk_16mhz$2$2
.sym 54772 $false
.sym 54773 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 54774 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y
.sym 54775 $abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 54776 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 54777 $abc$61060$new_n5590_
.sym 54778 $abc$61060$new_n4865_
.sym 54779 $abc$61060$new_n4280_
.sym 54780 soc.cpu.irq_active
.sym 54847 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 54848 $abc$61060$new_n4239_
.sym 54849 soc.cpu.cpu_state[1]
.sym 54850 $abc$61060$new_n4171_
.sym 54853 $abc$61060$new_n4258_
.sym 54854 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 54855 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_
.sym 54856 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.sym 54859 $abc$61060$new_n8120_
.sym 54860 $abc$61060$new_n4220_
.sym 54861 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 54862 $abc$61060$new_n4221_
.sym 54865 $false
.sym 54866 $false
.sym 54867 soc.cpu.cpu_state[1]
.sym 54868 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.sym 54871 $false
.sym 54872 $false
.sym 54873 soc.cpu.irq_mask[1]
.sym 54874 soc.cpu.irq_active
.sym 54877 soc.cpu.cpu_state[1]
.sym 54878 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 54879 $abc$61060$new_n4137_
.sym 54880 $abc$61060$new_n4171_
.sym 54883 $false
.sym 54884 soc.cpu.cpu_state[1]
.sym 54885 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 54886 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10197[0]_new_inv_
.sym 54889 soc.cpu.mem_wdata[18]
.sym 54890 $false
.sym 54891 $false
.sym 54892 $false
.sym 54893 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 54894 clk_16mhz$2$2
.sym 54895 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 54896 $abc$61060$new_n4143_
.sym 54897 $abc$61060$new_n4165_
.sym 54898 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 54899 $abc$61060$new_n4253_
.sym 54900 soc.cpu.cpu_state[4]
.sym 54901 soc.cpu.decoded_rs2[3]
.sym 54902 soc.cpu.cpu_state[3]
.sym 54903 soc.cpu.cpu_state[5]
.sym 54970 $abc$61060$new_n4430_
.sym 54971 $abc$61060$new_n4410_
.sym 54972 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[13]_new_
.sym 54973 $abc$61060$new_n4270_
.sym 54976 $false
.sym 54977 $abc$61060$soc.cpu.mem_la_write_new_
.sym 54978 $abc$61060$new_n5590_
.sym 54979 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 54982 $abc$61060$new_n4405_
.sym 54983 $abc$61060$new_n4404_
.sym 54984 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[29]_new_
.sym 54985 $abc$61060$new_n4270_
.sym 54988 $false
.sym 54989 $false
.sym 54990 soc.cpu.reg_op1[1]
.sym 54991 soc.cpu.reg_op1[0]
.sym 54994 $abc$61060$soc.cpu.mem_la_write_new_
.sym 54995 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 54996 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 54997 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 55000 soc.cpu.cpu_state[2]
.sym 55001 $abc$61060$new_n4140_
.sym 55002 $abc$61060$new_n4253_
.sym 55003 $abc$61060$new_n4254_
.sym 55006 $abc$61060$new_n4256_
.sym 55007 $abc$61060$new_n4252_
.sym 55008 $abc$61060$new_n4132_
.sym 55009 $abc$61060$new_n4251_
.sym 55012 soc.cpu.mem_wdata[23]
.sym 55013 $false
.sym 55014 $false
.sym 55015 $false
.sym 55016 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 55017 clk_16mhz$2$2
.sym 55018 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 55019 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[23]_new_
.sym 55020 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 55021 soc.cpu.mem_rdata[28]
.sym 55022 $abc$61060$new_n4510_
.sym 55023 $abc$61060$new_n4485_
.sym 55024 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 55025 $abc$61060$new_n4116_
.sym 55026 $abc$61060$new_n4486_
.sym 55093 $false
.sym 55094 $false
.sym 55095 soc.cpu.cpu_state[3]
.sym 55096 $abc$61060$new_n8123_
.sym 55099 $abc$61060$new_n4116_
.sym 55100 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55101 $abc$61060$new_n4138_
.sym 55102 $abc$61060$new_n4124_
.sym 55105 $false
.sym 55106 $false
.sym 55107 $abc$61060$new_n4124_
.sym 55108 $abc$61060$new_n4138_
.sym 55111 $abc$61060$new_n8230_
.sym 55112 $abc$61060$new_n8116_
.sym 55113 $abc$61060$new_n8231_
.sym 55114 $abc$61060$new_n8124_
.sym 55117 $false
.sym 55118 $false
.sym 55119 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11451[4]_new_inv_
.sym 55120 $abc$61060$new_n4226_
.sym 55123 $false
.sym 55124 $false
.sym 55125 resetn$2
.sym 55126 $abc$61060$new_n4116_
.sym 55129 $abc$61060$new_n8229_
.sym 55130 soc.cpu.cpu_state[2]
.sym 55131 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 55132 $abc$61060$new_n4225_
.sym 55135 $abc$61060$new_n8121_
.sym 55136 $abc$61060$new_n4243_
.sym 55137 $abc$61060$new_n4141_
.sym 55138 $abc$61060$new_n4233_
.sym 55142 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 55143 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 55144 $abc$61060$new_n4141_
.sym 55145 $abc$61060$soc.cpu.mem_rdata[12]_new_
.sym 55146 soc.cpu.mem_rdata[30]
.sym 55147 soc.cpu.mem_rdata[23]
.sym 55148 $abc$61060$soc.cpu.mem_rdata[14]_new_
.sym 55149 soc.cpu.mem_16bit_buffer[12]
.sym 55216 soc.cpu.instr_ecall_ebreak
.sym 55217 soc.cpu.pcpi_timeout
.sym 55218 soc.cpu.pcpi_div.pcpi_wr
.sym 55219 soc.cpu.pcpi_mul.pcpi_wr
.sym 55222 $false
.sym 55223 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 55224 soc.cpu.pcpi_mul.pcpi_wr
.sym 55225 soc.cpu.pcpi_div.pcpi_wr
.sym 55228 $false
.sym 55229 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_
.sym 55230 soc.cpu.pcpi_timeout
.sym 55231 soc.cpu.instr_ecall_ebreak
.sym 55234 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11451[4]_new_inv_
.sym 55235 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_
.sym 55236 soc.cpu.pcpi_timeout
.sym 55237 soc.cpu.instr_ecall_ebreak
.sym 55240 $false
.sym 55241 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 55242 soc.cpu.pcpi_div.pcpi_wr
.sym 55243 soc.cpu.pcpi_mul.pcpi_wr
.sym 55246 $false
.sym 55247 $abc$61060$new_n4142_
.sym 55248 resetn$2
.sym 55249 soc.cpu.cpu_state[0]
.sym 55252 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 55253 $false
.sym 55254 $false
.sym 55255 $false
.sym 55258 $abc$61060$new_n4264_
.sym 55259 $abc$61060$new_n4141_
.sym 55260 $abc$61060$new_n4226_
.sym 55261 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11451[4]_new_inv_
.sym 55262 $true
.sym 55263 clk_16mhz$2$2
.sym 55264 $false
.sym 55265 $abc$61060$new_n4463_
.sym 55266 $abc$61060$new_n4487_
.sym 55267 soc.cpu.mem_16bit_buffer[14]
.sym 55268 soc.cpu.mem_16bit_buffer[3]
.sym 55269 soc.cpu.mem_16bit_buffer[2]
.sym 55272 soc.cpu.mem_16bit_buffer[11]
.sym 55339 $false
.sym 55340 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55341 soc.cpu.reg_op1[8]
.sym 55342 soc.cpu.pcpi_mul.rs1[9]
.sym 55345 $false
.sym 55346 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55347 soc.cpu.reg_op1[5]
.sym 55348 soc.cpu.pcpi_mul.rs1[6]
.sym 55351 $false
.sym 55352 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55353 soc.cpu.reg_op1[7]
.sym 55354 soc.cpu.pcpi_mul.rs1[8]
.sym 55357 $false
.sym 55358 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55359 soc.cpu.reg_op1[9]
.sym 55360 soc.cpu.pcpi_mul.rs1[10]
.sym 55363 $false
.sym 55364 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55365 soc.cpu.reg_op1[4]
.sym 55366 soc.cpu.pcpi_mul.rs1[5]
.sym 55369 $false
.sym 55370 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55371 soc.cpu.reg_op1[11]
.sym 55372 soc.cpu.pcpi_mul.rs1[12]
.sym 55375 $false
.sym 55376 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55377 soc.cpu.reg_op1[6]
.sym 55378 soc.cpu.pcpi_mul.rs1[7]
.sym 55381 $false
.sym 55382 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55383 soc.cpu.reg_op1[10]
.sym 55384 soc.cpu.pcpi_mul.rs1[11]
.sym 55385 resetn$2
.sym 55386 clk_16mhz$2$2
.sym 55387 $false
.sym 55388 $abc$61060$new_n4324_
.sym 55389 soc.cpu.mem_rdata_latched[4]
.sym 55390 $abc$61060$new_n7201_
.sym 55391 $abc$61060$new_n4315_
.sym 55392 $abc$61060$new_n7257_
.sym 55393 $abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 55394 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 55395 soc.cpu.mem_16bit_buffer[4]
.sym 55462 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 55463 soc.cpu.pcpi_div.pcpi_wr
.sym 55464 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 55465 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 55468 $false
.sym 55469 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55470 soc.cpu.reg_op1[14]
.sym 55471 soc.cpu.pcpi_mul.rs1[15]
.sym 55474 $false
.sym 55475 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55476 soc.cpu.reg_op1[15]
.sym 55477 soc.cpu.pcpi_mul.rs1[16]
.sym 55480 $false
.sym 55481 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55482 soc.cpu.reg_op1[24]
.sym 55483 soc.cpu.pcpi_mul.rs1[25]
.sym 55486 $false
.sym 55487 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55488 soc.cpu.reg_op1[25]
.sym 55489 soc.cpu.pcpi_mul.rs1[26]
.sym 55492 $false
.sym 55493 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55494 soc.cpu.reg_op1[12]
.sym 55495 soc.cpu.pcpi_mul.rs1[13]
.sym 55498 $false
.sym 55499 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55500 soc.cpu.reg_op1[23]
.sym 55501 soc.cpu.pcpi_mul.rs1[24]
.sym 55504 $false
.sym 55505 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55506 soc.cpu.reg_op1[13]
.sym 55507 soc.cpu.pcpi_mul.rs1[14]
.sym 55508 resetn$2
.sym 55509 clk_16mhz$2$2
.sym 55510 $false
.sym 55511 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 55512 $abc$61060$new_n4074_
.sym 55515 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 55516 $abc$61060$new_n3981_
.sym 55517 $abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 55518 soc.cpu.mem_16bit_buffer[1]
.sym 55585 $false
.sym 55586 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55587 soc.cpu.reg_op1[30]
.sym 55588 soc.cpu.pcpi_mul.rs1[31]
.sym 55597 $false
.sym 55598 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55599 soc.cpu.reg_op1[26]
.sym 55600 soc.cpu.pcpi_mul.rs1[27]
.sym 55603 $false
.sym 55604 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55605 soc.cpu.reg_op1[29]
.sym 55606 soc.cpu.pcpi_mul.rs1[30]
.sym 55621 $false
.sym 55622 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55623 soc.cpu.reg_op1[27]
.sym 55624 soc.cpu.pcpi_mul.rs1[28]
.sym 55627 $false
.sym 55628 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55629 soc.cpu.reg_op1[28]
.sym 55630 soc.cpu.pcpi_mul.rs1[29]
.sym 55631 resetn$2
.sym 55632 clk_16mhz$2$2
.sym 55633 $false
.sym 55639 soc.cpu.mem_rdata_q[1]
.sym 55714 soc.cpu.pcpi_mul.rdx[41]
.sym 55715 soc.cpu.pcpi_mul.rd[41]
.sym 55716 soc.cpu.pcpi_mul.rs1[0]
.sym 55717 soc.cpu.pcpi_mul.rs2[41]
.sym 55720 soc.cpu.pcpi_mul.rdx[42]
.sym 55721 soc.cpu.pcpi_mul.rd[42]
.sym 55722 soc.cpu.pcpi_mul.rs1[0]
.sym 55723 soc.cpu.pcpi_mul.rs2[42]
.sym 55726 soc.cpu.pcpi_mul.rs2[42]
.sym 55727 soc.cpu.pcpi_mul.rs1[0]
.sym 55728 soc.cpu.pcpi_mul.rdx[42]
.sym 55729 soc.cpu.pcpi_mul.rd[42]
.sym 55732 soc.cpu.pcpi_mul.rs2[41]
.sym 55733 soc.cpu.pcpi_mul.rs1[0]
.sym 55734 soc.cpu.pcpi_mul.rdx[41]
.sym 55735 soc.cpu.pcpi_mul.rd[41]
.sym 55738 $false
.sym 55739 $false
.sym 55740 $false
.sym 55741 $false
.sym 55750 $false
.sym 55751 $false
.sym 55752 $false
.sym 55753 $false
.sym 55754 resetn$2
.sym 55755 clk_16mhz$2$2
.sym 55756 $false
.sym 55763 soc.cpu.pcpi_insn[14]
.sym 55793 $false
.sym 55830 $auto$maccmap.cc:240:synth$23524.C[2]
.sym 55832 $abc$61060$auto$maccmap.cc:111:fulladd$23521[1]
.sym 55833 $abc$61060$auto$maccmap.cc:112:fulladd$23522[0]
.sym 55836 $auto$maccmap.cc:240:synth$23524.C[3]
.sym 55837 $false
.sym 55838 $abc$61060$auto$maccmap.cc:111:fulladd$23521[2]
.sym 55839 $abc$61060$auto$maccmap.cc:112:fulladd$23522[1]
.sym 55840 $auto$maccmap.cc:240:synth$23524.C[2]
.sym 55842 $auto$maccmap.cc:240:synth$23524.C[4]
.sym 55843 $false
.sym 55844 $abc$61060$auto$maccmap.cc:111:fulladd$23521[3]
.sym 55845 $abc$61060$auto$maccmap.cc:112:fulladd$23522[2]
.sym 55846 $auto$maccmap.cc:240:synth$23524.C[3]
.sym 55849 $false
.sym 55850 $false
.sym 55851 $abc$61060$auto$maccmap.cc:112:fulladd$23522[3]
.sym 55852 $auto$maccmap.cc:240:synth$23524.C[4]
.sym 55873 $false
.sym 55874 $abc$61060$auto$maccmap.cc:111:fulladd$23521[1]
.sym 55875 $abc$61060$auto$maccmap.cc:112:fulladd$23522[0]
.sym 55876 $false
.sym 55877 resetn$2
.sym 55878 clk_16mhz$2$2
.sym 55879 soc.cpu.pcpi_mul.mul_waiting$2
.sym 55887 soc.cpu.pcpi_insn[12]
.sym 56003 soc.cpu.pcpi_mul.rs1[51]
.sym 56009 soc.cpu.pcpi_mul.rs1[50]
.sym 56077 $false
.sym 56078 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56079 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 56080 soc.cpu.pcpi_mul.rs1[54]
.sym 56113 $false
.sym 56114 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56115 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 56116 soc.cpu.pcpi_mul.rs1[55]
.sym 56119 $false
.sym 56120 soc.cpu.pcpi_mul.mul_waiting$2
.sym 56121 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 56122 soc.cpu.pcpi_mul.rs1[53]
.sym 56123 resetn$2
.sym 56124 clk_16mhz$2$2
.sym 56125 $false
.sym 56126 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 56127 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 56128 soc.cpu.pcpi_mul.instr_mulh
.sym 56129 soc.cpu.pcpi_mul.instr_mul
.sym 56130 soc.cpu.pcpi_mul.instr_mulhu
.sym 56132 soc.cpu.pcpi_mul.instr_mulhsu
.sym 56212 $false
.sym 56213 $false
.sym 56214 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 56215 soc.cpu.pcpi_mul.instr_mul
.sym 56246 $true
.sym 56247 clk_16mhz$2$2
.sym 56248 $false
.sym 56252 soc.cpu.pcpi_mul.mul_waiting
.sym 56359 soc.cpu.pcpi_mul.pcpi_wait
.sym 56360 $false
.sym 56361 $false
.sym 56362 $false
.sym 56369 $true
.sym 56370 clk_16mhz$2$2
.sym 56371 $false
.sym 56479 soc.spimemio.buffer[3]
.sym 56600 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54147
.sym 56601 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 56602 $abc$61060$new_n6029_
.sym 56603 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 56604 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 56605 $abc$61060$new_n4967_
.sym 56606 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 56607 soc.spimemio.xfer.flash_clk
.sym 56710 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 56711 soc.spimemio.xfer.flash_clk
.sym 56712 soc.spimemio.xfer.obuffer[5]
.sym 56713 soc.spimemio.xfer.obuffer[6]
.sym 56716 $false
.sym 56717 $abc$61060$new_n6482_
.sym 56718 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 56719 soc.spimemio.xfer.obuffer[2]
.sym 56722 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 56723 soc.spimemio.xfer.flash_clk
.sym 56724 soc.spimemio.xfer.obuffer[2]
.sym 56725 soc.spimemio.xfer.obuffer[6]
.sym 56728 $false
.sym 56729 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 56730 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 56731 soc.spimemio.xfer.flash_clk
.sym 56734 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 56735 soc.spimemio.xfer.flash_clk
.sym 56736 soc.spimemio.xfer.obuffer[6]
.sym 56737 soc.spimemio.xfer.obuffer[7]
.sym 56740 $abc$61060$new_n6481_
.sym 56741 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.sym 56742 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 56743 soc.spimemio.xfer.obuffer[6]
.sym 56746 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.sym 56747 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 56748 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 56749 soc.spimemio.xfer.obuffer[4]
.sym 56752 $false
.sym 56753 $abc$61060$new_n4967_
.sym 56754 soc.spimemio.din_data[6]
.sym 56755 $abc$61060$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 56756 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054
.sym 56757 clk_16mhz$2$2
.sym 56758 $false
.sym 56759 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 56760 $abc$61060$new_n6462_
.sym 56761 $abc$61060$new_n5285_
.sym 56762 $abc$61060$new_n4971_
.sym 56763 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917
.sym 56764 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054
.sym 56765 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376
.sym 56766 soc.spimemio.xfer.xfer_rd
.sym 56833 $abc$61060$new_n6461_
.sym 56834 soc.spimemio.xfer.obuffer[0]
.sym 56835 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 56836 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 56839 $false
.sym 56840 soc.spimemio.xfer.obuffer[2]
.sym 56841 soc.spimemio.xfer.flash_clk
.sym 56842 $abc$61060$new_n4536_
.sym 56845 $false
.sym 56846 soc.spimemio.xfer.obuffer[1]
.sym 56847 soc.spimemio.xfer.flash_clk
.sym 56848 $abc$61060$new_n4536_
.sym 56851 $false
.sym 56852 soc.spimemio.xfer.obuffer[0]
.sym 56853 soc.spimemio.xfer.flash_clk
.sym 56854 $abc$61060$new_n4536_
.sym 56857 $false
.sym 56858 $false
.sym 56859 soc.spimemio.xfer.obuffer[1]
.sym 56860 $abc$61060$new_n6454_
.sym 56863 $false
.sym 56864 $abc$61060$new_n6460_
.sym 56865 $abc$61060$new_n6462_
.sym 56866 soc.spimemio.xfer.obuffer[2]
.sym 56869 $abc$61060$new_n4967_
.sym 56870 soc.spimemio.din_data[1]
.sym 56871 $abc$61060$new_n6457_
.sym 56872 $abc$61060$new_n6456_
.sym 56875 $abc$61060$new_n4967_
.sym 56876 soc.spimemio.din_data[0]
.sym 56877 soc.spimemio.xfer.obuffer[0]
.sym 56878 $abc$61060$new_n6454_
.sym 56879 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917
.sym 56880 clk_16mhz$2$2
.sym 56881 $false
.sym 56882 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.sym 56883 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 56884 $abc$61060$new_n6448_
.sym 56885 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32560_new_inv_
.sym 56886 $abc$61060$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][4]_new_inv_
.sym 56887 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.sym 56888 $abc$61060$new_n6432_
.sym 56889 soc.spimemio.xfer.ibuffer[4]
.sym 56956 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 56957 soc.spimemio.xfer.flash_clk
.sym 56958 soc.spimemio.xfer.ibuffer[6]
.sym 56959 soc.spimemio.xfer.ibuffer[2]
.sym 56962 $false
.sym 56963 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[7]_new_
.sym 56964 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 56965 soc.spimemio.xfer.ibuffer[5]
.sym 56968 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 56969 soc.spimemio.xfer.flash_clk
.sym 56970 soc.spimemio.xfer.ibuffer[7]
.sym 56971 soc.spimemio.xfer.ibuffer[3]
.sym 56974 $false
.sym 56975 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.sym 56976 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 56977 soc.spimemio.xfer.ibuffer[2]
.sym 56980 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 56981 soc.spimemio.xfer.flash_clk
.sym 56982 soc.spimemio.xfer.ibuffer[5]
.sym 56983 soc.spimemio.xfer.ibuffer[4]
.sym 56986 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 56987 soc.spimemio.xfer.ibuffer[6]
.sym 56988 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32568_new_inv_
.sym 56989 $abc$61060$new_n6445_
.sym 56992 $abc$61060$new_n6437_
.sym 56993 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 56994 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 56995 soc.spimemio.xfer.ibuffer[5]
.sym 56998 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 56999 soc.spimemio.xfer.ibuffer[7]
.sym 57000 $abc$61060$new_n6448_
.sym 57001 $abc$61060$new_n6450_
.sym 57002 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 57003 clk_16mhz$2$2
.sym 57004 $false
.sym 57041 $false
.sym 57078 $auto$alumacc.cc:474:replace_alu$7276.C[1]
.sym 57080 soc.cpu.mem_la_firstword_xfer
.sym 57081 soc.cpu.next_pc[2]
.sym 57084 $auto$alumacc.cc:474:replace_alu$7276.C[2]
.sym 57085 $false
.sym 57086 $false
.sym 57087 soc.cpu.next_pc[3]
.sym 57088 $auto$alumacc.cc:474:replace_alu$7276.C[1]
.sym 57090 $auto$alumacc.cc:474:replace_alu$7276.C[3]
.sym 57091 $false
.sym 57092 $false
.sym 57093 soc.cpu.next_pc[4]
.sym 57094 $auto$alumacc.cc:474:replace_alu$7276.C[2]
.sym 57096 $auto$alumacc.cc:474:replace_alu$7276.C[4]
.sym 57097 $false
.sym 57098 $false
.sym 57099 soc.cpu.next_pc[5]
.sym 57100 $auto$alumacc.cc:474:replace_alu$7276.C[3]
.sym 57102 $auto$alumacc.cc:474:replace_alu$7276.C[5]
.sym 57103 $false
.sym 57104 $false
.sym 57105 soc.cpu.next_pc[6]
.sym 57106 $auto$alumacc.cc:474:replace_alu$7276.C[4]
.sym 57108 $auto$alumacc.cc:474:replace_alu$7276.C[6]
.sym 57109 $false
.sym 57110 $false
.sym 57111 soc.cpu.next_pc[7]
.sym 57112 $auto$alumacc.cc:474:replace_alu$7276.C[5]
.sym 57114 $auto$alumacc.cc:474:replace_alu$7276.C[7]
.sym 57115 $false
.sym 57116 $false
.sym 57117 soc.cpu.next_pc[8]
.sym 57118 $auto$alumacc.cc:474:replace_alu$7276.C[6]
.sym 57120 $auto$alumacc.cc:474:replace_alu$7276.C[8]
.sym 57121 $false
.sym 57122 $false
.sym 57123 soc.cpu.next_pc[9]
.sym 57124 $auto$alumacc.cc:474:replace_alu$7276.C[7]
.sym 57129 soc.spimemio.buffer[2]
.sym 57164 $auto$alumacc.cc:474:replace_alu$7276.C[8]
.sym 57201 $auto$alumacc.cc:474:replace_alu$7276.C[9]
.sym 57202 $false
.sym 57203 $false
.sym 57204 soc.cpu.next_pc[10]
.sym 57205 $auto$alumacc.cc:474:replace_alu$7276.C[8]
.sym 57207 $auto$alumacc.cc:474:replace_alu$7276.C[10]
.sym 57208 $false
.sym 57209 $false
.sym 57210 soc.cpu.next_pc[11]
.sym 57211 $auto$alumacc.cc:474:replace_alu$7276.C[9]
.sym 57213 $auto$alumacc.cc:474:replace_alu$7276.C[11]
.sym 57214 $false
.sym 57215 $false
.sym 57216 soc.cpu.next_pc[12]
.sym 57217 $auto$alumacc.cc:474:replace_alu$7276.C[10]
.sym 57219 $auto$alumacc.cc:474:replace_alu$7276.C[12]
.sym 57220 $false
.sym 57221 $false
.sym 57222 soc.cpu.next_pc[13]
.sym 57223 $auto$alumacc.cc:474:replace_alu$7276.C[11]
.sym 57225 $auto$alumacc.cc:474:replace_alu$7276.C[13]
.sym 57226 $false
.sym 57227 $false
.sym 57228 soc.cpu.next_pc[14]
.sym 57229 $auto$alumacc.cc:474:replace_alu$7276.C[12]
.sym 57231 $auto$alumacc.cc:474:replace_alu$7276.C[14]
.sym 57232 $false
.sym 57233 $false
.sym 57234 soc.cpu.next_pc[15]
.sym 57235 $auto$alumacc.cc:474:replace_alu$7276.C[13]
.sym 57237 $auto$alumacc.cc:474:replace_alu$7276.C[15]
.sym 57238 $false
.sym 57239 $false
.sym 57240 soc.cpu.next_pc[16]
.sym 57241 $auto$alumacc.cc:474:replace_alu$7276.C[14]
.sym 57243 $auto$alumacc.cc:474:replace_alu$7276.C[16]
.sym 57244 $false
.sym 57245 $false
.sym 57246 soc.cpu.next_pc[17]
.sym 57247 $auto$alumacc.cc:474:replace_alu$7276.C[15]
.sym 57254 soc.spimemio.buffer[4]
.sym 57287 $auto$alumacc.cc:474:replace_alu$7276.C[16]
.sym 57324 $auto$alumacc.cc:474:replace_alu$7276.C[17]
.sym 57325 $false
.sym 57326 $false
.sym 57327 soc.cpu.next_pc[18]
.sym 57328 $auto$alumacc.cc:474:replace_alu$7276.C[16]
.sym 57330 $auto$alumacc.cc:474:replace_alu$7276.C[18]
.sym 57331 $false
.sym 57332 $false
.sym 57333 soc.cpu.next_pc[19]
.sym 57334 $auto$alumacc.cc:474:replace_alu$7276.C[17]
.sym 57336 $auto$alumacc.cc:474:replace_alu$7276.C[19]
.sym 57337 $false
.sym 57338 $false
.sym 57339 soc.cpu.next_pc[20]
.sym 57340 $auto$alumacc.cc:474:replace_alu$7276.C[18]
.sym 57342 $auto$alumacc.cc:474:replace_alu$7276.C[20]
.sym 57343 $false
.sym 57344 $false
.sym 57345 soc.cpu.next_pc[21]
.sym 57346 $auto$alumacc.cc:474:replace_alu$7276.C[19]
.sym 57348 $auto$alumacc.cc:474:replace_alu$7276.C[21]
.sym 57349 $false
.sym 57350 $false
.sym 57351 soc.cpu.next_pc[22]
.sym 57352 $auto$alumacc.cc:474:replace_alu$7276.C[20]
.sym 57354 $auto$alumacc.cc:474:replace_alu$7276.C[22]
.sym 57355 $false
.sym 57356 $false
.sym 57357 soc.cpu.next_pc[23]
.sym 57358 $auto$alumacc.cc:474:replace_alu$7276.C[21]
.sym 57360 $auto$alumacc.cc:474:replace_alu$7276.C[23]
.sym 57361 $false
.sym 57362 $false
.sym 57363 soc.cpu.next_pc[24]
.sym 57364 $auto$alumacc.cc:474:replace_alu$7276.C[22]
.sym 57366 $auto$alumacc.cc:474:replace_alu$7276.C[24]
.sym 57367 $false
.sym 57368 $false
.sym 57369 soc.cpu.next_pc[25]
.sym 57370 $auto$alumacc.cc:474:replace_alu$7276.C[23]
.sym 57374 $abc$61060$new_n4769_
.sym 57375 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[1]_new_
.sym 57376 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 57377 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[6]_new_inv_
.sym 57378 soc.cpu.reg_op1[7]
.sym 57379 soc.cpu.reg_op1[10]
.sym 57380 soc.cpu.reg_op1[6]
.sym 57381 soc.cpu.reg_op1[1]
.sym 57410 $auto$alumacc.cc:474:replace_alu$7276.C[24]
.sym 57447 $auto$alumacc.cc:474:replace_alu$7276.C[25]
.sym 57448 $false
.sym 57449 $false
.sym 57450 soc.cpu.next_pc[26]
.sym 57451 $auto$alumacc.cc:474:replace_alu$7276.C[24]
.sym 57453 $auto$alumacc.cc:474:replace_alu$7276.C[26]
.sym 57454 $false
.sym 57455 $false
.sym 57456 soc.cpu.next_pc[27]
.sym 57457 $auto$alumacc.cc:474:replace_alu$7276.C[25]
.sym 57459 $auto$alumacc.cc:474:replace_alu$7276.C[27]
.sym 57460 $false
.sym 57461 $false
.sym 57462 soc.cpu.next_pc[28]
.sym 57463 $auto$alumacc.cc:474:replace_alu$7276.C[26]
.sym 57465 $auto$alumacc.cc:474:replace_alu$7276.C[28]
.sym 57466 $false
.sym 57467 $false
.sym 57468 soc.cpu.next_pc[29]
.sym 57469 $auto$alumacc.cc:474:replace_alu$7276.C[27]
.sym 57471 $auto$alumacc.cc:474:replace_alu$7276.C[29]
.sym 57472 $false
.sym 57473 $false
.sym 57474 soc.cpu.next_pc[30]
.sym 57475 $auto$alumacc.cc:474:replace_alu$7276.C[28]
.sym 57478 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 57479 soc.cpu.reg_out[31]
.sym 57480 soc.cpu.reg_next_pc[31]
.sym 57481 $auto$alumacc.cc:474:replace_alu$7276.C[29]
.sym 57490 soc.spimemio.buffer[4]
.sym 57491 $false
.sym 57492 $false
.sym 57493 $false
.sym 57494 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 57495 clk_16mhz$2$2
.sym 57496 $false
.sym 57497 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 57498 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[1]_new_inv_
.sym 57499 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[18]_new_
.sym 57500 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[7]_new_inv_
.sym 57501 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[18]_new_inv_
.sym 57502 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.sym 57503 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[10]_new_inv_
.sym 57504 soc.cpu.mem_wdata[16]
.sym 57571 $false
.sym 57572 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 57573 soc.cpu.reg_out[17]
.sym 57574 soc.cpu.reg_next_pc[17]
.sym 57577 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[0]
.sym 57578 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 57579 soc.cpu.cpu_state[4]
.sym 57580 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 57583 soc.cpu.is_lui_auipc_jal
.sym 57584 soc.cpu.cpuregs_rs1[15]
.sym 57585 soc.cpu.reg_pc[15]
.sym 57586 soc.cpu.instr_lui
.sym 57589 $false
.sym 57590 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 57591 soc.cpu.reg_out[6]
.sym 57592 soc.cpu.reg_next_pc[6]
.sym 57595 $false
.sym 57596 $false
.sym 57597 soc.cpu.cpu_state[2]
.sym 57598 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[0]_new_inv_
.sym 57601 $false
.sym 57602 soc.cpu.reg_op1[0]
.sym 57603 soc.cpu.decoded_imm[0]
.sym 57604 $false
.sym 57607 soc.cpu.is_lui_auipc_jal
.sym 57608 soc.cpu.cpuregs_rs1[0]
.sym 57609 soc.cpu.reg_pc[0]
.sym 57610 soc.cpu.instr_lui
.sym 57613 $abc$61060$new_n4813_
.sym 57614 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 57615 $abc$61060$new_n4649_
.sym 57616 soc.cpu.reg_op1[0]
.sym 57617 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 57618 clk_16mhz$2$2
.sym 57619 $false
.sym 57620 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.sym 57621 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28379_new_inv_
.sym 57622 soc.cpu.next_pc[10]
.sym 57623 $abc$61060$new_n5710_
.sym 57624 soc.cpu.cpuregs.wdata[10]
.sym 57625 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 57626 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 57627 soc.cpu.reg_out[10]
.sym 57694 $false
.sym 57695 $false
.sym 57696 $abc$61060$new_n7093_
.sym 57697 $abc$61060$new_n7092_
.sym 57700 $false
.sym 57701 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 57702 soc.cpu.reg_out[8]
.sym 57703 soc.cpu.reg_next_pc[8]
.sym 57706 soc.cpu.irq_state[1]
.sym 57707 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[6]_new_
.sym 57708 soc.cpu.reg_next_pc[6]
.sym 57709 soc.cpu.irq_state[0]
.sym 57712 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.sym 57713 soc.cpu.irq_pending[8]
.sym 57714 soc.cpu.irq_state[1]
.sym 57715 soc.cpu.irq_mask[8]
.sym 57718 $false
.sym 57719 $false
.sym 57720 soc.cpu.irq_pending[7]
.sym 57721 soc.cpu.irq_mask[7]
.sym 57724 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28363_new_inv_
.sym 57725 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 57726 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 57727 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[6]
.sym 57730 $false
.sym 57731 $false
.sym 57732 soc.cpu.irq_mask[7]
.sym 57733 soc.cpu.irq_pending[7]
.sym 57736 $false
.sym 57737 $false
.sym 57738 soc.cpu.irq_mask[9]
.sym 57739 soc.cpu.irq_pending[9]
.sym 57740 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 57741 clk_16mhz$2$2
.sym 57742 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 57743 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 57744 $abc$61060$new_n7220_
.sym 57745 $abc$61060$new_n7195_
.sym 57746 $abc$61060$new_n7306_
.sym 57747 soc.cpu.next_pc[7]
.sym 57748 soc.cpu.cpuregs.wdata[31]
.sym 57749 $abc$61060$new_n7271_
.sym 57750 soc.cpu.reg_out[7]
.sym 57817 $abc$61060$new_n7207_
.sym 57818 soc.cpu.cpu_state[2]
.sym 57819 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14704_Y_new_inv_
.sym 57820 $abc$61060$new_n7201_
.sym 57823 $false
.sym 57824 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 57825 soc.cpu.reg_out[4]
.sym 57826 soc.cpu.reg_next_pc[4]
.sym 57829 $false
.sym 57830 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 57831 soc.cpu.reg_out[20]
.sym 57832 soc.cpu.reg_next_pc[20]
.sym 57835 soc.cpu.irq_state[1]
.sym 57836 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_
.sym 57837 soc.cpu.reg_next_pc[20]
.sym 57838 soc.cpu.irq_state[0]
.sym 57841 soc.cpu.irq_state[1]
.sym 57842 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_
.sym 57843 soc.cpu.reg_next_pc[31]
.sym 57844 soc.cpu.irq_state[0]
.sym 57847 soc.cpu.irq_pending[6]
.sym 57848 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 57849 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[6]
.sym 57850 soc.cpu.cpu_state[3]
.sym 57853 soc.cpu.irq_pending[2]
.sym 57854 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 57855 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[2]
.sym 57856 soc.cpu.cpu_state[3]
.sym 57859 soc.spimemio.xfer.ibuffer[7]
.sym 57860 $false
.sym 57861 $false
.sym 57862 $false
.sym 57863 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 57864 clk_16mhz$2$2
.sym 57865 $false
.sym 57866 soc.cpu.next_pc[11]
.sym 57867 $abc$61060$new_n7295_
.sym 57868 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.sym 57869 $abc$61060$new_n5790_
.sym 57870 soc.cpu.next_pc[2]
.sym 57871 soc.cpu.cpuregs.wdata[30]
.sym 57872 soc.cpu.reg_out[3]
.sym 57873 soc.cpu.reg_out[2]
.sym 57940 $false
.sym 57941 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 57942 soc.cpu.reg_out[18]
.sym 57943 soc.cpu.reg_next_pc[18]
.sym 57946 $false
.sym 57947 soc.cpu.cpu_state[2]
.sym 57948 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14708_Y_new_inv_
.sym 57949 $abc$61060$new_n7257_
.sym 57952 soc.cpu.irq_pending[15]
.sym 57953 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 57954 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[15]
.sym 57955 soc.cpu.cpu_state[3]
.sym 57958 $false
.sym 57959 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 57960 soc.cpu.reg_out[30]
.sym 57961 soc.cpu.reg_next_pc[30]
.sym 57964 soc.cpu.irq_pending[8]
.sym 57965 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 57966 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[8]
.sym 57967 soc.cpu.cpu_state[3]
.sym 57970 soc.cpu.irq_state[1]
.sym 57971 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_
.sym 57972 soc.cpu.reg_next_pc[30]
.sym 57973 soc.cpu.irq_state[0]
.sym 57976 $abc$61060$new_n7284_
.sym 57977 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.sym 57978 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13616_Y[0]_new_inv_
.sym 57979 soc.cpu.cpu_state[5]
.sym 57982 $false
.sym 57983 $abc$61060$new_n7258_
.sym 57984 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 57985 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[6]_new_
.sym 57986 $true
.sym 57987 clk_16mhz$2$2
.sym 57988 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 57989 soc.cpu.cpuregs.wdata[16]
.sym 57990 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 57991 soc.cpu.next_pc[22]
.sym 57992 $abc$61060$new_n7119_
.sym 57993 soc.cpu.next_pc[24]
.sym 57994 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y_new_inv_
.sym 57995 $abc$61060$new_n7120_
.sym 57996 soc.cpu.reg_out[1]
.sym 58063 $false
.sym 58064 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58065 soc.cpu.reg_out[12]
.sym 58066 soc.cpu.reg_next_pc[12]
.sym 58069 soc.cpu.irq_pending[23]
.sym 58070 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 58071 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[23]
.sym 58072 soc.cpu.cpu_state[3]
.sym 58075 soc.cpu.irq_pending[22]
.sym 58076 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 58077 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[22]
.sym 58078 soc.cpu.cpu_state[3]
.sym 58081 $false
.sym 58082 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58083 soc.cpu.reg_out[13]
.sym 58084 soc.cpu.reg_next_pc[13]
.sym 58087 $false
.sym 58088 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58089 soc.cpu.reg_out[15]
.sym 58090 soc.cpu.reg_next_pc[15]
.sym 58093 $false
.sym 58094 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 58095 soc.cpu.cpu_state[3]
.sym 58096 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[13]
.sym 58099 $false
.sym 58100 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58101 soc.cpu.reg_out[16]
.sym 58102 soc.cpu.reg_next_pc[16]
.sym 58105 $abc$61060$new_n7333_
.sym 58106 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_inv_
.sym 58107 soc.cpu.irq_pending[13]
.sym 58108 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 58109 $true
.sym 58110 clk_16mhz$2$2
.sym 58111 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 58112 $abc$61060$new_n7485_
.sym 58113 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28359_new_inv_
.sym 58114 soc.cpu.next_pc[9]
.sym 58115 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 58116 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_
.sym 58117 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.sym 58118 soc.cpu.cpuregs.wdata[22]
.sym 58119 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28395_new_inv_
.sym 58186 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28423_new_inv_
.sym 58187 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 58188 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 58189 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[21]
.sym 58192 $false
.sym 58193 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58194 soc.cpu.reg_out[19]
.sym 58195 soc.cpu.reg_next_pc[19]
.sym 58198 $false
.sym 58199 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58200 soc.cpu.reg_out[14]
.sym 58201 soc.cpu.reg_next_pc[14]
.sym 58204 $false
.sym 58205 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58206 soc.cpu.reg_out[5]
.sym 58207 soc.cpu.reg_next_pc[5]
.sym 58210 soc.cpu.irq_pending[31]
.sym 58211 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 58212 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[31]
.sym 58213 soc.cpu.cpu_state[3]
.sym 58216 $false
.sym 58217 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58218 soc.cpu.reg_out[21]
.sym 58219 soc.cpu.reg_next_pc[21]
.sym 58222 $false
.sym 58223 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58224 soc.cpu.reg_out[23]
.sym 58225 soc.cpu.reg_next_pc[23]
.sym 58228 $false
.sym 58229 $abc$61060$new_n7362_
.sym 58230 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 58231 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[15]_new_
.sym 58232 $true
.sym 58233 clk_16mhz$2$2
.sym 58234 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 58235 soc.cpu.cpuregs.wdata[26]
.sym 58236 soc.cpu.cpuregs.wdata[25]
.sym 58237 $abc$61060$new_n5746_
.sym 58238 soc.cpu.next_pc[25]
.sym 58239 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28439_new_inv_
.sym 58240 $abc$61060$new_n7366_
.sym 58241 soc.cpu.next_pc[27]
.sym 58242 soc.spimemio.buffer[7]
.sym 58309 $false
.sym 58310 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58311 soc.cpu.reg_out[26]
.sym 58312 soc.cpu.reg_next_pc[26]
.sym 58315 $false
.sym 58316 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58317 soc.cpu.reg_out[29]
.sym 58318 soc.cpu.reg_next_pc[29]
.sym 58321 soc.cpu.irq_state[1]
.sym 58322 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_
.sym 58323 soc.cpu.reg_next_pc[26]
.sym 58324 soc.cpu.irq_state[0]
.sym 58327 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28451_new_inv_
.sym 58328 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 58329 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 58330 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[28]
.sym 58333 soc.cpu.irq_state[1]
.sym 58334 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_
.sym 58335 soc.cpu.reg_next_pc[28]
.sym 58336 soc.cpu.irq_state[0]
.sym 58339 $false
.sym 58340 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 58341 soc.cpu.reg_out[28]
.sym 58342 soc.cpu.reg_next_pc[28]
.sym 58345 soc.spimemio.buffer[10]
.sym 58346 $false
.sym 58347 $false
.sym 58348 $false
.sym 58351 soc.spimemio.buffer[23]
.sym 58352 $false
.sym 58353 $false
.sym 58354 $false
.sym 58355 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 58356 clk_16mhz$2$2
.sym 58357 $false
.sym 58358 $abc$61060$new_n7276_
.sym 58359 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13616_Y[0]_new_inv_
.sym 58360 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 58361 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[27]_new_
.sym 58362 soc.cpu.reg_out[0]
.sym 58363 soc.cpu.reg_out[27]
.sym 58364 soc.cpu.reg_out[9]
.sym 58365 soc.cpu.reg_out[25]
.sym 58432 soc.cpu.cpu_state[5]
.sym 58433 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 58434 $abc$61060$new_n7276_
.sym 58435 $abc$61060$soc.cpu.mem_rdata_word[11]_new_inv_
.sym 58438 soc.cpu.cpu_state[5]
.sym 58439 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 58440 $abc$61060$new_n7366_
.sym 58441 soc.cpu.mem_rdata[24]
.sym 58444 $abc$61060$new_n4270_
.sym 58445 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 58446 soc.spimemio.rdata[14]
.sym 58447 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[14]_new_
.sym 58450 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 58451 soc.cpu.mem_rdata[27]
.sym 58452 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 58453 $abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.sym 58456 $false
.sym 58457 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 58458 $abc$61060$soc.cpu.mem_rdata_word[12]_new_inv_
.sym 58459 $abc$61060$new_n7276_
.sym 58462 $false
.sym 58463 $abc$61060$new_n7526_
.sym 58464 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 58465 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[31]_new_
.sym 58468 $false
.sym 58469 $abc$61060$new_n7435_
.sym 58470 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.sym 58471 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[22]_new_
.sym 58474 $false
.sym 58475 $abc$61060$new_n7445_
.sym 58476 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.sym 58477 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[23]_new_
.sym 58478 $true
.sym 58479 clk_16mhz$2$2
.sym 58480 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 58481 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 58482 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[2]_new_
.sym 58483 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[10]_new_
.sym 58484 $abc$61060$soc.cpu.mem_rdata_word[9]_new_inv_
.sym 58485 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[0]_new_inv_
.sym 58486 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13616_Y[1]_new_inv_
.sym 58487 $abc$61060$new_n7457_
.sym 58488 soc.spimemio.rdata[28]
.sym 58555 soc.cpu.cpu_state[5]
.sym 58556 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 58557 $abc$61060$new_n7276_
.sym 58558 $abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 58561 soc.cpu.cpu_state[5]
.sym 58562 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 58563 $abc$61060$new_n7366_
.sym 58564 soc.cpu.mem_rdata[22]
.sym 58567 soc.cpu.cpu_state[5]
.sym 58568 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 58569 $abc$61060$new_n7366_
.sym 58570 soc.cpu.mem_rdata[23]
.sym 58573 $false
.sym 58574 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 58575 $abc$61060$soc.cpu.mem_rdata_word[14]_new_inv_
.sym 58576 $abc$61060$new_n7276_
.sym 58579 soc.cpu.cpu_state[5]
.sym 58580 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 58581 $abc$61060$soc.cpu.mem_rdata_word[13]_new_
.sym 58582 $abc$61060$new_n7276_
.sym 58585 soc.cpu.cpu_state[5]
.sym 58586 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 58587 $abc$61060$new_n7366_
.sym 58588 soc.cpu.mem_rdata[31]
.sym 58591 soc.cpu.mem_wdata[22]
.sym 58592 $false
.sym 58593 $false
.sym 58594 $false
.sym 58597 soc.cpu.mem_wdata[20]
.sym 58598 $false
.sym 58599 $false
.sym 58600 $false
.sym 58601 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 58602 clk_16mhz$2$2
.sym 58603 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 58604 $abc$61060$new_n8216_
.sym 58605 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[1]_new_inv_
.sym 58606 $abc$61060$new_n7199_
.sym 58607 $abc$61060$soc.cpu.mem_rdata_word[3]_new_inv_
.sym 58608 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_
.sym 58609 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 58610 $abc$61060$new_n7212_
.sym 58611 $abc$61060$new_n8213_
.sym 58678 soc.cpu.cpu_state[5]
.sym 58679 $abc$61060$new_n7225_
.sym 58680 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 58681 $abc$61060$new_n7223_
.sym 58684 soc.cpu.reg_op1[0]
.sym 58685 soc.cpu.reg_op1[1]
.sym 58686 soc.cpu.mem_rdata[28]
.sym 58687 $abc$61060$soc.cpu.mem_rdata[12]_new_
.sym 58690 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 58691 $abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.sym 58692 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 58693 soc.cpu.mem_rdata[17]
.sym 58696 soc.cpu.decoded_imm[5]
.sym 58697 $abc$61060$new_n6995_
.sym 58698 soc.cpu.is_slli_srli_srai
.sym 58699 soc.cpu.decoded_rs2[5]
.sym 58702 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 58703 $abc$61060$soc.cpu.mem_rdata[4]_new_inv_
.sym 58704 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 58705 soc.cpu.mem_rdata[20]
.sym 58708 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 58709 soc.cpu.mem_rdata[29]
.sym 58710 $abc$61060$soc.cpu.mem_rdata[13]_new_
.sym 58711 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 58714 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 58715 soc.cpu.mem_rdata[28]
.sym 58716 $abc$61060$soc.cpu.mem_rdata[12]_new_
.sym 58717 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 58720 $false
.sym 58721 $false
.sym 58722 $false
.sym 58723 $false
.sym 58724 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 58725 clk_16mhz$2$2
.sym 58726 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 58727 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37385
.sym 58728 $abc$61060$new_n4171_
.sym 58729 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.sym 58730 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 58731 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 58732 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2]
.sym 58733 $abc$61060$new_n5338_
.sym 58734 soc.cpu.mem_do_rinst
.sym 58801 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 58802 soc.cpu.mem_rdata[30]
.sym 58803 $abc$61060$soc.cpu.mem_rdata[14]_new_
.sym 58804 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 58807 $false
.sym 58808 soc.cpu.decoder_trigger
.sym 58809 soc.cpu.irq_active
.sym 58810 soc.cpu.irq_delay
.sym 58813 $false
.sym 58814 $false
.sym 58815 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 58816 $abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.sym 58819 soc.cpu.cpu_state[5]
.sym 58820 $abc$61060$new_n7250_
.sym 58821 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 58822 $abc$61060$new_n7248_
.sym 58825 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 58826 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[3]_new_
.sym 58827 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 58828 soc.cpu.mem_rdata[27]
.sym 58831 $abc$61060$soc.cpu.mem_rdata[6]_new_
.sym 58832 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 58833 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 58834 soc.cpu.mem_rdata[22]
.sym 58837 soc.cpu.reg_op1[0]
.sym 58838 soc.cpu.reg_op1[1]
.sym 58839 $abc$61060$soc.cpu.mem_rdata[14]_new_
.sym 58840 soc.cpu.mem_rdata[30]
.sym 58843 soc.cpu.irq_active
.sym 58844 $false
.sym 58845 $false
.sym 58846 $false
.sym 58847 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 58848 clk_16mhz$2$2
.sym 58849 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 58850 $abc$61060$new_n8220_
.sym 58851 $abc$61060$new_n4213_
.sym 58852 $abc$61060$new_n4051_
.sym 58853 $abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 58854 $abc$61060$new_n8221_
.sym 58855 $abc$61060$techmap\soc.cpu.$procmux$3222_Y
.sym 58856 soc.cpu.cpu_state[1]
.sym 58857 soc.cpu.cpu_state[2]
.sym 58924 $false
.sym 58925 $abc$61060$new_n5590_
.sym 58926 soc.cpu.reg_op1[0]
.sym 58927 soc.cpu.reg_op1[1]
.sym 58930 $false
.sym 58931 resetn$2
.sym 58932 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 58933 soc.cpu.latched_branch
.sym 58936 $abc$61060$new_n5590_
.sym 58937 $abc$61060$soc.cpu.mem_rdata[15]_new_
.sym 58938 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 58939 soc.cpu.mem_rdata[31]
.sym 58942 $false
.sym 58943 $abc$61060$new_n4486_
.sym 58944 $abc$61060$techmap\soc.cpu.$procmux$4619_Y[4]_new_inv_
.sym 58945 soc.cpu.decoded_rs2[4]
.sym 58948 $false
.sym 58949 $false
.sym 58950 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 58951 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 58954 $false
.sym 58955 $false
.sym 58956 soc.cpu.cpu_state[2]
.sym 58957 soc.cpu.instr_retirq
.sym 58960 $abc$61060$new_n4270_
.sym 58961 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 58962 soc.spimemio.rdata[12]
.sym 58963 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[12]_new_
.sym 58966 soc.cpu.cpu_state[1]
.sym 58967 soc.cpu.irq_active
.sym 58968 $abc$61060$new_n4865_
.sym 58969 soc.cpu.irq_state[0]
.sym 58970 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 58971 clk_16mhz$2$2
.sym 58972 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 58973 $abc$61060$new_n8182_
.sym 58974 $abc$61060$techmap$techmap\soc.cpu.$procmux$3882.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 58975 $abc$61060$new_n8181_
.sym 58976 $abc$61060$new_n4168_
.sym 58977 $abc$61060$new_n4166_
.sym 58978 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.sym 58979 $abc$61060$new_n4167_
.sym 58980 gpio[13]
.sym 59047 soc.cpu.is_sb_sh_sw
.sym 59048 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 59049 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 59050 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.sym 59053 soc.cpu.cpu_state[3]
.sym 59054 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59055 $abc$61060$new_n4142_
.sym 59056 $abc$61060$new_n4116_
.sym 59059 $false
.sym 59060 $false
.sym 59061 soc.cpu.reg_op1[0]
.sym 59062 soc.cpu.reg_op1[1]
.sym 59065 $false
.sym 59066 $false
.sym 59067 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 59068 $abc$61060$new_n4233_
.sym 59071 soc.cpu.cpu_state[4]
.sym 59072 $abc$61060$new_n4114_
.sym 59073 $abc$61060$new_n4141_
.sym 59074 $abc$61060$new_n4143_
.sym 59077 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 59078 $false
.sym 59079 $false
.sym 59080 $false
.sym 59083 $false
.sym 59084 $abc$61060$new_n4165_
.sym 59085 soc.cpu.cpu_state[2]
.sym 59086 $abc$61060$new_n4166_
.sym 59089 soc.cpu.cpu_state[5]
.sym 59090 $abc$61060$new_n4114_
.sym 59091 $abc$61060$new_n4141_
.sym 59092 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.sym 59093 $true
.sym 59094 clk_16mhz$2$2
.sym 59095 $false
.sym 59096 $abc$61060$techmap\soc.cpu.$procmux$4619_Y[1]_new_inv_
.sym 59097 soc.cpu.mem_rdata[27]
.sym 59098 $abc$61060$new_n4476_
.sym 59099 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 59100 $abc$61060$new_n4493_
.sym 59101 $abc$61060$new_n4269_
.sym 59102 $abc$61060$new_n5432_
.sym 59103 $abc$61060$techmap\soc.cpu.$procmux$4619_Y[2]_new_inv_
.sym 59170 $abc$61060$new_n4512_
.sym 59171 $abc$61060$new_n4276_
.sym 59172 soc.simpleuart.cfg_divider[23]
.sym 59173 $abc$61060$new_n4002_
.sym 59176 $abc$61060$new_n4484_
.sym 59177 $abc$61060$new_n4485_
.sym 59178 $abc$61060$new_n4483_
.sym 59179 $abc$61060$new_n4470_
.sym 59182 $false
.sym 59183 $false
.sym 59184 $abc$61060$new_n4278_
.sym 59185 $abc$61060$new_n4269_
.sym 59188 $abc$61060$new_n4270_
.sym 59189 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 59190 soc.spimemio.rdata[23]
.sym 59191 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[23]_new_
.sym 59194 $false
.sym 59195 $false
.sym 59196 $abc$61060$new_n4486_
.sym 59197 $abc$61060$new_n4487_
.sym 59200 soc.cpu.mem_do_rinst
.sym 59201 resetn$2
.sym 59202 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 59203 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 59206 $false
.sym 59207 resetn$2
.sym 59208 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 59209 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 59212 soc.cpu.mem_do_rinst
.sym 59213 resetn$2
.sym 59214 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 59215 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 59219 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$44723
.sym 59220 $abc$61060$new_n4267_
.sym 59221 soc.cpu.mem_rdata_latched[12]
.sym 59222 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.sym 59223 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 59224 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 59226 soc.cpu.pcpi_valid
.sym 59293 soc.cpu.mem_xfer
.sym 59294 soc.cpu.mem_rdata_q[14]
.sym 59295 $abc$61060$new_n4379_
.sym 59296 $abc$61060$new_n4376_
.sym 59299 soc.cpu.mem_xfer
.sym 59300 soc.cpu.mem_rdata_q[12]
.sym 59301 $abc$61060$new_n4283_
.sym 59302 $abc$61060$new_n4280_
.sym 59305 $false
.sym 59306 $false
.sym 59307 soc.cpu.cpu_state[2]
.sym 59308 $abc$61060$new_n4142_
.sym 59311 $false
.sym 59312 $false
.sym 59313 $abc$61060$new_n4283_
.sym 59314 $abc$61060$new_n4280_
.sym 59317 $false
.sym 59318 $false
.sym 59319 $abc$61060$new_n4384_
.sym 59320 $abc$61060$new_n4381_
.sym 59323 $false
.sym 59324 $false
.sym 59325 $abc$61060$new_n4513_
.sym 59326 $abc$61060$new_n4510_
.sym 59329 $false
.sym 59330 $false
.sym 59331 $abc$61060$new_n4379_
.sym 59332 $abc$61060$new_n4376_
.sym 59335 soc.cpu.mem_rdata[28]
.sym 59336 $false
.sym 59337 $false
.sym 59338 $false
.sym 59339 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 59340 clk_16mhz$2$2
.sym 59341 $false
.sym 59342 soc.cpu.mem_rdata_latched[3]
.sym 59343 $abc$61060$new_n4356_
.sym 59344 $abc$61060$new_n4349_
.sym 59345 $abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 59346 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 59348 $abc$61060$new_n4431_
.sym 59349 soc.cpu.mem_16bit_buffer[7]
.sym 59416 $false
.sym 59417 $false
.sym 59418 soc.cpu.mem_16bit_buffer[11]
.sym 59419 $abc$61060$new_n4081_
.sym 59422 $false
.sym 59423 $false
.sym 59424 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 59425 $abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 59428 soc.cpu.mem_rdata[30]
.sym 59429 $false
.sym 59430 $false
.sym 59431 $false
.sym 59434 soc.cpu.mem_rdata[19]
.sym 59435 $false
.sym 59436 $false
.sym 59437 $false
.sym 59440 soc.cpu.mem_rdata[18]
.sym 59441 $false
.sym 59442 $false
.sym 59443 $false
.sym 59458 soc.cpu.mem_rdata[27]
.sym 59459 $false
.sym 59460 $false
.sym 59461 $false
.sym 59462 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 59463 clk_16mhz$2$2
.sym 59464 $false
.sym 59465 soc.cpu.mem_rdata_latched[6]
.sym 59466 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 59468 $abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 59470 $abc$61060$new_n4291_
.sym 59471 $abc$61060$new_n4285_
.sym 59472 soc.cpu.mem_16bit_buffer[6]
.sym 59539 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 59540 soc.cpu.mem_xfer
.sym 59541 soc.cpu.mem_rdata[20]
.sym 59542 soc.cpu.mem_rdata_q[20]
.sym 59545 $abc$61060$new_n4081_
.sym 59546 soc.cpu.mem_16bit_buffer[4]
.sym 59547 $abc$61060$new_n4315_
.sym 59548 $abc$61060$new_n4324_
.sym 59551 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 59552 soc.cpu.pcpi_div.pcpi_wr
.sym 59553 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 59554 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 59557 soc.cpu.mem_xfer
.sym 59558 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 59559 $abc$61060$soc.cpu.mem_rdata[4]_new_inv_
.sym 59560 soc.cpu.mem_rdata_q[4]
.sym 59563 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 59564 soc.cpu.pcpi_div.pcpi_wr
.sym 59565 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 59566 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 59569 $false
.sym 59570 soc.cpu.mem_la_secondword
.sym 59571 $abc$61060$new_n4315_
.sym 59572 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 59575 $false
.sym 59576 soc.cpu.mem_xfer
.sym 59577 soc.cpu.mem_rdata[20]
.sym 59578 soc.cpu.mem_rdata_q[20]
.sym 59581 soc.cpu.mem_rdata[20]
.sym 59582 $false
.sym 59583 $false
.sym 59584 $false
.sym 59585 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 59586 clk_16mhz$2$2
.sym 59587 $false
.sym 59588 $abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 59589 $abc$61060$new_n4097_
.sym 59590 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 59591 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 59592 $abc$61060$new_n4090_
.sym 59593 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 59595 soc.cpu.mem_16bit_buffer[0]
.sym 59662 $false
.sym 59663 soc.cpu.mem_xfer
.sym 59664 soc.cpu.mem_rdata[17]
.sym 59665 soc.cpu.mem_rdata_q[17]
.sym 59668 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 59669 soc.cpu.mem_xfer
.sym 59670 soc.cpu.mem_rdata[17]
.sym 59671 soc.cpu.mem_rdata_q[17]
.sym 59686 $abc$61060$new_n4081_
.sym 59687 soc.cpu.mem_16bit_buffer[1]
.sym 59688 $abc$61060$new_n3981_
.sym 59689 $abc$61060$new_n4074_
.sym 59692 soc.cpu.mem_xfer
.sym 59693 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 59694 $abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.sym 59695 soc.cpu.mem_rdata_q[1]
.sym 59698 $false
.sym 59699 soc.cpu.mem_la_secondword
.sym 59700 $abc$61060$new_n3981_
.sym 59701 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 59704 soc.cpu.mem_rdata[17]
.sym 59705 $false
.sym 59706 $false
.sym 59707 $false
.sym 59708 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 59709 clk_16mhz$2$2
.sym 59710 $false
.sym 59711 $abc$61060$auto$rtlil.cc:1981:NotGate$60876
.sym 59712 $abc$61060$auto$rtlil.cc:1981:NotGate$60004
.sym 59717 soc.cpu.pcpi_div.start
.sym 59718 soc.cpu.pcpi_div.pcpi_wait_q
.sym 59815 $false
.sym 59816 $false
.sym 59817 $false
.sym 59818 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 59831 soc.cpu.mem_xfer
.sym 59832 clk_16mhz$2$2
.sym 59833 $false
.sym 59835 soc.cpu.pcpi_div.pcpi_wait
.sym 59944 soc.cpu.mem_rdata_q[14]
.sym 59945 $false
.sym 59946 $false
.sym 59947 $false
.sym 59954 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 59955 clk_16mhz$2$2
.sym 59956 $false
.sym 59957 $abc$61060$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 59961 soc.cpu.pcpi_div.instr_remu
.sym 59963 soc.cpu.pcpi_div.instr_divu
.sym 59964 soc.cpu.pcpi_div.instr_rem
.sym 60073 soc.cpu.mem_rdata_q[12]
.sym 60074 $false
.sym 60075 $false
.sym 60076 $false
.sym 60077 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 60078 clk_16mhz$2$2
.sym 60079 $false
.sym 60081 $abc$61060$auto$rtlil.cc:1981:NotGate$60864
.sym 60084 soc.cpu.pcpi_div.instr_div
.sym 60154 $false
.sym 60155 soc.cpu.pcpi_mul.mul_waiting$2
.sym 60156 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 60157 soc.cpu.pcpi_mul.rs1[52]
.sym 60190 $false
.sym 60191 soc.cpu.pcpi_mul.mul_waiting$2
.sym 60192 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 60193 soc.cpu.pcpi_mul.rs1[51]
.sym 60200 resetn$2
.sym 60201 clk_16mhz$2$2
.sym 60202 $false
.sym 60204 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 60208 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 60210 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 60277 $false
.sym 60278 soc.cpu.pcpi_mul.instr_mulhu
.sym 60279 soc.cpu.pcpi_mul.instr_mulhsu
.sym 60280 soc.cpu.pcpi_mul.instr_mulh
.sym 60283 $false
.sym 60284 soc.cpu.reg_op1[31]
.sym 60285 soc.cpu.pcpi_mul.instr_mulh
.sym 60286 soc.cpu.pcpi_mul.instr_mulhsu
.sym 60289 $false
.sym 60290 soc.cpu.pcpi_insn[12]
.sym 60291 soc.cpu.pcpi_insn[14]
.sym 60292 soc.cpu.pcpi_insn[13]
.sym 60295 $false
.sym 60296 soc.cpu.pcpi_insn[14]
.sym 60297 soc.cpu.pcpi_insn[13]
.sym 60298 soc.cpu.pcpi_insn[12]
.sym 60301 $false
.sym 60302 soc.cpu.pcpi_insn[12]
.sym 60303 soc.cpu.pcpi_insn[13]
.sym 60304 soc.cpu.pcpi_insn[14]
.sym 60313 $false
.sym 60314 soc.cpu.pcpi_insn[13]
.sym 60315 soc.cpu.pcpi_insn[14]
.sym 60316 soc.cpu.pcpi_insn[12]
.sym 60323 $true
.sym 60324 clk_16mhz$2$2
.sym 60325 $abc$61060$auto$rtlil.cc:1981:NotGate$60876
.sym 60328 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754
.sym 60329 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y
.sym 60330 soc.cpu.pcpi_div.pcpi_wr
.sym 60418 soc.cpu.pcpi_mul.mul_waiting$2
.sym 60419 soc.cpu.pcpi_mul.mul_counter[6]
.sym 60420 soc.cpu.pcpi_mul.pcpi_wait
.sym 60421 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 60446 $true
.sym 60447 clk_16mhz$2$2
.sym 60448 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 60556 soc.spimemio.rdata[3]
.sym 60666 soc.spimemio.xfer.ibuffer[3]
.sym 60667 $false
.sym 60668 $false
.sym 60669 $false
.sym 60670 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 60671 clk_16mhz$2$2
.sym 60672 $false
.sym 60677 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 60678 $abc$61060$new_n6505_
.sym 60679 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54173
.sym 60680 $abc$61060$new_n6501_
.sym 60681 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 60682 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_
.sym 60683 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224
.sym 60684 soc.spimemio.xfer.flash_csb
.sym 60787 $false
.sym 60788 $false
.sym 60789 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 60790 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 60793 $false
.sym 60794 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 60795 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 60796 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 60799 soc.spimemio.xfer.xfer_qspi
.sym 60800 soc.spimemio.xfer.obuffer[4]
.sym 60801 soc.spimemio.xfer.obuffer[6]
.sym 60802 soc.spimemio.xfer.xfer_dspi
.sym 60805 $false
.sym 60806 $abc$61060$new_n6029_
.sym 60807 soc.spimemio.xfer.obuffer[7]
.sym 60808 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 60811 $false
.sym 60812 $false
.sym 60813 soc.spimemio.xfer_resetn
.sym 60814 $abc$61060$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$93_Y_new_inv_
.sym 60817 soc.spimemio.din_valid
.sym 60818 soc.spimemio.xfer_resetn
.sym 60819 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 60820 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_
.sym 60823 soc.spimemio.xfer.xfer_qspi
.sym 60824 soc.spimemio.xfer.obuffer[5]
.sym 60825 soc.spimemio.xfer.obuffer[7]
.sym 60826 soc.spimemio.xfer.xfer_dspi
.sym 60829 $false
.sym 60830 soc.spimemio.xfer.flash_csb
.sym 60831 soc.spimemio.xfer.flash_clk
.sym 60832 $abc$61060$new_n4967_
.sym 60833 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54147
.sym 60834 clk_16mhz$2$2
.sym 60835 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 60836 $abc$61060$new_n8200_
.sym 60837 $abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_
.sym 60838 $abc$61060$new_n6504_
.sym 60839 $abc$61060$new_n6494_
.sym 60840 $abc$61060$new_n8198_
.sym 60841 soc.spimemio.xfer.count[2]
.sym 60842 soc.spimemio.xfer.count[3]
.sym 60843 soc.spimemio.xfer.count[1]
.sym 60910 $false
.sym 60911 $false
.sym 60912 soc.spimemio.xfer.xfer_qspi
.sym 60913 soc.spimemio.xfer.xfer_ddr
.sym 60916 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 60917 soc.spimemio.xfer.flash_clk
.sym 60918 $abc$61060$new_n4971_
.sym 60919 soc.spimemio.xfer.xfer_ddr
.sym 60922 $false
.sym 60923 soc.spimemio.xfer_resetn
.sym 60924 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 60925 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 60928 $false
.sym 60929 $false
.sym 60930 soc.spimemio.xfer.xfer_dspi
.sym 60931 soc.spimemio.xfer.xfer_qspi
.sym 60934 $false
.sym 60935 $false
.sym 60936 soc.spimemio.xfer_resetn
.sym 60937 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224
.sym 60940 $false
.sym 60941 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917
.sym 60942 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 60943 soc.spimemio.xfer.flash_clk
.sym 60946 $false
.sym 60947 $abc$61060$new_n5285_
.sym 60948 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 60949 soc.spimemio.xfer.xfer_dspi
.sym 60952 soc.spimemio.din_rd
.sym 60953 $false
.sym 60954 $false
.sym 60955 $false
.sym 60956 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 60957 clk_16mhz$2$2
.sym 60958 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 60959 $abc$61060$new_n4969_
.sym 60960 $abc$61060$new_n4970_
.sym 60961 $abc$61060$new_n8197_
.sym 60962 $abc$61060$new_n8196_
.sym 60963 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 60964 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2]
.sym 61033 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 61034 soc.spimemio.xfer.flash_clk
.sym 61035 soc.spimemio.xfer.ibuffer[7]
.sym 61036 soc.spimemio.xfer.ibuffer[6]
.sym 61039 $false
.sym 61040 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376
.sym 61041 soc.spimemio.xfer.flash_clk
.sym 61042 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 61045 $false
.sym 61046 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.sym 61047 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 61048 soc.spimemio.xfer.ibuffer[3]
.sym 61051 soc.spimemio.xfer.xfer_qspi
.sym 61052 soc.spimemio.xfer.xfer_ddr
.sym 61053 $abc$61060$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][4]_new_inv_
.sym 61054 soc.spimemio.xfer.ibuffer[0]
.sym 61057 $false
.sym 61058 soc.spimemio.xfer.flash_clk
.sym 61059 soc.spimemio.xfer.ibuffer[4]
.sym 61060 soc.spimemio.xfer.ibuffer[0]
.sym 61063 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 61064 soc.spimemio.xfer.flash_clk
.sym 61065 soc.spimemio.xfer.ibuffer[4]
.sym 61066 soc.spimemio.xfer.ibuffer[3]
.sym 61069 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32560_new_inv_
.sym 61070 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 61071 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 61072 soc.spimemio.xfer.ibuffer[2]
.sym 61075 $abc$61060$new_n6432_
.sym 61076 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.sym 61077 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 61078 soc.spimemio.xfer.ibuffer[4]
.sym 61079 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 61080 clk_16mhz$2$2
.sym 61081 $false
.sym 61082 soc.spimemio.buffer[8]
.sym 61205 $abc$61060$new_n4539_
.sym 61206 $abc$61060$new_n4362_
.sym 61208 $abc$61060$soc.cpu.mem_rdata[3]_new_inv_
.sym 61209 $abc$61060$new_n4312_
.sym 61210 soc.spimemio.rdata[2]
.sym 61212 soc.spimemio.rdata[8]
.sym 61285 soc.spimemio.xfer.ibuffer[2]
.sym 61286 $false
.sym 61287 $false
.sym 61288 $false
.sym 61325 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 61326 clk_16mhz$2$2
.sym 61327 $false
.sym 61328 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 61329 $abc$61060$soc.cpu.mem_rdata[2]_new_inv_
.sym 61330 $abc$61060$new_n4822_
.sym 61331 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.sym 61332 soc.cpu.reg_op1[28]
.sym 61335 soc.cpu.reg_op1[2]
.sym 61420 soc.spimemio.xfer.ibuffer[4]
.sym 61421 $false
.sym 61422 $false
.sym 61423 $false
.sym 61448 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 61449 clk_16mhz$2$2
.sym 61450 $false
.sym 61451 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[2]_new_inv_
.sym 61452 $abc$61060$new_n4803_
.sym 61453 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[3]_new_inv_
.sym 61455 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 61456 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 61457 $abc$61060$new_n4789_
.sym 61458 soc.cpu.reg_op1[3]
.sym 61525 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[6]
.sym 61526 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 61527 soc.cpu.cpu_state[4]
.sym 61528 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 61531 $false
.sym 61532 $false
.sym 61533 soc.cpu.cpu_state[2]
.sym 61534 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[1]_new_inv_
.sym 61537 $false
.sym 61538 $false
.sym 61539 soc.cpu.cpu_state[2]
.sym 61540 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[6]_new_inv_
.sym 61543 soc.cpu.is_lui_auipc_jal
.sym 61544 soc.cpu.cpuregs_rs1[6]
.sym 61545 soc.cpu.reg_pc[6]
.sym 61546 soc.cpu.instr_lui
.sym 61549 $abc$61060$new_n4762_
.sym 61550 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 61551 $abc$61060$new_n4649_
.sym 61552 soc.cpu.reg_op1[7]
.sym 61555 $abc$61060$new_n4739_
.sym 61556 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.sym 61557 $abc$61060$new_n4649_
.sym 61558 soc.cpu.reg_op1[10]
.sym 61561 $abc$61060$new_n4769_
.sym 61562 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 61563 $abc$61060$new_n4649_
.sym 61564 soc.cpu.reg_op1[6]
.sym 61567 $abc$61060$new_n4803_
.sym 61568 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[1]_new_
.sym 61569 $abc$61060$new_n4649_
.sym 61570 soc.cpu.reg_op1[1]
.sym 61571 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 61572 clk_16mhz$2$2
.sym 61573 $false
.sym 61574 $abc$61060$new_n4679_
.sym 61575 $abc$61060$new_n4716_
.sym 61576 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 61577 $abc$61060$new_n4663_
.sym 61578 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 61579 soc.cpu.reg_op1[20]
.sym 61580 soc.cpu.reg_op1[18]
.sym 61581 soc.cpu.reg_op1[13]
.sym 61648 $false
.sym 61649 $false
.sym 61650 soc.cpu.cpu_state[2]
.sym 61651 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[7]_new_inv_
.sym 61654 soc.cpu.is_lui_auipc_jal
.sym 61655 soc.cpu.cpuregs_rs1[1]
.sym 61656 soc.cpu.reg_pc[1]
.sym 61657 soc.cpu.instr_lui
.sym 61660 $false
.sym 61661 $false
.sym 61662 soc.cpu.cpu_state[2]
.sym 61663 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[18]_new_inv_
.sym 61666 soc.cpu.is_lui_auipc_jal
.sym 61667 soc.cpu.cpuregs_rs1[7]
.sym 61668 soc.cpu.reg_pc[7]
.sym 61669 soc.cpu.instr_lui
.sym 61672 soc.cpu.is_lui_auipc_jal
.sym 61673 soc.cpu.cpuregs_rs1[18]
.sym 61674 soc.cpu.reg_pc[18]
.sym 61675 soc.cpu.instr_lui
.sym 61678 $false
.sym 61679 $false
.sym 61680 soc.cpu.cpu_state[2]
.sym 61681 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[10]_new_inv_
.sym 61684 soc.cpu.is_lui_auipc_jal
.sym 61685 soc.cpu.cpuregs_rs1[10]
.sym 61686 soc.cpu.reg_pc[10]
.sym 61687 soc.cpu.instr_lui
.sym 61690 $false
.sym 61691 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 61692 soc.cpu.reg_op2[16]
.sym 61693 soc.cpu.reg_op2[0]
.sym 61694 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 61695 clk_16mhz$2$2
.sym 61696 $false
.sym 61697 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[13]_new_inv_
.sym 61698 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[20]_new_inv_
.sym 61699 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.sym 61700 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[5]_new_inv_
.sym 61701 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.sym 61702 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[28]_new_inv_
.sym 61703 $abc$61060$new_n7092_
.sym 61704 soc.cpu.reg_op1[17]
.sym 61771 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 61772 soc.cpu.latched_stalu
.sym 61773 soc.cpu.alu_out_q[10]
.sym 61774 soc.cpu.reg_out[10]
.sym 61777 soc.cpu.irq_state[1]
.sym 61778 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_
.sym 61779 soc.cpu.reg_next_pc[10]
.sym 61780 soc.cpu.irq_state[0]
.sym 61783 $false
.sym 61784 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 61785 soc.cpu.reg_out[10]
.sym 61786 soc.cpu.reg_next_pc[10]
.sym 61789 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 61790 soc.cpu.latched_stalu
.sym 61791 soc.cpu.alu_out_q[10]
.sym 61792 soc.cpu.reg_out[10]
.sym 61795 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28379_new_inv_
.sym 61796 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.sym 61797 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 61798 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[10]
.sym 61801 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 61802 soc.cpu.latched_stalu
.sym 61803 soc.cpu.alu_out_q[6]
.sym 61804 soc.cpu.reg_out[6]
.sym 61807 $abc$61060$new_n4564_
.sym 61808 $abc$61060$new_n4563_
.sym 61809 $abc$61060$new_n4559_
.sym 61810 $abc$61060$new_n4560_
.sym 61813 $abc$61060$new_n7306_
.sym 61814 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[10]_new_
.sym 61815 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[10]_new_inv_
.sym 61816 soc.cpu.cpu_state[2]
.sym 61817 $true
.sym 61818 clk_16mhz$2$2
.sym 61819 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 61820 soc.cpu.cpuregs.wdata[20]
.sym 61821 $abc$61060$new_n5750_
.sym 61822 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28367_new_inv_
.sym 61823 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 61824 $abc$61060$new_n5794_
.sym 61825 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[17]_new_inv_
.sym 61826 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 61827 soc.spimemio.rdata[24]
.sym 61894 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 61895 soc.cpu.latched_stalu
.sym 61896 soc.cpu.alu_out_q[31]
.sym 61897 soc.cpu.reg_out[31]
.sym 61900 soc.cpu.irq_pending[3]
.sym 61901 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 61902 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[3]
.sym 61903 soc.cpu.cpu_state[3]
.sym 61906 soc.cpu.irq_pending[1]
.sym 61907 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 61908 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[1]
.sym 61909 soc.cpu.cpu_state[3]
.sym 61912 soc.cpu.irq_pending[10]
.sym 61913 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 61914 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[10]
.sym 61915 soc.cpu.cpu_state[3]
.sym 61918 $false
.sym 61919 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 61920 soc.cpu.reg_out[7]
.sym 61921 soc.cpu.reg_next_pc[7]
.sym 61924 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28463_new_inv_
.sym 61925 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 61926 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 61927 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[31]
.sym 61930 soc.cpu.irq_pending[7]
.sym 61931 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 61932 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[7]
.sym 61933 soc.cpu.cpu_state[3]
.sym 61936 $abc$61060$new_n7271_
.sym 61937 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 61938 $abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 61939 soc.cpu.cpu_state[5]
.sym 61940 $true
.sym 61941 clk_16mhz$2$2
.sym 61942 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 61943 soc.cpu.cpuregs.wdata[3]
.sym 61944 $abc$61060$auto$alumacc.cc:474:replace_alu$7255.BB[1]
.sym 61945 soc.cpu.next_pc[3]
.sym 61946 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28383_new_inv_
.sym 61947 soc.cpu.cpuregs.wdata[2]
.sym 61948 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28347_new_inv_
.sym 61949 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28351_new_inv_
.sym 61950 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[19]_new_inv_
.sym 62017 $false
.sym 62018 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62019 soc.cpu.reg_out[11]
.sym 62020 soc.cpu.reg_next_pc[11]
.sym 62023 soc.cpu.irq_pending[9]
.sym 62024 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62025 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[9]
.sym 62026 soc.cpu.cpu_state[3]
.sym 62029 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 62030 soc.cpu.latched_stalu
.sym 62031 soc.cpu.alu_out_q[30]
.sym 62032 soc.cpu.reg_out[30]
.sym 62035 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62036 soc.cpu.latched_stalu
.sym 62037 soc.cpu.alu_out_q[30]
.sym 62038 soc.cpu.reg_out[30]
.sym 62041 $false
.sym 62042 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62043 soc.cpu.reg_out[2]
.sym 62044 soc.cpu.reg_next_pc[2]
.sym 62047 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28459_new_inv_
.sym 62048 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.sym 62049 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62050 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[30]
.sym 62053 $abc$61060$new_n7220_
.sym 62054 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 62055 $abc$61060$soc.cpu.mem_rdata_word[3]_new_inv_
.sym 62056 soc.cpu.cpu_state[5]
.sym 62059 $false
.sym 62060 $false
.sym 62061 $abc$61060$new_n7200_
.sym 62062 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[2]_new_
.sym 62063 $true
.sym 62064 clk_16mhz$2$2
.sym 62065 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 62066 soc.cpu.cpuregs.wdata[11]
.sym 62067 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28387_new_inv_
.sym 62068 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_
.sym 62069 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28399_new_inv_
.sym 62070 soc.cpu.cpuregs.wdata[15]
.sym 62071 soc.cpu.cpuregs.wdata[12]
.sym 62072 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.sym 62073 soc.cpu.latched_stalu
.sym 62140 $false
.sym 62141 $false
.sym 62142 $abc$61060$new_n7120_
.sym 62143 $abc$61060$new_n7119_
.sym 62146 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 62147 soc.cpu.latched_stalu
.sym 62148 soc.cpu.alu_out_q[13]
.sym 62149 soc.cpu.reg_out[13]
.sym 62152 $false
.sym 62153 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62154 soc.cpu.reg_out[22]
.sym 62155 soc.cpu.reg_next_pc[22]
.sym 62158 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[16]
.sym 62159 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62160 soc.cpu.irq_state[0]
.sym 62161 soc.cpu.reg_next_pc[16]
.sym 62164 $false
.sym 62165 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62166 soc.cpu.reg_out[24]
.sym 62167 soc.cpu.reg_next_pc[24]
.sym 62170 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[22]_new_
.sym 62171 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.sym 62172 soc.cpu.irq_state[0]
.sym 62173 soc.cpu.reg_next_pc[22]
.sym 62176 soc.cpu.irq_state[1]
.sym 62177 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_
.sym 62178 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 62179 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_
.sym 62182 $false
.sym 62183 $abc$61060$new_n7195_
.sym 62184 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[1]_new_inv_
.sym 62185 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[1]_new_
.sym 62186 $true
.sym 62187 clk_16mhz$2$2
.sym 62188 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 62189 soc.cpu.cpuregs.wdata[14]
.sym 62190 $abc$61060$new_n7126_
.sym 62191 $abc$61060$new_n7144_
.sym 62192 $abc$61060$new_n7080_
.sym 62193 soc.cpu.cpuregs.wdata[5]
.sym 62194 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28375_new_inv_
.sym 62195 soc.cpu.cpuregs.wdata[9]
.sym 62196 soc.cpu.reg_op2[31]
.sym 62263 soc.cpu.irq_pending[27]
.sym 62264 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62265 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[27]
.sym 62266 soc.cpu.cpu_state[3]
.sym 62269 $false
.sym 62270 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[5]_new_
.sym 62271 soc.cpu.irq_state[0]
.sym 62272 soc.cpu.reg_next_pc[5]
.sym 62275 $false
.sym 62276 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62277 soc.cpu.reg_out[9]
.sym 62278 soc.cpu.reg_next_pc[9]
.sym 62281 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 62282 soc.cpu.latched_stalu
.sym 62283 soc.cpu.alu_out_q[19]
.sym 62284 soc.cpu.reg_out[19]
.sym 62287 soc.cpu.irq_state[1]
.sym 62288 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_
.sym 62289 soc.cpu.reg_next_pc[23]
.sym 62290 soc.cpu.irq_state[0]
.sym 62293 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 62294 soc.cpu.latched_stalu
.sym 62295 soc.cpu.alu_out_q[17]
.sym 62296 soc.cpu.reg_out[17]
.sym 62299 $false
.sym 62300 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y_new_inv_
.sym 62301 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[22]
.sym 62302 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62305 soc.cpu.irq_state[1]
.sym 62306 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_
.sym 62307 soc.cpu.reg_next_pc[14]
.sym 62308 soc.cpu.irq_state[0]
.sym 62312 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28447_new_inv_
.sym 62313 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[25]_new_
.sym 62314 $abc$61060$new_n4525_
.sym 62315 $abc$61060$new_n4515_
.sym 62316 soc.cpu.cpuregs.wdata[27]
.sym 62317 soc.spimemio.rdata[30]
.sym 62318 soc.spimemio.rdata[7]
.sym 62319 soc.spimemio.rdata[31]
.sym 62386 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28443_new_inv_
.sym 62387 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.sym 62388 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62389 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[26]
.sym 62392 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28439_new_inv_
.sym 62393 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[25]_new_
.sym 62394 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62395 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[25]
.sym 62398 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62399 soc.cpu.latched_stalu
.sym 62400 soc.cpu.alu_out_q[19]
.sym 62401 soc.cpu.reg_out[19]
.sym 62404 $false
.sym 62405 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62406 soc.cpu.reg_out[25]
.sym 62407 soc.cpu.reg_next_pc[25]
.sym 62410 soc.cpu.irq_state[1]
.sym 62411 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_
.sym 62412 soc.cpu.reg_next_pc[25]
.sym 62413 soc.cpu.irq_state[0]
.sym 62416 $false
.sym 62417 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 62418 soc.cpu.latched_is_lh
.sym 62419 soc.cpu.latched_is_lb
.sym 62422 $false
.sym 62423 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 62424 soc.cpu.reg_out[27]
.sym 62425 soc.cpu.reg_next_pc[27]
.sym 62428 soc.spimemio.xfer.ibuffer[7]
.sym 62429 $false
.sym 62430 $false
.sym 62431 $false
.sym 62432 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 62433 clk_16mhz$2$2
.sym 62434 $false
.sym 62435 $abc$61060$new_n7070_
.sym 62436 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 62437 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 62438 $abc$61060$new_n7071_
.sym 62439 $abc$61060$soc.cpu.mem_rdata_word[8]_new_inv_
.sym 62440 soc.cpu.cpuregs.wdata[1]
.sym 62441 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[1]
.sym 62442 soc.cpu.reg_op2[11]
.sym 62509 $false
.sym 62510 $false
.sym 62511 soc.cpu.latched_is_lb
.sym 62512 soc.cpu.latched_is_lh
.sym 62515 $false
.sym 62516 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 62517 $abc$61060$soc.cpu.mem_rdata_word[8]_new_inv_
.sym 62518 $abc$61060$new_n7276_
.sym 62521 $false
.sym 62522 $false
.sym 62523 soc.cpu.latched_is_lb
.sym 62524 $abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 62527 soc.cpu.cpu_state[5]
.sym 62528 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 62529 $abc$61060$new_n7366_
.sym 62530 soc.cpu.mem_rdata[27]
.sym 62533 $false
.sym 62534 $abc$61060$new_n7182_
.sym 62535 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[0]_new_inv_
.sym 62536 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 62539 $false
.sym 62540 $abc$61060$new_n7485_
.sym 62541 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.sym 62542 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[27]_new_
.sym 62545 $abc$61060$new_n7295_
.sym 62546 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 62547 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13616_Y[1]_new_inv_
.sym 62548 soc.cpu.cpu_state[5]
.sym 62551 $abc$61060$new_n7458_
.sym 62552 soc.cpu.cpu_state[5]
.sym 62553 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 62554 $abc$61060$new_n7457_
.sym 62555 $true
.sym 62556 clk_16mhz$2$2
.sym 62557 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 62558 $abc$61060$soc.cpu.mem_rdata_word[10]_new_inv_
.sym 62559 $abc$61060$new_n7198_
.sym 62560 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 62561 $abc$61060$new_n8212_
.sym 62562 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 62563 $abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_
.sym 62564 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 62565 soc.cpu.instr_setq
.sym 62632 $false
.sym 62633 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 62634 $abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 62635 soc.cpu.latched_is_lh
.sym 62638 soc.cpu.cpu_state[5]
.sym 62639 $abc$61060$new_n7199_
.sym 62640 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 62641 $abc$61060$new_n7198_
.sym 62644 soc.cpu.cpu_state[5]
.sym 62645 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 62646 $abc$61060$new_n7276_
.sym 62647 $abc$61060$soc.cpu.mem_rdata_word[10]_new_inv_
.sym 62650 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 62651 soc.cpu.mem_rdata[25]
.sym 62652 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 62653 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 62656 soc.cpu.cpu_state[5]
.sym 62657 $abc$61060$new_n8213_
.sym 62658 soc.cpu.reg_op1[0]
.sym 62659 $abc$61060$new_n8212_
.sym 62662 $false
.sym 62663 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 62664 $abc$61060$soc.cpu.mem_rdata_word[9]_new_inv_
.sym 62665 $abc$61060$new_n7276_
.sym 62668 $false
.sym 62669 $false
.sym 62670 $abc$61060$new_n7366_
.sym 62671 soc.cpu.mem_rdata[25]
.sym 62674 soc.spimemio.xfer.ibuffer[4]
.sym 62675 $false
.sym 62676 $false
.sym 62677 $false
.sym 62678 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 62679 clk_16mhz$2$2
.sym 62680 $false
.sym 62681 $abc$61060$new_n5327_
.sym 62682 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211
.sym 62683 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 62684 $abc$61060$new_n4381_
.sym 62685 $abc$61060$new_n5675_
.sym 62686 $abc$61060$new_n5674_
.sym 62687 soc.cpu.decoder_pseudo_trigger
.sym 62688 soc.cpu.do_waitirq
.sym 62755 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 62756 soc.cpu.reg_op1[1]
.sym 62757 soc.cpu.mem_rdata[25]
.sym 62758 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 62761 soc.cpu.cpu_state[5]
.sym 62762 $abc$61060$new_n8217_
.sym 62763 soc.cpu.reg_op1[0]
.sym 62764 $abc$61060$new_n8216_
.sym 62767 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 62768 soc.cpu.mem_rdata[18]
.sym 62769 $abc$61060$soc.cpu.mem_rdata[2]_new_inv_
.sym 62770 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 62773 $abc$61060$new_n7212_
.sym 62774 $abc$61060$new_n7210_
.sym 62775 $abc$61060$soc.cpu.mem_rdata[3]_new_inv_
.sym 62776 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 62779 $false
.sym 62780 $false
.sym 62781 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 62782 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 62785 soc.cpu.reg_op1[1]
.sym 62786 soc.cpu.mem_wordsize[1]
.sym 62787 soc.cpu.mem_wordsize[0]
.sym 62788 soc.cpu.reg_op1[0]
.sym 62791 $false
.sym 62792 $false
.sym 62793 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 62794 soc.cpu.mem_rdata[19]
.sym 62797 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 62798 soc.cpu.mem_rdata[16]
.sym 62799 $abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.sym 62800 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 62804 $abc$61060$new_n5847_
.sym 62805 $abc$61060$techmap\soc.cpu.$procmux$3940_Y_new_inv_
.sym 62806 $abc$61060$new_n5350_
.sym 62807 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[3]_new_inv_
.sym 62808 $abc$61060$new_n5351_
.sym 62809 $abc$61060$new_n8163_
.sym 62810 $abc$61060$new_n5356_
.sym 62811 soc.cpu.decoder_trigger
.sym 62878 $false
.sym 62879 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 62880 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2]
.sym 62881 $abc$61060$new_n4116_
.sym 62884 $false
.sym 62885 $false
.sym 62886 soc.cpu.decoder_trigger
.sym 62887 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 62890 $false
.sym 62891 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 62892 soc.cpu.decoder_trigger
.sym 62893 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 62896 $false
.sym 62897 $false
.sym 62898 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 62899 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 62902 $false
.sym 62903 $false
.sym 62904 soc.cpu.mem_rdata_q[23]
.sym 62905 soc.cpu.mem_rdata_q[22]
.sym 62908 $false
.sym 62909 $abc$61060$new_n5074_
.sym 62910 soc.cpu.cpu_state[0]
.sym 62911 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 62914 $false
.sym 62915 $false
.sym 62916 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 62917 soc.cpu.mem_rdata_q[21]
.sym 62920 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 62921 $abc$61060$techmap$techmap\soc.cpu.$procmux$3882.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 62922 soc.cpu.cpu_state[1]
.sym 62923 $abc$61060$techmap\soc.cpu.$procmux$3940_Y_new_inv_
.sym 62924 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37385
.sym 62925 clk_16mhz$2$2
.sym 62926 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2]
.sym 62927 $abc$61060$new_n4170_
.sym 62928 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 62929 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159
.sym 62930 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37481
.sym 62931 $abc$61060$new_n5673_
.sym 62932 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27658_new_inv_
.sym 62933 $abc$61060$new_n4901_
.sym 62934 soc.cpu.mem_do_prefetch
.sym 63001 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 63002 soc.cpu.reg_op1[1]
.sym 63003 soc.cpu.mem_rdata[31]
.sym 63004 $abc$61060$soc.cpu.mem_rdata[15]_new_
.sym 63007 $false
.sym 63008 soc.cpu.cpu_state[2]
.sym 63009 $abc$61060$techmap\soc.cpu.$procmux$4248_Y
.sym 63010 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 63013 $false
.sym 63014 soc.cpu.mem_la_secondword
.sym 63015 soc.cpu.mem_do_prefetch
.sym 63016 soc.cpu.mem_do_rinst
.sym 63019 $abc$61060$new_n8221_
.sym 63020 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 63021 $abc$61060$new_n4518_
.sym 63022 $abc$61060$new_n4515_
.sym 63025 $abc$61060$new_n8220_
.sym 63026 soc.cpu.reg_op1[0]
.sym 63027 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 63028 soc.cpu.mem_rdata[23]
.sym 63031 $abc$61060$new_n4116_
.sym 63032 soc.cpu.mem_do_prefetch
.sym 63033 soc.cpu.cpu_state[5]
.sym 63034 soc.cpu.cpu_state[4]
.sym 63037 $abc$61060$new_n8232_
.sym 63038 $abc$61060$new_n8115_
.sym 63039 $abc$61060$new_n4142_
.sym 63040 $abc$61060$techmap\soc.cpu.$procmux$3222_Y
.sym 63043 $false
.sym 63044 $abc$61060$new_n4142_
.sym 63045 $abc$61060$new_n4170_
.sym 63046 $abc$61060$new_n4213_
.sym 63047 $true
.sym 63048 clk_16mhz$2$2
.sym 63049 $false
.sym 63050 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_
.sym 63051 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_
.sym 63052 soc.cpu.mem_rdata[24]
.sym 63053 soc.cpu.mem_rdata[25]
.sym 63054 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 63055 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 63056 soc.cpu.mem_16bit_buffer[8]
.sym 63057 soc.cpu.mem_16bit_buffer[9]
.sym 63124 $abc$61060$new_n4233_
.sym 63125 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.sym 63126 soc.cpu.mem_do_rinst
.sym 63127 $abc$61060$new_n4167_
.sym 63130 $false
.sym 63131 soc.cpu.cpu_state[2]
.sym 63132 $abc$61060$new_n8182_
.sym 63133 $abc$61060$new_n8181_
.sym 63136 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 63137 soc.cpu.mem_do_prefetch
.sym 63138 soc.cpu.is_sb_sh_sw
.sym 63139 $abc$61060$new_n4167_
.sym 63142 $false
.sym 63143 $false
.sym 63144 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63145 soc.cpu.is_sb_sh_sw
.sym 63148 $abc$61060$new_n4142_
.sym 63149 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 63150 $abc$61060$new_n4168_
.sym 63151 $abc$61060$new_n4167_
.sym 63154 $false
.sym 63155 $false
.sym 63156 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63157 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 63160 $false
.sym 63161 $false
.sym 63162 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 63163 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 63166 soc.cpu.mem_wdata[13]
.sym 63167 $false
.sym 63168 $false
.sym 63169 $false
.sym 63170 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 63171 clk_16mhz$2$2
.sym 63172 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 63173 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 63174 $abc$61060$new_n4239_
.sym 63175 $abc$61060$new_n4369_
.sym 63176 $abc$61060$new_n4483_
.sym 63177 $abc$61060$new_n4499_
.sym 63178 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 63179 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 63180 soc.cpu.mem_rdata[26]
.sym 63247 $abc$61060$new_n4493_
.sym 63248 soc.cpu.mem_rdata_latched[3]
.sym 63249 $abc$61060$new_n4470_
.sym 63250 $abc$61060$new_n4369_
.sym 63253 $false
.sym 63254 $false
.sym 63255 $abc$61060$new_n4438_
.sym 63256 $abc$61060$new_n4435_
.sym 63259 $false
.sym 63260 $false
.sym 63261 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 63262 $abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 63265 soc.cpu.mem_xfer
.sym 63266 soc.cpu.mem_rdata_q[28]
.sym 63267 $abc$61060$new_n4278_
.sym 63268 $abc$61060$new_n4269_
.sym 63271 $false
.sym 63272 $false
.sym 63273 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 63274 $abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 63277 $abc$61060$new_n4270_
.sym 63278 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 63279 soc.spimemio.rdata[28]
.sym 63280 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[28]_new_
.sym 63283 $false
.sym 63284 $abc$61060$new_n4116_
.sym 63285 soc.cpu.mem_do_prefetch
.sym 63286 soc.cpu.mem_do_rinst
.sym 63289 $abc$61060$new_n4476_
.sym 63290 soc.cpu.mem_rdata_latched[4]
.sym 63291 $abc$61060$new_n4470_
.sym 63292 $abc$61060$new_n4369_
.sym 63296 $abc$61060$new_n4386_
.sym 63297 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 63298 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 63299 $abc$61060$new_n4464_
.sym 63300 $abc$61060$new_n4565_
.sym 63301 $abc$61060$new_n4392_
.sym 63302 soc.cpu.mem_16bit_buffer[15]
.sym 63303 soc.cpu.mem_16bit_buffer[10]
.sym 63370 $false
.sym 63371 resetn$2
.sym 63372 soc.cpu.cpu_state[2]
.sym 63373 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 63376 $abc$61060$new_n4081_
.sym 63377 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 63378 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 63379 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 63382 $false
.sym 63383 $abc$61060$new_n4267_
.sym 63384 soc.cpu.mem_16bit_buffer[12]
.sym 63385 $abc$61060$new_n4081_
.sym 63388 soc.cpu.mem_xfer
.sym 63389 soc.cpu.mem_rdata_q[23]
.sym 63390 $abc$61060$new_n4513_
.sym 63391 $abc$61060$new_n4510_
.sym 63394 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 63395 soc.cpu.mem_xfer
.sym 63396 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 63397 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 63400 $false
.sym 63401 soc.cpu.mem_la_secondword
.sym 63402 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 63403 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 63412 $abc$61060$techmap\soc.cpu.$procmux$4248_Y
.sym 63413 $false
.sym 63414 $false
.sym 63415 $false
.sym 63416 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$44723
.sym 63417 clk_16mhz$2$2
.sym 63418 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 63419 $abc$61060$new_n8165_
.sym 63420 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 63421 $abc$61060$new_n8164_
.sym 63422 soc.cpu.mem_rdata_latched[2]
.sym 63423 $abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 63424 $abc$61060$new_n4299_
.sym 63425 $abc$61060$new_n4306_
.sym 63426 soc.cpu.instr_ecall_ebreak
.sym 63493 $abc$61060$new_n4081_
.sym 63494 soc.cpu.mem_16bit_buffer[3]
.sym 63495 $abc$61060$new_n4349_
.sym 63496 $abc$61060$new_n4356_
.sym 63499 soc.cpu.mem_xfer
.sym 63500 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 63501 $abc$61060$soc.cpu.mem_rdata[3]_new_inv_
.sym 63502 soc.cpu.mem_rdata_q[3]
.sym 63505 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 63506 soc.cpu.mem_xfer
.sym 63507 soc.cpu.mem_rdata[19]
.sym 63508 soc.cpu.mem_rdata_q[19]
.sym 63511 $false
.sym 63512 soc.cpu.mem_la_secondword
.sym 63513 $abc$61060$new_n4356_
.sym 63514 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 63517 $false
.sym 63518 soc.cpu.mem_xfer
.sym 63519 soc.cpu.mem_rdata[19]
.sym 63520 soc.cpu.mem_rdata_q[19]
.sym 63529 $false
.sym 63530 $false
.sym 63531 soc.cpu.mem_16bit_buffer[14]
.sym 63532 $abc$61060$new_n4081_
.sym 63535 soc.cpu.mem_rdata[23]
.sym 63536 $false
.sym 63537 $false
.sym 63538 $false
.sym 63539 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 63540 clk_16mhz$2$2
.sym 63541 $false
.sym 63542 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18994[0]_new_inv_
.sym 63543 $abc$61060$new_n5342_
.sym 63544 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 63545 $abc$61060$new_n5345_
.sym 63546 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[0]_new_inv_
.sym 63547 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[1]_new_inv_
.sym 63548 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_
.sym 63549 soc.cpu.mem_16bit_buffer[13]
.sym 63616 $abc$61060$new_n4081_
.sym 63617 soc.cpu.mem_16bit_buffer[6]
.sym 63618 $abc$61060$new_n4285_
.sym 63619 $abc$61060$new_n4291_
.sym 63622 $false
.sym 63623 soc.cpu.mem_xfer
.sym 63624 soc.cpu.mem_rdata[22]
.sym 63625 soc.cpu.mem_rdata_q[22]
.sym 63634 $false
.sym 63635 soc.cpu.mem_la_secondword
.sym 63636 $abc$61060$new_n4285_
.sym 63637 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 63646 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 63647 soc.cpu.mem_xfer
.sym 63648 soc.cpu.mem_rdata[22]
.sym 63649 soc.cpu.mem_rdata_q[22]
.sym 63652 soc.cpu.mem_xfer
.sym 63653 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 63654 $abc$61060$soc.cpu.mem_rdata[6]_new_
.sym 63655 soc.cpu.mem_rdata_q[6]
.sym 63658 soc.cpu.mem_rdata[22]
.sym 63659 $false
.sym 63660 $false
.sym 63661 $false
.sym 63662 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 63663 clk_16mhz$2$2
.sym 63664 $false
.sym 63665 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18588[1]_new_inv_
.sym 63666 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18584[0]_new_inv_
.sym 63667 $abc$61060$new_n5347_
.sym 63668 $abc$61060$new_n8162_
.sym 63671 soc.cpu.mem_rdata_q[0]
.sym 63672 soc.cpu.mem_rdata_q[3]
.sym 63739 $false
.sym 63740 soc.cpu.mem_la_secondword
.sym 63741 $abc$61060$new_n4097_
.sym 63742 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 63745 soc.cpu.mem_xfer
.sym 63746 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 63747 $abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.sym 63748 soc.cpu.mem_rdata_q[0]
.sym 63751 $abc$61060$new_n4081_
.sym 63752 soc.cpu.mem_16bit_buffer[0]
.sym 63753 $abc$61060$new_n4090_
.sym 63754 $abc$61060$new_n4097_
.sym 63757 $false
.sym 63758 soc.cpu.mem_xfer
.sym 63759 soc.cpu.mem_rdata[16]
.sym 63760 soc.cpu.mem_rdata_q[16]
.sym 63763 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 63764 soc.cpu.mem_xfer
.sym 63765 soc.cpu.mem_rdata[16]
.sym 63766 soc.cpu.mem_rdata_q[16]
.sym 63769 $false
.sym 63770 $false
.sym 63771 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 63772 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 63781 soc.cpu.mem_rdata[16]
.sym 63782 $false
.sym 63783 $false
.sym 63784 $false
.sym 63785 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 63786 clk_16mhz$2$2
.sym 63787 $false
.sym 63788 $abc$61060$new_n4107_
.sym 63790 $abc$61060$new_n4110_
.sym 63792 soc.cpu.pcpi_insn[1]
.sym 63793 soc.cpu.pcpi_insn[13]
.sym 63794 soc.cpu.pcpi_insn[0]
.sym 63795 soc.cpu.pcpi_insn[5]
.sym 63862 $false
.sym 63863 soc.cpu.pcpi_valid
.sym 63864 resetn$2
.sym 63865 $abc$61060$new_n4107_
.sym 63868 soc.cpu.pcpi_valid
.sym 63869 resetn$2
.sym 63870 soc.cpu.pcpi_div.pcpi_wait
.sym 63871 soc.cpu.pcpi_mul.pcpi_wait
.sym 63898 $false
.sym 63899 $false
.sym 63900 soc.cpu.pcpi_div.pcpi_wait
.sym 63901 soc.cpu.pcpi_div.pcpi_wait_q
.sym 63904 $false
.sym 63905 $false
.sym 63906 soc.cpu.pcpi_div.pcpi_wait
.sym 63907 resetn$2
.sym 63908 $true
.sym 63909 clk_16mhz$2$2
.sym 63910 $false
.sym 63913 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 63914 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 63915 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 63916 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 63917 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 63918 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 63991 $false
.sym 63992 $false
.sym 63993 resetn$2
.sym 63994 $abc$61060$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 64031 $true
.sym 64032 clk_16mhz$2$2
.sym 64033 $false
.sym 64034 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[12]_new_inv_
.sym 64035 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[9]_new_inv_
.sym 64036 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 64037 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 64038 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 64039 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 64040 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 64041 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 64108 soc.cpu.pcpi_div.instr_remu
.sym 64109 soc.cpu.pcpi_div.instr_rem
.sym 64110 soc.cpu.pcpi_div.instr_divu
.sym 64111 soc.cpu.pcpi_div.instr_div
.sym 64132 $false
.sym 64133 soc.cpu.pcpi_insn[14]
.sym 64134 soc.cpu.pcpi_insn[13]
.sym 64135 soc.cpu.pcpi_insn[12]
.sym 64144 $false
.sym 64145 soc.cpu.pcpi_insn[14]
.sym 64146 soc.cpu.pcpi_insn[12]
.sym 64147 soc.cpu.pcpi_insn[13]
.sym 64150 $false
.sym 64151 soc.cpu.pcpi_insn[14]
.sym 64152 soc.cpu.pcpi_insn[13]
.sym 64153 soc.cpu.pcpi_insn[12]
.sym 64154 $true
.sym 64155 clk_16mhz$2$2
.sym 64156 $abc$61060$auto$rtlil.cc:1981:NotGate$60864
.sym 64157 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[11]
.sym 64158 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[15]_new_inv_
.sym 64159 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[15]
.sym 64161 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[11]_new_inv_
.sym 64162 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[13]_new_inv_
.sym 64163 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[13]
.sym 64164 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 64237 $false
.sym 64238 $false
.sym 64239 soc.cpu.pcpi_div.pcpi_wr
.sym 64240 $abc$61060$auto$rtlil.cc:1981:NotGate$60876
.sym 64255 $false
.sym 64256 soc.cpu.pcpi_insn[14]
.sym 64257 soc.cpu.pcpi_insn[13]
.sym 64258 soc.cpu.pcpi_insn[12]
.sym 64277 $true
.sym 64278 clk_16mhz$2$2
.sym 64279 $abc$61060$auto$rtlil.cc:1981:NotGate$60864
.sym 64280 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[23]_new_inv_
.sym 64281 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[23]
.sym 64282 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[19]_new_inv_
.sym 64283 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[18]
.sym 64284 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[17]_new_inv_
.sym 64285 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[20]_new_inv_
.sym 64286 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[18]_new_inv_
.sym 64287 soc.cpu.pcpi_div.quotient[13]
.sym 64360 soc.cpu.pcpi_div.instr_divu
.sym 64361 soc.cpu.pcpi_div.instr_div
.sym 64362 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[18]_new_inv_
.sym 64363 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[18]_new_inv_
.sym 64384 soc.cpu.pcpi_div.instr_divu
.sym 64385 soc.cpu.pcpi_div.instr_div
.sym 64386 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[17]_new_inv_
.sym 64387 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[17]_new_inv_
.sym 64396 soc.cpu.pcpi_div.instr_divu
.sym 64397 soc.cpu.pcpi_div.instr_div
.sym 64398 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[23]_new_inv_
.sym 64399 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[23]_new_inv_
.sym 64400 $true
.sym 64401 clk_16mhz$2$2
.sym 64402 $false
.sym 64403 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[25]
.sym 64404 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[28]
.sym 64405 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[25]_new_inv_
.sym 64406 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[26]_new_inv_
.sym 64407 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[28]_new_inv_
.sym 64408 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[24]_new_inv_
.sym 64409 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 64410 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 64489 $false
.sym 64490 $false
.sym 64491 resetn$2
.sym 64492 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y
.sym 64495 $false
.sym 64496 $false
.sym 64497 $abc$61060$new_n5219_
.sym 64498 soc.cpu.pcpi_div.start$2
.sym 64501 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y
.sym 64502 $false
.sym 64503 $false
.sym 64504 $false
.sym 64523 $true
.sym 64524 clk_16mhz$2$2
.sym 64525 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 64599 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211
.sym 64742 soc.spimemio.buffer[3]
.sym 64743 $false
.sym 64744 $false
.sym 64745 $false
.sym 64746 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 64747 clk_16mhz$2$2
.sym 64748 $false
.sym 64749 flash_io2_di
.sym 64754 $auto$alumacc.cc:474:replace_alu$7338.C[1]
.sym 64755 $auto$alumacc.cc:474:replace_alu$7338.C[2]
.sym 64756 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 64757 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 64759 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_
.sym 64760 soc.spimemio.xfer.xfer_ddr_q
.sym 64863 soc.spimemio.xfer.count[0]
.sym 64864 soc.spimemio.xfer.count[1]
.sym 64865 soc.spimemio.xfer.count[2]
.sym 64866 soc.spimemio.xfer.count[3]
.sym 64869 $false
.sym 64870 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 64871 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 64872 soc.spimemio.xfer.flash_clk
.sym 64875 $false
.sym 64876 $false
.sym 64877 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_
.sym 64878 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 64881 $false
.sym 64882 soc.spimemio.xfer.xfer_qspi
.sym 64883 soc.spimemio.xfer.flash_clk
.sym 64884 soc.spimemio.xfer.xfer_ddr
.sym 64887 $false
.sym 64888 soc.spimemio.xfer.xfer_ddr
.sym 64889 soc.spimemio.xfer.xfer_qspi
.sym 64890 soc.spimemio.xfer.xfer_dspi
.sym 64893 $false
.sym 64894 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 64895 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 64896 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 64899 $false
.sym 64900 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_
.sym 64901 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 64902 soc.spimemio.xfer.xfer_dspi
.sym 64905 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 64906 $false
.sym 64907 $false
.sym 64908 $false
.sym 64909 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 64910 clk_16mhz$2$2
.sym 64911 $false
.sym 64912 $abc$61060$new_n4979_
.sym 64913 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 64914 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32638_new_
.sym 64915 $abc$61060$new_n6492_
.sym 64916 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_
.sym 64917 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 64918 $abc$61060$new_n4974_
.sym 64919 soc.spimemio.xfer.count[0]
.sym 64986 soc.spimemio.xfer.count[3]
.sym 64987 $abc$61060$new_n6501_
.sym 64988 $abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_
.sym 64989 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 64992 soc.spimemio.xfer.count[2]
.sym 64993 soc.spimemio.xfer.count[1]
.sym 64994 soc.spimemio.xfer.count[3]
.sym 64995 soc.spimemio.xfer.count[0]
.sym 64998 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 64999 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 65000 $abc$61060$new_n6505_
.sym 65001 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 65004 $abc$61060$new_n6492_
.sym 65005 soc.spimemio.xfer.count[1]
.sym 65006 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 65007 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 65010 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 65011 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 65012 $abc$61060$new_n6501_
.sym 65013 $abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_
.sym 65016 $false
.sym 65017 $abc$61060$new_n8197_
.sym 65018 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 65019 $abc$61060$new_n8198_
.sym 65022 $abc$61060$new_n8200_
.sym 65023 $abc$61060$new_n4967_
.sym 65024 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 65025 $abc$61060$new_n6504_
.sym 65028 $false
.sym 65029 $abc$61060$new_n6494_
.sym 65030 $abc$61060$new_n4536_
.sym 65031 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_
.sym 65032 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224
.sym 65033 clk_16mhz$2$2
.sym 65034 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 65036 $auto$alumacc.cc:474:replace_alu$7332.C[1]
.sym 65037 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 65038 $abc$61060$new_n6426_
.sym 65039 $abc$61060$new_n6423_
.sym 65040 $abc$61060$new_n6428_
.sym 65041 soc.spimemio.xfer.ibuffer[2]
.sym 65042 soc.spimemio.xfer.ibuffer[3]
.sym 65109 $abc$61060$new_n4970_
.sym 65110 soc.spimemio.xfer.flash_clk
.sym 65111 soc.spimemio.xfer.count[2]
.sym 65112 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2]
.sym 65115 $abc$61060$new_n4971_
.sym 65116 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 65117 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 65118 soc.spimemio.xfer.count[0]
.sym 65121 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 65122 soc.spimemio.xfer.count[2]
.sym 65123 $abc$61060$new_n8196_
.sym 65124 soc.spimemio.xfer.flash_clk
.sym 65127 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 65128 soc.spimemio.xfer.flash_clk
.sym 65129 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2]
.sym 65130 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 65133 soc.spimemio.xfer.flash_clk
.sym 65134 soc.spimemio.xfer.count[1]
.sym 65135 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 65136 $false
.sym 65139 $false
.sym 65140 soc.spimemio.xfer.count[2]
.sym 65141 $false
.sym 65142 $auto$alumacc.cc:474:replace_alu$7332.C[1]
.sym 65161 soc.cpu.instr_sh
.sym 65164 soc.cpu.instr_sw
.sym 65232 soc.spimemio.xfer.ibuffer[0]
.sym 65233 $false
.sym 65234 $false
.sym 65235 $false
.sym 65278 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 65279 clk_16mhz$2$2
.sym 65280 $false
.sym 65281 $abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_
.sym 65282 $abc$61060$new_n4358_
.sym 65283 soc.cpu.instr_lh
.sym 65287 soc.cpu.instr_lw
.sym 65288 soc.cpu.instr_lhu
.sym 65355 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 65356 $abc$61060$new_n4054_
.sym 65357 soc.spimemio.valid
.sym 65358 soc.spimemio.rdata[8]
.sym 65361 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 65362 $abc$61060$new_n4054_
.sym 65363 soc.spimemio.valid
.sym 65364 soc.spimemio.rdata[3]
.sym 65373 $abc$61060$new_n4363_
.sym 65374 $abc$61060$new_n4362_
.sym 65375 $abc$61060$new_n4358_
.sym 65376 $abc$61060$new_n4359_
.sym 65379 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 65380 $abc$61060$new_n4054_
.sym 65381 soc.spimemio.valid
.sym 65382 soc.spimemio.rdata[2]
.sym 65385 soc.spimemio.buffer[2]
.sym 65386 $false
.sym 65387 $false
.sym 65388 $false
.sym 65397 soc.spimemio.buffer[8]
.sym 65398 $false
.sym 65399 $false
.sym 65400 $false
.sym 65401 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 65402 clk_16mhz$2$2
.sym 65403 $false
.sym 65404 $abc$61060$new_n4862_
.sym 65405 $abc$61060$new_n4863_
.sym 65406 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 65408 $abc$61060$new_n4858_
.sym 65409 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[25]_new_
.sym 65410 soc.cpu.reg_op1[21]
.sym 65411 soc.cpu.reg_op1[25]
.sym 65478 $false
.sym 65479 $false
.sym 65480 soc.cpu.cpu_state[2]
.sym 65481 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[28]_new_inv_
.sym 65484 $abc$61060$new_n4313_
.sym 65485 $abc$61060$new_n4312_
.sym 65486 $abc$61060$new_n4308_
.sym 65487 $abc$61060$new_n4309_
.sym 65490 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[28]
.sym 65491 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65492 soc.cpu.cpu_state[4]
.sym 65493 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65496 $false
.sym 65497 $false
.sym 65498 soc.cpu.cpu_state[2]
.sym 65499 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[2]_new_inv_
.sym 65502 $abc$61060$new_n4822_
.sym 65503 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 65504 $abc$61060$new_n4649_
.sym 65505 soc.cpu.reg_op1[28]
.sym 65520 $abc$61060$new_n4795_
.sym 65521 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.sym 65522 $abc$61060$new_n4649_
.sym 65523 soc.cpu.reg_op1[2]
.sym 65524 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 65525 clk_16mhz$2$2
.sym 65526 $false
.sym 65527 $abc$61060$new_n4857_
.sym 65528 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[9]_new_inv_
.sym 65529 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.sym 65530 $abc$61060$new_n4739_
.sym 65531 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[25]_new_inv_
.sym 65532 $abc$61060$new_n4762_
.sym 65533 soc.cpu.mem_wordsize[0]
.sym 65534 soc.cpu.mem_wordsize[1]
.sym 65601 soc.cpu.is_lui_auipc_jal
.sym 65602 soc.cpu.cpuregs_rs1[2]
.sym 65603 soc.cpu.reg_pc[2]
.sym 65604 soc.cpu.instr_lui
.sym 65607 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[1]
.sym 65608 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65609 soc.cpu.cpu_state[4]
.sym 65610 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65613 soc.cpu.is_lui_auipc_jal
.sym 65614 soc.cpu.cpuregs_rs1[3]
.sym 65615 soc.cpu.reg_pc[3]
.sym 65616 soc.cpu.instr_lui
.sym 65625 $abc$61060$new_n4540_
.sym 65626 $abc$61060$new_n4539_
.sym 65627 $abc$61060$new_n4531_
.sym 65628 $abc$61060$new_n4532_
.sym 65631 $false
.sym 65632 $false
.sym 65633 soc.cpu.cpu_state[2]
.sym 65634 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[3]_new_inv_
.sym 65637 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[3]
.sym 65638 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65639 soc.cpu.cpu_state[4]
.sym 65640 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65643 $abc$61060$new_n4789_
.sym 65644 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 65645 $abc$61060$new_n4649_
.sym 65646 soc.cpu.reg_op1[3]
.sym 65647 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 65648 clk_16mhz$2$2
.sym 65649 $false
.sym 65650 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.sym 65651 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[23]_new_inv_
.sym 65652 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[29]_new_inv_
.sym 65653 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37506
.sym 65654 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[30]_new_inv_
.sym 65655 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[8]_new_inv_
.sym 65656 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.sym 65657 soc.spimemio.softreset
.sym 65724 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[18]
.sym 65725 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65726 soc.cpu.cpu_state[4]
.sym 65727 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65730 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[13]
.sym 65731 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65732 soc.cpu.cpu_state[4]
.sym 65733 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65736 $false
.sym 65737 $false
.sym 65738 soc.cpu.cpu_state[2]
.sym 65739 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[20]_new_inv_
.sym 65742 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[20]
.sym 65743 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 65744 soc.cpu.cpu_state[4]
.sym 65745 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 65748 $false
.sym 65749 $false
.sym 65750 soc.cpu.cpu_state[2]
.sym 65751 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[13]_new_inv_
.sym 65754 $abc$61060$new_n4663_
.sym 65755 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 65756 $abc$61060$new_n4649_
.sym 65757 soc.cpu.reg_op1[20]
.sym 65760 $abc$61060$new_n4679_
.sym 65761 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[18]_new_
.sym 65762 $abc$61060$new_n4649_
.sym 65763 soc.cpu.reg_op1[18]
.sym 65766 $abc$61060$new_n4716_
.sym 65767 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 65768 $abc$61060$new_n4649_
.sym 65769 soc.cpu.reg_op1[13]
.sym 65770 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 65771 clk_16mhz$2$2
.sym 65772 $false
.sym 65773 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[21]_new_inv_
.sym 65774 $abc$61060$new_n4695_
.sym 65775 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 65776 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[16]_new_
.sym 65777 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[12]_new_inv_
.sym 65778 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[16]_new_inv_
.sym 65779 soc.cpu.reg_op1[31]
.sym 65780 soc.cpu.reg_op1[16]
.sym 65847 soc.cpu.is_lui_auipc_jal
.sym 65848 soc.cpu.cpuregs_rs1[13]
.sym 65849 soc.cpu.reg_pc[13]
.sym 65850 soc.cpu.instr_lui
.sym 65853 soc.cpu.is_lui_auipc_jal
.sym 65854 soc.cpu.cpuregs_rs1[20]
.sym 65855 soc.cpu.reg_pc[20]
.sym 65856 soc.cpu.instr_lui
.sym 65859 $false
.sym 65860 $false
.sym 65861 soc.cpu.cpu_state[2]
.sym 65862 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[5]_new_inv_
.sym 65865 soc.cpu.is_lui_auipc_jal
.sym 65866 soc.cpu.cpuregs_rs1[5]
.sym 65867 soc.cpu.reg_pc[5]
.sym 65868 soc.cpu.instr_lui
.sym 65871 $false
.sym 65872 $false
.sym 65873 soc.cpu.cpu_state[2]
.sym 65874 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[17]_new_inv_
.sym 65877 soc.cpu.is_lui_auipc_jal
.sym 65878 soc.cpu.cpuregs_rs1[28]
.sym 65879 soc.cpu.reg_pc[28]
.sym 65880 soc.cpu.instr_lui
.sym 65883 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[8]
.sym 65884 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 65885 soc.cpu.irq_state[0]
.sym 65886 soc.cpu.reg_next_pc[8]
.sym 65889 $abc$61060$new_n4688_
.sym 65890 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.sym 65891 $abc$61060$new_n4649_
.sym 65892 soc.cpu.reg_op1[17]
.sym 65893 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 65894 clk_16mhz$2$2
.sym 65895 $false
.sym 65896 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[4]_new_inv_
.sym 65897 $abc$61060$new_n4842_
.sym 65898 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 65899 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[4]_new_
.sym 65900 soc.cpu.cpuregs.wdata[7]
.sym 65901 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[31]_new_inv_
.sym 65902 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[24]_new_inv_
.sym 65903 soc.cpu.reg_op1[24]
.sym 65970 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28419_new_inv_
.sym 65971 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 65972 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 65973 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[20]
.sym 65976 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 65977 soc.cpu.latched_stalu
.sym 65978 soc.cpu.alu_out_q[20]
.sym 65979 soc.cpu.reg_out[20]
.sym 65982 soc.cpu.irq_state[1]
.sym 65983 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[7]_new_
.sym 65984 soc.cpu.reg_next_pc[7]
.sym 65985 soc.cpu.irq_state[0]
.sym 65988 $false
.sym 65989 soc.cpu.cpu_state[2]
.sym 65990 soc.cpu.cpu_state[5]
.sym 65991 soc.cpu.cpu_state[3]
.sym 65994 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 65995 soc.cpu.latched_stalu
.sym 65996 soc.cpu.alu_out_q[31]
.sym 65997 soc.cpu.reg_out[31]
.sym 66000 soc.cpu.is_lui_auipc_jal
.sym 66001 soc.cpu.cpuregs_rs1[17]
.sym 66002 soc.cpu.reg_pc[17]
.sym 66003 soc.cpu.instr_lui
.sym 66006 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 66007 soc.cpu.latched_stalu
.sym 66008 soc.cpu.alu_out_q[20]
.sym 66009 soc.cpu.reg_out[20]
.sym 66012 soc.spimemio.xfer.ibuffer[0]
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 66017 clk_16mhz$2$2
.sym 66018 $false
.sym 66020 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[2]
.sym 66021 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[3]
.sym 66022 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[4]
.sym 66023 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[5]
.sym 66024 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[6]
.sym 66025 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[7]
.sym 66026 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[8]
.sym 66093 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28351_new_inv_
.sym 66094 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 66095 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66096 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[3]
.sym 66099 $false
.sym 66100 $false
.sym 66101 $false
.sym 66102 soc.cpu.latched_compr
.sym 66105 $false
.sym 66106 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 66107 soc.cpu.reg_out[3]
.sym 66108 soc.cpu.reg_next_pc[3]
.sym 66111 $false
.sym 66112 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[11]_new_
.sym 66113 soc.cpu.irq_state[0]
.sym 66114 soc.cpu.reg_next_pc[11]
.sym 66117 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28347_new_inv_
.sym 66118 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.sym 66119 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66120 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[2]
.sym 66123 soc.cpu.irq_state[1]
.sym 66124 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_
.sym 66125 soc.cpu.reg_next_pc[2]
.sym 66126 soc.cpu.irq_state[0]
.sym 66129 soc.cpu.irq_state[1]
.sym 66130 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[3]_new_
.sym 66131 soc.cpu.reg_next_pc[3]
.sym 66132 soc.cpu.irq_state[0]
.sym 66135 soc.cpu.is_lui_auipc_jal
.sym 66136 soc.cpu.cpuregs_rs1[19]
.sym 66137 soc.cpu.reg_pc[19]
.sym 66138 soc.cpu.instr_lui
.sym 66142 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[9]
.sym 66143 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[10]
.sym 66144 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[11]
.sym 66145 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[12]
.sym 66146 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[13]
.sym 66147 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[14]
.sym 66148 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[15]
.sym 66149 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[16]
.sym 66216 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28383_new_inv_
.sym 66217 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[11]_new_
.sym 66218 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66219 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[11]
.sym 66222 soc.cpu.irq_state[1]
.sym 66223 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[12]_new_
.sym 66224 soc.cpu.reg_next_pc[12]
.sym 66225 soc.cpu.irq_state[0]
.sym 66228 $false
.sym 66229 soc.cpu.latched_stalu
.sym 66230 soc.cpu.alu_out_q[16]
.sym 66231 soc.cpu.reg_out[16]
.sym 66234 $false
.sym 66235 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[15]_new_
.sym 66236 soc.cpu.irq_state[0]
.sym 66237 soc.cpu.reg_next_pc[15]
.sym 66240 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28399_new_inv_
.sym 66241 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 66242 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66243 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[15]
.sym 66246 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28387_new_inv_
.sym 66247 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.sym 66248 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66249 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[12]
.sym 66252 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 66253 soc.cpu.latched_stalu
.sym 66254 soc.cpu.alu_out_q[12]
.sym 66255 soc.cpu.reg_out[12]
.sym 66258 $false
.sym 66259 soc.cpu.cpu_state[3]
.sym 66260 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 66261 soc.cpu.latched_stalu
.sym 66262 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37273
.sym 66263 clk_16mhz$2$2
.sym 66264 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 66265 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[17]
.sym 66266 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[18]
.sym 66267 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[19]
.sym 66268 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[20]
.sym 66269 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[21]
.sym 66270 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[22]
.sym 66271 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[23]
.sym 66272 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[24]
.sym 66339 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28395_new_inv_
.sym 66340 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.sym 66341 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66342 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[14]
.sym 66345 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 66346 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_
.sym 66347 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[18]
.sym 66348 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 66351 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[24]
.sym 66352 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66353 soc.cpu.irq_state[0]
.sym 66354 soc.cpu.reg_next_pc[24]
.sym 66357 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 66358 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_
.sym 66359 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[4]
.sym 66360 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 66363 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28359_new_inv_
.sym 66364 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.sym 66365 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66366 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[5]
.sym 66369 soc.cpu.irq_state[1]
.sym 66370 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_
.sym 66371 soc.cpu.reg_next_pc[9]
.sym 66372 soc.cpu.irq_state[0]
.sym 66375 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28375_new_inv_
.sym 66376 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 66377 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66378 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[9]
.sym 66381 $false
.sym 66382 $abc$61060$new_n7062_
.sym 66383 soc.cpu.decoded_imm[31]
.sym 66384 $abc$61060$new_n6995_
.sym 66385 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 66386 clk_16mhz$2$2
.sym 66387 $false
.sym 66388 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[25]
.sym 66389 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[26]
.sym 66390 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[27]
.sym 66391 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[28]
.sym 66392 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[29]
.sym 66393 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[30]
.sym 66394 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[31]
.sym 66395 soc.spimemio.buffer[11]
.sym 66462 $false
.sym 66463 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[27]_new_
.sym 66464 soc.cpu.irq_state[0]
.sym 66465 soc.cpu.reg_next_pc[27]
.sym 66468 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 66469 soc.cpu.latched_stalu
.sym 66470 soc.cpu.alu_out_q[25]
.sym 66471 soc.cpu.reg_out[25]
.sym 66474 $abc$61060$new_n4270_
.sym 66475 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 66476 soc.spimemio.rdata[24]
.sym 66477 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[24]_new_
.sym 66480 $abc$61060$new_n4270_
.sym 66481 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 66482 soc.spimemio.rdata[7]
.sym 66483 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[7]_new_
.sym 66486 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28447_new_inv_
.sym 66487 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.sym 66488 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66489 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[27]
.sym 66492 soc.spimemio.xfer.ibuffer[6]
.sym 66493 $false
.sym 66494 $false
.sym 66495 $false
.sym 66498 soc.spimemio.buffer[7]
.sym 66499 $false
.sym 66500 $false
.sym 66501 $false
.sym 66504 soc.spimemio.xfer.ibuffer[7]
.sym 66505 $false
.sym 66506 $false
.sym 66507 $false
.sym 66508 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 66509 clk_16mhz$2$2
.sym 66510 $false
.sym 66511 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_
.sym 66512 $abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.sym 66513 $abc$61060$new_n4461_
.sym 66514 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127
.sym 66515 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66516 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 66517 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15966_Y[0]_new_
.sym 66518 soc.cpu.latched_compr
.sym 66585 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[1]
.sym 66586 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66587 soc.cpu.irq_state[0]
.sym 66588 soc.cpu.reg_next_pc[1]
.sym 66591 $false
.sym 66592 $false
.sym 66593 soc.cpu.irq_state[0]
.sym 66594 soc.cpu.irq_state[1]
.sym 66597 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 66598 soc.cpu.latched_stalu
.sym 66599 soc.cpu.alu_out_q[0]
.sym 66600 soc.cpu.reg_out[0]
.sym 66603 soc.cpu.irq_state[1]
.sym 66604 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_
.sym 66605 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 66606 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_
.sym 66609 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 66610 soc.cpu.mem_rdata[24]
.sym 66611 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 66612 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 66615 $false
.sym 66616 $false
.sym 66617 $abc$61060$new_n7071_
.sym 66618 $abc$61060$new_n7070_
.sym 66621 $false
.sym 66622 soc.cpu.reg_pc[1]
.sym 66623 soc.cpu.latched_compr
.sym 66624 $false
.sym 66627 $false
.sym 66628 $abc$61060$new_n7022_
.sym 66629 soc.cpu.decoded_imm[11]
.sym 66630 $abc$61060$new_n6995_
.sym 66631 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 66632 clk_16mhz$2$2
.sym 66633 $false
.sym 66634 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 66635 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37258
.sym 66636 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37282
.sym 66637 $abc$61060$new_n5676_
.sym 66638 $abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_
.sym 66640 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 66641 soc.cpu.latched_store
.sym 66708 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 66709 soc.cpu.mem_rdata[26]
.sym 66710 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 66711 $abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.sym 66714 soc.cpu.reg_op1[0]
.sym 66715 soc.cpu.reg_op1[1]
.sym 66716 soc.cpu.mem_rdata[26]
.sym 66717 $abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.sym 66720 $false
.sym 66721 soc.cpu.reg_op1[1]
.sym 66722 soc.cpu.mem_wordsize[0]
.sym 66723 soc.cpu.mem_wordsize[1]
.sym 66726 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 66727 soc.cpu.reg_op1[1]
.sym 66728 soc.cpu.mem_rdata[24]
.sym 66729 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 66732 $abc$61060$new_n4051_
.sym 66733 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 66734 soc.cpu.reg_out[1]
.sym 66735 soc.cpu.reg_next_pc[1]
.sym 66738 $false
.sym 66739 $false
.sym 66740 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_
.sym 66741 $abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_
.sym 66744 $false
.sym 66745 $false
.sym 66746 soc.cpu.instr_jal
.sym 66747 $abc$61060$new_n4171_
.sym 66750 $false
.sym 66751 $false
.sym 66752 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18747[7]_new_inv_
.sym 66753 $abc$61060$new_n5327_
.sym 66754 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 66755 clk_16mhz$2$2
.sym 66756 $false
.sym 66757 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18519[1]_new_inv_
.sym 66758 $abc$61060$new_n5315_
.sym 66759 $abc$61060$new_n4222_
.sym 66760 $abc$61060$new_n4949_
.sym 66761 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18747[7]_new_inv_
.sym 66762 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 66763 soc.cpu.reg_op2[10]
.sym 66764 soc.cpu.reg_op2[24]
.sym 66831 soc.cpu.mem_rdata_q[25]
.sym 66832 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_
.sym 66833 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18519[1]_new_inv_
.sym 66834 soc.cpu.mem_rdata_q[28]
.sym 66837 $false
.sym 66838 $false
.sym 66839 soc.cpu.decoder_trigger
.sym 66840 soc.cpu.decoder_pseudo_trigger
.sym 66843 $false
.sym 66844 soc.cpu.instr_waitirq
.sym 66845 soc.cpu.decoder_trigger
.sym 66846 soc.cpu.do_waitirq
.sym 66849 $abc$61060$new_n4270_
.sym 66850 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 66851 soc.spimemio.rdata[30]
.sym 66852 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[30]_new_
.sym 66855 $false
.sym 66856 $false
.sym 66857 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 66858 $abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_
.sym 66861 $false
.sym 66862 $false
.sym 66863 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 66864 $abc$61060$new_n5675_
.sym 66867 $abc$61060$techmap\soc.cpu.$procmux$3222_Y
.sym 66868 $false
.sym 66869 $false
.sym 66870 $false
.sym 66873 $false
.sym 66874 $false
.sym 66875 $abc$61060$new_n5675_
.sym 66876 $abc$61060$new_n4222_
.sym 66877 $true
.sym 66878 clk_16mhz$2$2
.sym 66879 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 66880 $abc$61060$auto$simplemap.cc:168:logic_reduce$18231_new_inv_
.sym 66881 $abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$and$/usr/local/bin/../share/yosys/techmap.v:434$14082_Y_new_
.sym 66882 $abc$61060$new_n5352_
.sym 66883 $abc$61060$new_n5317_
.sym 66884 $abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.sym 66885 $abc$61060$new_n5074_
.sym 66886 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[4]_new_inv_
.sym 66887 soc.cpu.decoded_rs1[3]
.sym 66954 $abc$61060$new_n5674_
.sym 66955 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 66956 soc.cpu.decoder_trigger
.sym 66957 soc.cpu.instr_jal
.sym 66960 $abc$61060$new_n5847_
.sym 66961 soc.cpu.irq_state[0]
.sym 66962 soc.cpu.decoder_trigger
.sym 66963 soc.cpu.do_waitirq
.sym 66966 $false
.sym 66967 $false
.sym 66968 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[3]_new_inv_
.sym 66969 $abc$61060$new_n5351_
.sym 66972 soc.cpu.mem_rdata_q[27]
.sym 66973 soc.cpu.mem_rdata_q[25]
.sym 66974 soc.cpu.mem_rdata_q[24]
.sym 66975 soc.cpu.mem_rdata_q[26]
.sym 66978 $false
.sym 66979 $false
.sym 66980 $abc$61060$new_n5352_
.sym 66981 $abc$61060$new_n5342_
.sym 66984 $abc$61060$new_n5342_
.sym 66985 $abc$61060$new_n5338_
.sym 66986 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 66987 soc.cpu.mem_rdata_q[24]
.sym 66990 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18747[7]_new_inv_
.sym 66991 $abc$61060$new_n5351_
.sym 66992 soc.cpu.mem_rdata_q[25]
.sym 66993 soc.cpu.mem_rdata_q[24]
.sym 66996 $abc$61060$techmap\soc.cpu.$procmux$3222_Y
.sym 66997 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 66998 soc.cpu.cpu_state[3]
.sym 66999 $abc$61060$new_n5074_
.sym 67000 $true
.sym 67001 clk_16mhz$2$2
.sym 67002 $false
.sym 67003 $abc$61060$new_n4906_
.sym 67004 soc.cpu.latched_rd[2]
.sym 67005 soc.cpu.latched_branch
.sym 67006 soc.cpu.latched_rd[3]
.sym 67007 soc.cpu.latched_rd[1]
.sym 67008 soc.cpu.latched_rd[5]
.sym 67009 soc.cpu.latched_rd[4]
.sym 67010 soc.cpu.latched_rd[0]
.sym 67077 $false
.sym 67078 soc.cpu.cpu_state[1]
.sym 67079 $abc$61060$new_n4171_
.sym 67080 soc.cpu.instr_jal
.sym 67083 $false
.sym 67084 $false
.sym 67085 soc.cpu.cpu_state[2]
.sym 67086 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 67089 $false
.sym 67090 $false
.sym 67091 soc.cpu.cpu_state[3]
.sym 67092 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 67095 $false
.sym 67096 $false
.sym 67097 $abc$61060$new_n4170_
.sym 67098 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 67101 $false
.sym 67102 $false
.sym 67103 $abc$61060$new_n5674_
.sym 67104 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.sym 67107 soc.cpu.latched_rd[5]
.sym 67108 soc.cpu.cpu_state[2]
.sym 67109 $abc$61060$new_n4239_
.sym 67110 soc.cpu.instr_setq
.sym 67113 $false
.sym 67114 $false
.sym 67115 soc.cpu.cpu_state[2]
.sym 67116 $abc$61060$new_n4239_
.sym 67119 $false
.sym 67120 $false
.sym 67121 soc.cpu.instr_retirq
.sym 67122 soc.cpu.instr_jalr
.sym 67123 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37481
.sym 67124 clk_16mhz$2$2
.sym 67125 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 67126 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 67127 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_
.sym 67128 $abc$61060$new_n4551_
.sym 67129 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 67130 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 67131 $abc$61060$new_n4635_
.sym 67132 $abc$61060$new_n4654_
.sym 67133 $abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 67200 $false
.sym 67201 soc.cpu.mem_xfer
.sym 67202 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 67203 soc.cpu.mem_rdata_q[9]
.sym 67206 soc.cpu.mem_xfer
.sym 67207 soc.cpu.mem_rdata_q[25]
.sym 67208 $abc$61060$new_n4556_
.sym 67209 $abc$61060$new_n4553_
.sym 67212 $false
.sym 67213 $false
.sym 67214 $abc$61060$new_n4528_
.sym 67215 $abc$61060$new_n4525_
.sym 67218 $false
.sym 67219 $false
.sym 67220 $abc$61060$new_n4556_
.sym 67221 $abc$61060$new_n4553_
.sym 67224 soc.cpu.mem_xfer
.sym 67225 soc.cpu.mem_rdata_q[24]
.sym 67226 $abc$61060$new_n4528_
.sym 67227 $abc$61060$new_n4525_
.sym 67230 $abc$61060$new_n4500_
.sym 67231 $abc$61060$new_n4499_
.sym 67232 soc.cpu.decoded_rs2[3]
.sym 67233 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 67236 soc.cpu.mem_rdata[24]
.sym 67237 $false
.sym 67238 $false
.sym 67239 $false
.sym 67242 soc.cpu.mem_rdata[25]
.sym 67243 $false
.sym 67244 $false
.sym 67245 $false
.sym 67246 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 67247 clk_16mhz$2$2
.sym 67248 $false
.sym 67249 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[0]_new_
.sym 67250 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[2]_new_
.sym 67251 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 67252 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 67253 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14036_Y[3]_new_
.sym 67254 $abc$61060$new_n4449_
.sym 67255 $abc$61060$new_n4631_
.sym 67256 soc.cpu.decoded_rs1[0]
.sym 67323 soc.cpu.mem_xfer
.sym 67324 soc.cpu.mem_rdata_q[7]
.sym 67325 $abc$61060$new_n4518_
.sym 67326 $abc$61060$new_n4515_
.sym 67329 $false
.sym 67330 $false
.sym 67331 soc.cpu.cpu_state[3]
.sym 67332 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 67335 $false
.sym 67336 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 67337 $abc$61060$new_n4465_
.sym 67338 $abc$61060$new_n4370_
.sym 67341 soc.cpu.mem_rdata_latched[2]
.sym 67342 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 67343 $abc$61060$new_n4465_
.sym 67344 $abc$61060$new_n4370_
.sym 67347 soc.cpu.mem_rdata_latched[5]
.sym 67348 $abc$61060$new_n4370_
.sym 67349 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 67350 $abc$61060$new_n4470_
.sym 67353 soc.cpu.mem_xfer
.sym 67354 soc.cpu.mem_rdata_q[26]
.sym 67355 $abc$61060$new_n4454_
.sym 67356 $abc$61060$new_n4451_
.sym 67359 soc.cpu.mem_xfer
.sym 67360 soc.cpu.mem_rdata_q[27]
.sym 67361 $abc$61060$new_n4438_
.sym 67362 $abc$61060$new_n4435_
.sym 67365 $false
.sym 67366 $false
.sym 67367 $abc$61060$new_n4454_
.sym 67368 $abc$61060$new_n4451_
.sym 67372 $abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 67373 $abc$61060$new_n4374_
.sym 67374 $abc$61060$new_n4584_
.sym 67375 $abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 67376 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 67377 $abc$61060$new_n4567_
.sym 67378 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19130[1]_new_inv_
.sym 67379 soc.cpu.compressed_instr
.sym 67446 soc.cpu.mem_xfer
.sym 67447 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 67448 $abc$61060$soc.cpu.mem_rdata[15]_new_
.sym 67449 soc.cpu.mem_rdata_q[15]
.sym 67452 $abc$61060$new_n4081_
.sym 67453 soc.cpu.mem_16bit_buffer[15]
.sym 67454 $abc$61060$new_n4386_
.sym 67455 $abc$61060$new_n4392_
.sym 67458 soc.cpu.mem_xfer
.sym 67459 soc.cpu.mem_rdata_q[30]
.sym 67460 $abc$61060$new_n4384_
.sym 67461 $abc$61060$new_n4381_
.sym 67464 $false
.sym 67465 $false
.sym 67466 soc.cpu.mem_16bit_buffer[10]
.sym 67467 $abc$61060$new_n4081_
.sym 67470 $false
.sym 67471 $false
.sym 67472 soc.cpu.mem_16bit_buffer[9]
.sym 67473 $abc$61060$new_n4081_
.sym 67476 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 67477 soc.cpu.mem_xfer
.sym 67478 soc.cpu.mem_rdata[31]
.sym 67479 soc.cpu.mem_rdata_q[31]
.sym 67482 soc.cpu.mem_rdata[31]
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 soc.cpu.mem_rdata[26]
.sym 67489 $false
.sym 67490 $false
.sym 67491 $false
.sym 67492 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 67493 clk_16mhz$2$2
.sym 67494 $false
.sym 67495 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 67496 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 67497 $abc$61060$new_n4568_
.sym 67498 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[3]_new_inv_
.sym 67499 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 67500 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 67501 $abc$61060$new_n4566_
.sym 67502 $abc$61060$new_n4583_
.sym 67569 $abc$61060$new_n8164_
.sym 67570 soc.cpu.mem_rdata_q[14]
.sym 67571 soc.cpu.mem_rdata_q[13]
.sym 67572 soc.cpu.mem_rdata_q[11]
.sym 67575 $false
.sym 67576 soc.cpu.mem_xfer
.sym 67577 soc.cpu.mem_rdata[18]
.sym 67578 soc.cpu.mem_rdata_q[18]
.sym 67581 soc.cpu.mem_rdata_q[12]
.sym 67582 $abc$61060$new_n8162_
.sym 67583 $abc$61060$new_n8163_
.sym 67584 soc.cpu.mem_rdata_q[10]
.sym 67587 $abc$61060$new_n4081_
.sym 67588 soc.cpu.mem_16bit_buffer[2]
.sym 67589 $abc$61060$new_n4299_
.sym 67590 $abc$61060$new_n4306_
.sym 67593 $false
.sym 67594 soc.cpu.mem_la_secondword
.sym 67595 $abc$61060$new_n4306_
.sym 67596 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 67599 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 67600 soc.cpu.mem_xfer
.sym 67601 soc.cpu.mem_rdata[18]
.sym 67602 soc.cpu.mem_rdata_q[18]
.sym 67605 soc.cpu.mem_xfer
.sym 67606 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 67607 $abc$61060$soc.cpu.mem_rdata[2]_new_inv_
.sym 67608 soc.cpu.mem_rdata_q[2]
.sym 67611 soc.cpu.mem_rdata_q[9]
.sym 67612 soc.cpu.mem_rdata_q[8]
.sym 67613 soc.cpu.mem_rdata_q[7]
.sym 67614 $abc$61060$new_n8165_
.sym 67615 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 67616 clk_16mhz$2$2
.sym 67617 $false
.sym 67618 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 67619 $abc$61060$new_n4400_
.sym 67620 $abc$61060$new_n4636_
.sym 67621 $abc$61060$new_n4589_
.sym 67622 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[2]_new_inv_
.sym 67623 $abc$61060$new_n4406_
.sym 67624 soc.cpu.mem_rdata_q[17]
.sym 67625 soc.cpu.mem_rdata_q[18]
.sym 67692 $false
.sym 67693 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18584[0]_new_inv_
.sym 67694 soc.cpu.mem_rdata_q[3]
.sym 67695 soc.cpu.mem_rdata_q[2]
.sym 67698 $false
.sym 67699 $abc$61060$new_n5345_
.sym 67700 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[1]_new_inv_
.sym 67701 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18994[0]_new_inv_
.sym 67704 $false
.sym 67705 $false
.sym 67706 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 67707 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 67710 soc.cpu.mem_rdata_q[6]
.sym 67711 soc.cpu.mem_rdata_q[5]
.sym 67712 soc.cpu.mem_rdata_q[4]
.sym 67713 soc.cpu.mem_rdata_q[15]
.sym 67716 $false
.sym 67717 soc.cpu.mem_xfer
.sym 67718 $abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 67719 soc.cpu.mem_rdata_q[20]
.sym 67722 soc.cpu.mem_rdata_q[19]
.sym 67723 soc.cpu.mem_rdata_q[18]
.sym 67724 soc.cpu.mem_rdata_q[17]
.sym 67725 soc.cpu.mem_rdata_q[16]
.sym 67728 soc.cpu.mem_rdata_q[3]
.sym 67729 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18588[1]_new_inv_
.sym 67730 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18584[0]_new_inv_
.sym 67731 soc.cpu.mem_rdata_q[2]
.sym 67734 soc.cpu.mem_rdata[29]
.sym 67735 $false
.sym 67736 $false
.sym 67737 $false
.sym 67738 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 67739 clk_16mhz$2$2
.sym 67740 $false
.sym 67741 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[1]_new_inv_
.sym 67742 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[0]_new_inv_
.sym 67744 $abc$61060$new_n5536_
.sym 67746 soc.cpu.mem_rdata_q[16]
.sym 67748 soc.cpu.mem_rdata_q[15]
.sym 67815 $false
.sym 67816 soc.cpu.mem_rdata_q[5]
.sym 67817 soc.cpu.mem_rdata_q[4]
.sym 67818 soc.cpu.mem_rdata_q[6]
.sym 67821 $false
.sym 67822 $false
.sym 67823 soc.cpu.mem_rdata_q[1]
.sym 67824 soc.cpu.mem_rdata_q[0]
.sym 67827 soc.cpu.mem_rdata_q[3]
.sym 67828 soc.cpu.mem_rdata_q[10]
.sym 67829 soc.cpu.mem_rdata_q[0]
.sym 67830 soc.cpu.mem_rdata_q[2]
.sym 67833 $abc$61060$new_n5347_
.sym 67834 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18588[1]_new_inv_
.sym 67835 soc.cpu.mem_rdata_q[1]
.sym 67836 soc.cpu.mem_rdata_q[15]
.sym 67851 $false
.sym 67852 $false
.sym 67853 $false
.sym 67854 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 67857 soc.cpu.mem_rdata_latched[3]
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 soc.cpu.mem_xfer
.sym 67862 clk_16mhz$2$2
.sym 67863 $false
.sym 67864 $abc$61060$new_n4108_
.sym 67865 $abc$61060$new_n4109_
.sym 67866 soc.cpu.pcpi_insn[30]
.sym 67867 soc.cpu.pcpi_insn[27]
.sym 67868 soc.cpu.pcpi_insn[31]
.sym 67869 soc.cpu.pcpi_insn[28]
.sym 67870 soc.cpu.pcpi_insn[26]
.sym 67871 soc.cpu.pcpi_insn[29]
.sym 67938 $false
.sym 67939 $abc$61060$new_n4111_
.sym 67940 $abc$61060$new_n4110_
.sym 67941 $abc$61060$new_n4108_
.sym 67950 soc.cpu.pcpi_insn[5]
.sym 67951 soc.cpu.pcpi_insn[4]
.sym 67952 soc.cpu.pcpi_insn[1]
.sym 67953 soc.cpu.pcpi_insn[0]
.sym 67962 soc.cpu.mem_rdata_q[1]
.sym 67963 $false
.sym 67964 $false
.sym 67965 $false
.sym 67968 soc.cpu.mem_rdata_q[13]
.sym 67969 $false
.sym 67970 $false
.sym 67971 $false
.sym 67974 soc.cpu.mem_rdata_q[0]
.sym 67975 $false
.sym 67976 $false
.sym 67977 $false
.sym 67980 soc.cpu.mem_rdata_q[5]
.sym 67981 $false
.sym 67982 $false
.sym 67983 $false
.sym 67984 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 67985 clk_16mhz$2$2
.sym 67986 $false
.sym 67987 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[2]_new_inv_
.sym 67988 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[5]_new_inv_
.sym 67989 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[7]_new_inv_
.sym 67990 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[3]_new_inv_
.sym 67991 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[3]
.sym 67992 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[5]
.sym 67993 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[2]
.sym 67994 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 68073 soc.cpu.pcpi_div.instr_divu
.sym 68074 soc.cpu.pcpi_div.instr_div
.sym 68075 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[5]_new_inv_
.sym 68076 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[5]_new_inv_
.sym 68079 soc.cpu.pcpi_div.instr_divu
.sym 68080 soc.cpu.pcpi_div.instr_div
.sym 68081 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[2]_new_inv_
.sym 68082 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[2]_new_inv_
.sym 68085 soc.cpu.pcpi_div.instr_divu
.sym 68086 soc.cpu.pcpi_div.instr_div
.sym 68087 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[11]_new_inv_
.sym 68088 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[11]_new_inv_
.sym 68091 soc.cpu.pcpi_div.instr_divu
.sym 68092 soc.cpu.pcpi_div.instr_div
.sym 68093 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[28]_new_inv_
.sym 68094 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[28]_new_inv_
.sym 68097 soc.cpu.pcpi_div.instr_divu
.sym 68098 soc.cpu.pcpi_div.instr_div
.sym 68099 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[19]_new_inv_
.sym 68100 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[19]_new_inv_
.sym 68103 soc.cpu.pcpi_div.instr_divu
.sym 68104 soc.cpu.pcpi_div.instr_div
.sym 68105 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[7]_new_inv_
.sym 68106 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[7]_new_inv_
.sym 68107 $true
.sym 68108 clk_16mhz$2$2
.sym 68109 $false
.sym 68112 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[2]
.sym 68113 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[3]
.sym 68114 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[4]
.sym 68115 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[5]
.sym 68116 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[6]
.sym 68117 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[7]
.sym 68184 $false
.sym 68185 soc.cpu.pcpi_div.outsign
.sym 68186 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[12]
.sym 68187 soc.cpu.pcpi_div.quotient[12]
.sym 68190 $false
.sym 68191 soc.cpu.pcpi_div.outsign
.sym 68192 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[9]
.sym 68193 soc.cpu.pcpi_div.quotient[9]
.sym 68196 soc.cpu.pcpi_div.instr_divu
.sym 68197 soc.cpu.pcpi_div.instr_div
.sym 68198 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[12]_new_inv_
.sym 68199 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[12]_new_inv_
.sym 68202 soc.cpu.pcpi_div.instr_divu
.sym 68203 soc.cpu.pcpi_div.instr_div
.sym 68204 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[20]_new_inv_
.sym 68205 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[20]_new_inv_
.sym 68208 soc.cpu.pcpi_div.instr_divu
.sym 68209 soc.cpu.pcpi_div.instr_div
.sym 68210 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[9]_new_inv_
.sym 68211 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[9]_new_inv_
.sym 68214 soc.cpu.pcpi_div.instr_divu
.sym 68215 soc.cpu.pcpi_div.instr_div
.sym 68216 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[25]_new_inv_
.sym 68217 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[25]_new_inv_
.sym 68220 soc.cpu.pcpi_div.instr_divu
.sym 68221 soc.cpu.pcpi_div.instr_div
.sym 68222 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[26]_new_inv_
.sym 68223 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[26]_new_inv_
.sym 68226 soc.cpu.pcpi_div.instr_divu
.sym 68227 soc.cpu.pcpi_div.instr_div
.sym 68228 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[13]_new_inv_
.sym 68229 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[13]_new_inv_
.sym 68230 $true
.sym 68231 clk_16mhz$2$2
.sym 68232 $false
.sym 68233 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[8]
.sym 68234 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[9]
.sym 68235 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[10]
.sym 68236 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[11]
.sym 68237 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[12]
.sym 68238 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[13]
.sym 68239 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[14]
.sym 68240 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[15]
.sym 68307 $false
.sym 68308 $false
.sym 68309 $false
.sym 68310 soc.cpu.pcpi_div.quotient[11]
.sym 68313 $false
.sym 68314 soc.cpu.pcpi_div.outsign
.sym 68315 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[15]
.sym 68316 soc.cpu.pcpi_div.quotient[15]
.sym 68319 $false
.sym 68320 $false
.sym 68321 $false
.sym 68322 soc.cpu.pcpi_div.quotient[15]
.sym 68331 $false
.sym 68332 soc.cpu.pcpi_div.outsign
.sym 68333 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[11]
.sym 68334 soc.cpu.pcpi_div.quotient[11]
.sym 68337 $false
.sym 68338 soc.cpu.pcpi_div.outsign
.sym 68339 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[13]
.sym 68340 soc.cpu.pcpi_div.quotient[13]
.sym 68343 $false
.sym 68344 $false
.sym 68345 $false
.sym 68346 soc.cpu.pcpi_div.quotient[13]
.sym 68349 soc.cpu.pcpi_div.instr_divu
.sym 68350 soc.cpu.pcpi_div.instr_div
.sym 68351 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[15]_new_inv_
.sym 68352 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[15]_new_inv_
.sym 68353 $true
.sym 68354 clk_16mhz$2$2
.sym 68355 $false
.sym 68356 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[16]
.sym 68357 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[17]
.sym 68358 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[18]
.sym 68359 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[19]
.sym 68360 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[20]
.sym 68361 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[21]
.sym 68362 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[22]
.sym 68363 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[23]
.sym 68430 $false
.sym 68431 soc.cpu.pcpi_div.outsign
.sym 68432 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[23]
.sym 68433 soc.cpu.pcpi_div.quotient[23]
.sym 68436 $false
.sym 68437 $false
.sym 68438 $false
.sym 68439 soc.cpu.pcpi_div.quotient[23]
.sym 68442 $false
.sym 68443 soc.cpu.pcpi_div.outsign
.sym 68444 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[19]
.sym 68445 soc.cpu.pcpi_div.quotient[19]
.sym 68448 $false
.sym 68449 $false
.sym 68450 $false
.sym 68451 soc.cpu.pcpi_div.quotient[18]
.sym 68454 $false
.sym 68455 soc.cpu.pcpi_div.outsign
.sym 68456 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[17]
.sym 68457 soc.cpu.pcpi_div.quotient[17]
.sym 68460 $false
.sym 68461 soc.cpu.pcpi_div.outsign
.sym 68462 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[20]
.sym 68463 soc.cpu.pcpi_div.quotient[20]
.sym 68466 $false
.sym 68467 soc.cpu.pcpi_div.outsign
.sym 68468 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[18]
.sym 68469 soc.cpu.pcpi_div.quotient[18]
.sym 68472 $false
.sym 68473 $false
.sym 68474 soc.cpu.pcpi_div.quotient[13]
.sym 68475 soc.cpu.pcpi_div.quotient_msk[13]
.sym 68476 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 68477 clk_16mhz$2$2
.sym 68478 soc.cpu.pcpi_div.start$2
.sym 68479 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[24]
.sym 68480 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[25]
.sym 68481 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[26]
.sym 68482 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[27]
.sym 68483 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[28]
.sym 68484 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[29]
.sym 68485 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[30]
.sym 68486 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[31]_new_inv_
.sym 68553 $false
.sym 68554 $false
.sym 68555 $false
.sym 68556 soc.cpu.pcpi_div.quotient[25]
.sym 68559 $false
.sym 68560 $false
.sym 68561 $false
.sym 68562 soc.cpu.pcpi_div.quotient[28]
.sym 68565 $false
.sym 68566 soc.cpu.pcpi_div.outsign
.sym 68567 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[25]
.sym 68568 soc.cpu.pcpi_div.quotient[25]
.sym 68571 $false
.sym 68572 soc.cpu.pcpi_div.outsign
.sym 68573 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[26]
.sym 68574 soc.cpu.pcpi_div.quotient[26]
.sym 68577 $false
.sym 68578 soc.cpu.pcpi_div.outsign
.sym 68579 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[28]
.sym 68580 soc.cpu.pcpi_div.quotient[28]
.sym 68583 $false
.sym 68584 soc.cpu.pcpi_div.outsign
.sym 68585 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[24]
.sym 68586 soc.cpu.pcpi_div.quotient[24]
.sym 68589 soc.cpu.pcpi_div.instr_divu
.sym 68590 soc.cpu.pcpi_div.instr_div
.sym 68591 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[24]_new_inv_
.sym 68592 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[24]_new_inv_
.sym 68595 soc.cpu.pcpi_div.instr_divu
.sym 68596 soc.cpu.pcpi_div.instr_div
.sym 68597 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[30]_new_inv_
.sym 68598 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[30]_new_inv_
.sym 68599 $true
.sym 68600 clk_16mhz$2$2
.sym 68601 $false
.sym 68646 soc.cpu.pcpi_mul.mul_waiting
.sym 68676 soc.cpu.pcpi_div.start
.sym 68677 flash_io2_do
.sym 68679 flash_io2_oe
.sym 68830 $abc$61060$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$93_Y_new_inv_
.sym 68831 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 68832 soc.spimemio.xfer.next_fetch
.sym 68833 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 68835 soc.spimemio.xfer.last_fetch
.sym 68836 soc.spimemio.xfer.fetch
.sym 68902 $true
.sym 68939 $auto$alumacc.cc:474:replace_alu$7338.C[1]$2
.sym 68941 soc.spimemio.xfer.count[0]
.sym 68942 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 68945 $auto$alumacc.cc:474:replace_alu$7338.C[2]$2
.sym 68947 soc.spimemio.xfer.count[1]
.sym 68948 $true$2
.sym 68949 $auto$alumacc.cc:474:replace_alu$7338.C[1]$2
.sym 68951 $auto$alumacc.cc:474:replace_alu$7338.C[3]
.sym 68953 soc.spimemio.xfer.count[2]
.sym 68954 $true$2
.sym 68955 $auto$alumacc.cc:474:replace_alu$7338.C[2]$2
.sym 68958 $false
.sym 68959 soc.spimemio.xfer.count[3]
.sym 68960 soc.spimemio.xfer.flash_clk
.sym 68961 $auto$alumacc.cc:474:replace_alu$7338.C[3]
.sym 68964 $false
.sym 68965 $false
.sym 68966 soc.spimemio.xfer.xfer_ddr
.sym 68967 soc.spimemio.xfer.xfer_qspi
.sym 68976 soc.spimemio.xfer.flash_clk
.sym 68977 soc.spimemio.xfer.count[1]
.sym 68978 $false
.sym 68979 $auto$alumacc.cc:474:replace_alu$7338.C[1]
.sym 68982 soc.spimemio.xfer.xfer_ddr
.sym 68983 $false
.sym 68984 $false
.sym 68985 $false
.sym 68986 $true
.sym 68987 clk_16mhz$2$2
.sym 68988 $false
.sym 68989 $abc$61060$new_n8194_
.sym 68990 $abc$61060$new_n8190_
.sym 68991 $abc$61060$new_n8191_
.sym 68993 $abc$61060$new_n8193_
.sym 68994 $abc$61060$new_n4536_
.sym 68995 soc.spimemio.xfer.ibuffer[0]
.sym 68996 soc.spimemio.xfer.ibuffer[1]
.sym 69063 soc.spimemio.xfer.xfer_qspi
.sym 69064 soc.spimemio.xfer.count[0]
.sym 69065 soc.spimemio.xfer.count[1]
.sym 69066 soc.spimemio.xfer.count[3]
.sym 69069 soc.spimemio.xfer.flash_clk
.sym 69070 soc.spimemio.xfer.count[2]
.sym 69071 $false
.sym 69072 $auto$alumacc.cc:474:replace_alu$7338.C[2]
.sym 69075 $abc$61060$new_n4979_
.sym 69076 soc.spimemio.xfer.count[2]
.sym 69077 soc.spimemio.xfer.xfer_ddr
.sym 69078 soc.spimemio.xfer.flash_clk
.sym 69081 $false
.sym 69082 $false
.sym 69083 soc.spimemio.xfer.xfer_qspi
.sym 69084 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 69087 $abc$61060$new_n4969_
.sym 69088 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32638_new_
.sym 69089 $abc$61060$new_n4974_
.sym 69090 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_
.sym 69093 soc.spimemio.xfer.flash_clk
.sym 69094 soc.spimemio.xfer.count[0]
.sym 69095 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 69096 $false
.sym 69099 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 69100 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 69101 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 69102 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 69105 $abc$61060$new_n4536_
.sym 69106 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 69107 soc.spimemio.xfer.count[0]
.sym 69108 $abc$61060$new_n6492_
.sym 69109 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54173
.sym 69110 clk_16mhz$2$2
.sym 69111 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 69112 $abc$61060$new_n6424_
.sym 69114 $abc$61060$new_n6425_
.sym 69117 $abc$61060$new_n6430_
.sym 69119 $abc$61060$new_n6429_
.sym 69148 $true
.sym 69185 $auto$alumacc.cc:474:replace_alu$7332.C[1]$2
.sym 69187 soc.spimemio.xfer.count[1]
.sym 69188 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 69191 $auto$alumacc.cc:474:replace_alu$7332.C[2]
.sym 69193 soc.spimemio.xfer.count[2]
.sym 69194 $true$2
.sym 69195 $auto$alumacc.cc:474:replace_alu$7332.C[1]$2
.sym 69198 $false
.sym 69199 soc.spimemio.xfer.count[3]
.sym 69200 soc.spimemio.xfer.flash_clk
.sym 69201 $auto$alumacc.cc:474:replace_alu$7332.C[2]
.sym 69204 $false
.sym 69205 soc.spimemio.xfer.flash_clk
.sym 69206 soc.spimemio.xfer.xfer_ddr
.sym 69207 $abc$61060$new_n4971_
.sym 69210 $false
.sym 69211 $abc$61060$new_n6424_
.sym 69212 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 69213 soc.spimemio.xfer.ibuffer[0]
.sym 69216 $false
.sym 69217 $abc$61060$new_n6429_
.sym 69218 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 69219 soc.spimemio.xfer.ibuffer[1]
.sym 69222 soc.spimemio.xfer.ibuffer[2]
.sym 69223 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 69224 $abc$61060$new_n6423_
.sym 69225 $abc$61060$new_n6426_
.sym 69228 soc.spimemio.xfer.ibuffer[3]
.sym 69229 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 69230 $abc$61060$new_n6428_
.sym 69231 $abc$61060$new_n6426_
.sym 69232 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 69233 clk_16mhz$2$2
.sym 69234 $false
.sym 69235 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_
.sym 69236 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_
.sym 69237 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.sym 69238 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_
.sym 69239 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_
.sym 69240 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_
.sym 69241 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.sym 69242 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_
.sym 69327 soc.cpu.mem_rdata_q[12]
.sym 69328 soc.cpu.is_sb_sh_sw
.sym 69329 soc.cpu.mem_rdata_q[14]
.sym 69330 soc.cpu.mem_rdata_q[13]
.sym 69345 soc.cpu.mem_rdata_q[13]
.sym 69346 soc.cpu.is_sb_sh_sw
.sym 69347 soc.cpu.mem_rdata_q[12]
.sym 69348 soc.cpu.mem_rdata_q[14]
.sym 69355 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 69356 clk_16mhz$2$2
.sym 69357 $false
.sym 69358 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][0]_new_inv_
.sym 69359 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_
.sym 69360 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_
.sym 69361 $abc$61060$new_n4100_
.sym 69362 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][4]_new_inv_
.sym 69363 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_
.sym 69364 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_
.sym 69365 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_
.sym 69432 $false
.sym 69433 soc.cpu.instr_lh
.sym 69434 soc.cpu.instr_lhu
.sym 69435 soc.cpu.instr_lw
.sym 69438 $abc$61060$new_n4054_
.sym 69439 soc.spimemio.valid
.sym 69440 soc.memory.rdata[3]
.sym 69441 soc.ram_ready
.sym 69444 soc.cpu.mem_rdata_q[12]
.sym 69445 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 69446 soc.cpu.mem_rdata_q[14]
.sym 69447 soc.cpu.mem_rdata_q[13]
.sym 69468 soc.cpu.mem_rdata_q[13]
.sym 69469 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 69470 soc.cpu.mem_rdata_q[12]
.sym 69471 soc.cpu.mem_rdata_q[14]
.sym 69474 soc.cpu.mem_rdata_q[12]
.sym 69475 soc.cpu.mem_rdata_q[14]
.sym 69476 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 69477 soc.cpu.mem_rdata_q[13]
.sym 69478 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 69479 clk_16mhz$2$2
.sym 69480 $false
.sym 69481 $abc$61060$new_n4309_
.sym 69482 $abc$61060$new_n4656_
.sym 69484 $abc$61060$new_n4795_
.sym 69485 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_
.sym 69486 $abc$61060$new_n4308_
.sym 69487 $abc$61060$new_n4837_
.sym 69488 soc.spimemio.rdata[25]
.sym 69555 $false
.sym 69556 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 69557 soc.cpu.instr_lhu
.sym 69558 soc.cpu.instr_lh
.sym 69561 $false
.sym 69562 soc.cpu.instr_sh
.sym 69563 soc.cpu.cpu_state[4]
.sym 69564 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 69567 $false
.sym 69568 $false
.sym 69569 soc.cpu.cpu_state[2]
.sym 69570 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[21]_new_inv_
.sym 69579 soc.cpu.cpu_state[4]
.sym 69580 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 69581 soc.cpu.instr_sh
.sym 69582 soc.cpu.instr_sw
.sym 69585 $false
.sym 69586 $false
.sym 69587 soc.cpu.cpu_state[2]
.sym 69588 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[25]_new_inv_
.sym 69591 $abc$61060$new_n4656_
.sym 69592 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 69593 $abc$61060$new_n4649_
.sym 69594 soc.cpu.reg_op1[21]
.sym 69597 $abc$61060$new_n4837_
.sym 69598 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[25]_new_
.sym 69599 $abc$61060$new_n4649_
.sym 69600 soc.cpu.reg_op1[25]
.sym 69601 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 69602 clk_16mhz$2$2
.sym 69603 $false
.sym 69604 $abc$61060$new_n4847_
.sym 69605 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.sym 69606 $abc$61060$new_n4645_
.sym 69607 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 69608 $abc$61060$new_n4748_
.sym 69609 soc.cpu.reg_op1[29]
.sym 69610 soc.cpu.reg_op1[23]
.sym 69611 soc.cpu.reg_op1[9]
.sym 69678 $false
.sym 69679 $false
.sym 69680 $abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_
.sym 69681 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 69684 soc.cpu.is_lui_auipc_jal
.sym 69685 soc.cpu.cpuregs_rs1[9]
.sym 69686 soc.cpu.reg_pc[9]
.sym 69687 soc.cpu.instr_lui
.sym 69690 $false
.sym 69691 $false
.sym 69692 soc.cpu.cpu_state[2]
.sym 69693 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[23]_new_inv_
.sym 69696 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[10]
.sym 69697 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 69698 soc.cpu.cpu_state[4]
.sym 69699 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 69702 soc.cpu.is_lui_auipc_jal
.sym 69703 soc.cpu.cpuregs_rs1[25]
.sym 69704 soc.cpu.reg_pc[25]
.sym 69705 soc.cpu.instr_lui
.sym 69708 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[7]
.sym 69709 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 69710 soc.cpu.cpu_state[4]
.sym 69711 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 69714 $abc$61060$new_n4862_
.sym 69715 $abc$61060$new_n4863_
.sym 69716 $abc$61060$new_n4649_
.sym 69717 soc.cpu.mem_wordsize[0]
.sym 69720 $abc$61060$new_n4857_
.sym 69721 $abc$61060$new_n4858_
.sym 69722 $abc$61060$new_n4649_
.sym 69723 soc.cpu.mem_wordsize[1]
.sym 69724 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37506
.sym 69725 clk_16mhz$2$2
.sym 69726 $false
.sym 69727 $abc$61060$new_n4872_
.sym 69728 $abc$61060$new_n4755_
.sym 69729 $abc$61060$new_n4730_
.sym 69730 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[22]_new_inv_
.sym 69731 soc.cpu.reg_op1[11]
.sym 69732 soc.cpu.reg_op1[8]
.sym 69733 soc.cpu.reg_op1[30]
.sym 69734 soc.cpu.reg_op1[12]
.sym 69801 $false
.sym 69802 $false
.sym 69803 soc.cpu.cpu_state[2]
.sym 69804 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[30]_new_inv_
.sym 69807 soc.cpu.is_lui_auipc_jal
.sym 69808 soc.cpu.cpuregs_rs1[23]
.sym 69809 soc.cpu.reg_pc[23]
.sym 69810 soc.cpu.instr_lui
.sym 69813 soc.cpu.is_lui_auipc_jal
.sym 69814 soc.cpu.cpuregs_rs1[29]
.sym 69815 soc.cpu.reg_pc[29]
.sym 69816 soc.cpu.instr_lui
.sym 69819 resetn$2
.sym 69820 soc.cpu.cpu_state[5]
.sym 69821 soc.cpu.cpu_state[1]
.sym 69822 soc.cpu.cpu_state[4]
.sym 69825 soc.cpu.is_lui_auipc_jal
.sym 69826 soc.cpu.cpuregs_rs1[30]
.sym 69827 soc.cpu.reg_pc[30]
.sym 69828 soc.cpu.instr_lui
.sym 69831 soc.cpu.is_lui_auipc_jal
.sym 69832 soc.cpu.cpuregs_rs1[8]
.sym 69833 soc.cpu.reg_pc[8]
.sym 69834 soc.cpu.instr_lui
.sym 69837 $false
.sym 69838 $false
.sym 69839 soc.cpu.cpu_state[2]
.sym 69840 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[8]_new_inv_
.sym 69843 $false
.sym 69844 soc.spimemio.config_en
.sym 69845 $abc$61060$new_n3984_
.sym 69846 $abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_
.sym 69847 $true
.sym 69848 clk_16mhz$2$2
.sym 69849 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 69850 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.sym 69851 $abc$61060$new_n4670_
.sym 69852 $abc$61060$new_n4827_
.sym 69853 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[27]_new_inv_
.sym 69854 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.sym 69855 $abc$61060$new_n4688_
.sym 69856 $abc$61060$new_n4867_
.sym 69857 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.sym 69924 soc.cpu.is_lui_auipc_jal
.sym 69925 soc.cpu.cpuregs_rs1[21]
.sym 69926 soc.cpu.reg_pc[21]
.sym 69927 soc.cpu.instr_lui
.sym 69930 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[16]
.sym 69931 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 69932 soc.cpu.cpu_state[4]
.sym 69933 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 69936 $false
.sym 69937 $false
.sym 69938 soc.cpu.cpu_state[2]
.sym 69939 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[31]_new_inv_
.sym 69942 $false
.sym 69943 $false
.sym 69944 soc.cpu.cpu_state[2]
.sym 69945 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[16]_new_inv_
.sym 69948 soc.cpu.is_lui_auipc_jal
.sym 69949 soc.cpu.cpuregs_rs1[12]
.sym 69950 soc.cpu.reg_pc[12]
.sym 69951 soc.cpu.instr_lui
.sym 69954 soc.cpu.is_lui_auipc_jal
.sym 69955 soc.cpu.cpuregs_rs1[16]
.sym 69956 soc.cpu.reg_pc[16]
.sym 69957 soc.cpu.instr_lui
.sym 69960 $abc$61060$new_n4867_
.sym 69961 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 69962 $abc$61060$new_n4649_
.sym 69963 soc.cpu.reg_op1[31]
.sym 69966 $abc$61060$new_n4695_
.sym 69967 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[16]_new_
.sym 69968 $abc$61060$new_n4649_
.sym 69969 soc.cpu.reg_op1[16]
.sym 69970 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 69971 clk_16mhz$2$2
.sym 69972 $false
.sym 69974 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[1]
.sym 69975 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[2]
.sym 69976 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[3]
.sym 69977 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[4]
.sym 69978 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[5]
.sym 69979 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[6]
.sym 69980 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[7]
.sym 70047 soc.cpu.is_lui_auipc_jal
.sym 70048 soc.cpu.cpuregs_rs1[4]
.sym 70049 soc.cpu.reg_pc[4]
.sym 70050 soc.cpu.instr_lui
.sym 70053 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[24]
.sym 70054 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 70055 soc.cpu.cpu_state[4]
.sym 70056 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 70059 $false
.sym 70060 $false
.sym 70061 soc.cpu.cpu_state[2]
.sym 70062 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[24]_new_inv_
.sym 70065 $false
.sym 70066 $false
.sym 70067 soc.cpu.cpu_state[2]
.sym 70068 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[4]_new_inv_
.sym 70071 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28367_new_inv_
.sym 70072 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 70073 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 70074 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[7]
.sym 70077 soc.cpu.is_lui_auipc_jal
.sym 70078 soc.cpu.cpuregs_rs1[31]
.sym 70079 soc.cpu.reg_pc[31]
.sym 70080 soc.cpu.instr_lui
.sym 70083 soc.cpu.is_lui_auipc_jal
.sym 70084 soc.cpu.cpuregs_rs1[24]
.sym 70085 soc.cpu.reg_pc[24]
.sym 70086 soc.cpu.instr_lui
.sym 70089 $abc$61060$new_n4842_
.sym 70090 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 70091 $abc$61060$new_n4649_
.sym 70092 soc.cpu.reg_op1[24]
.sym 70093 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 70094 clk_16mhz$2$2
.sym 70095 $false
.sym 70096 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[8]
.sym 70097 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[9]
.sym 70098 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[10]
.sym 70099 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[11]
.sym 70100 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[12]
.sym 70101 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[13]
.sym 70102 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[14]
.sym 70103 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[15]
.sym 70132 $false
.sym 70169 $auto$alumacc.cc:474:replace_alu$7255.C[1]
.sym 70171 soc.cpu.reg_pc[1]
.sym 70172 soc.cpu.latched_compr
.sym 70175 $auto$alumacc.cc:474:replace_alu$7255.C[2]
.sym 70176 $false
.sym 70177 soc.cpu.reg_pc[2]
.sym 70178 $abc$61060$auto$alumacc.cc:474:replace_alu$7255.BB[1]
.sym 70179 $auto$alumacc.cc:474:replace_alu$7255.C[1]
.sym 70181 $auto$alumacc.cc:474:replace_alu$7255.C[3]
.sym 70182 $false
.sym 70183 soc.cpu.reg_pc[3]
.sym 70184 $false
.sym 70185 $auto$alumacc.cc:474:replace_alu$7255.C[2]
.sym 70187 $auto$alumacc.cc:474:replace_alu$7255.C[4]
.sym 70188 $false
.sym 70189 soc.cpu.reg_pc[4]
.sym 70190 $false
.sym 70191 $auto$alumacc.cc:474:replace_alu$7255.C[3]
.sym 70193 $auto$alumacc.cc:474:replace_alu$7255.C[5]
.sym 70194 $false
.sym 70195 soc.cpu.reg_pc[5]
.sym 70196 $false
.sym 70197 $auto$alumacc.cc:474:replace_alu$7255.C[4]
.sym 70199 $auto$alumacc.cc:474:replace_alu$7255.C[6]
.sym 70200 $false
.sym 70201 soc.cpu.reg_pc[6]
.sym 70202 $false
.sym 70203 $auto$alumacc.cc:474:replace_alu$7255.C[5]
.sym 70205 $auto$alumacc.cc:474:replace_alu$7255.C[7]
.sym 70206 $false
.sym 70207 soc.cpu.reg_pc[7]
.sym 70208 $false
.sym 70209 $auto$alumacc.cc:474:replace_alu$7255.C[6]
.sym 70211 $auto$alumacc.cc:474:replace_alu$7255.C[8]
.sym 70212 $false
.sym 70213 soc.cpu.reg_pc[8]
.sym 70214 $false
.sym 70215 $auto$alumacc.cc:474:replace_alu$7255.C[7]
.sym 70219 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[16]
.sym 70220 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[17]
.sym 70221 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[18]
.sym 70222 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[19]
.sym 70223 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[20]
.sym 70224 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[21]
.sym 70225 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[22]
.sym 70226 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[23]
.sym 70255 $auto$alumacc.cc:474:replace_alu$7255.C[8]
.sym 70292 $auto$alumacc.cc:474:replace_alu$7255.C[9]
.sym 70293 $false
.sym 70294 soc.cpu.reg_pc[9]
.sym 70295 $false
.sym 70296 $auto$alumacc.cc:474:replace_alu$7255.C[8]
.sym 70298 $auto$alumacc.cc:474:replace_alu$7255.C[10]
.sym 70299 $false
.sym 70300 soc.cpu.reg_pc[10]
.sym 70301 $false
.sym 70302 $auto$alumacc.cc:474:replace_alu$7255.C[9]
.sym 70304 $auto$alumacc.cc:474:replace_alu$7255.C[11]
.sym 70305 $false
.sym 70306 soc.cpu.reg_pc[11]
.sym 70307 $false
.sym 70308 $auto$alumacc.cc:474:replace_alu$7255.C[10]
.sym 70310 $auto$alumacc.cc:474:replace_alu$7255.C[12]
.sym 70311 $false
.sym 70312 soc.cpu.reg_pc[12]
.sym 70313 $false
.sym 70314 $auto$alumacc.cc:474:replace_alu$7255.C[11]
.sym 70316 $auto$alumacc.cc:474:replace_alu$7255.C[13]
.sym 70317 $false
.sym 70318 soc.cpu.reg_pc[13]
.sym 70319 $false
.sym 70320 $auto$alumacc.cc:474:replace_alu$7255.C[12]
.sym 70322 $auto$alumacc.cc:474:replace_alu$7255.C[14]
.sym 70323 $false
.sym 70324 soc.cpu.reg_pc[14]
.sym 70325 $false
.sym 70326 $auto$alumacc.cc:474:replace_alu$7255.C[13]
.sym 70328 $auto$alumacc.cc:474:replace_alu$7255.C[15]
.sym 70329 $false
.sym 70330 soc.cpu.reg_pc[15]
.sym 70331 $false
.sym 70332 $auto$alumacc.cc:474:replace_alu$7255.C[14]
.sym 70334 $auto$alumacc.cc:474:replace_alu$7255.C[16]
.sym 70335 $false
.sym 70336 soc.cpu.reg_pc[16]
.sym 70337 $false
.sym 70338 $auto$alumacc.cc:474:replace_alu$7255.C[15]
.sym 70342 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[24]
.sym 70343 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[25]
.sym 70344 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[26]
.sym 70345 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[27]
.sym 70346 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[28]
.sym 70347 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[29]
.sym 70348 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[30]
.sym 70349 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[31]
.sym 70378 $auto$alumacc.cc:474:replace_alu$7255.C[16]
.sym 70415 $auto$alumacc.cc:474:replace_alu$7255.C[17]
.sym 70416 $false
.sym 70417 soc.cpu.reg_pc[17]
.sym 70418 $false
.sym 70419 $auto$alumacc.cc:474:replace_alu$7255.C[16]
.sym 70421 $auto$alumacc.cc:474:replace_alu$7255.C[18]
.sym 70422 $false
.sym 70423 soc.cpu.reg_pc[18]
.sym 70424 $false
.sym 70425 $auto$alumacc.cc:474:replace_alu$7255.C[17]
.sym 70427 $auto$alumacc.cc:474:replace_alu$7255.C[19]
.sym 70428 $false
.sym 70429 soc.cpu.reg_pc[19]
.sym 70430 $false
.sym 70431 $auto$alumacc.cc:474:replace_alu$7255.C[18]
.sym 70433 $auto$alumacc.cc:474:replace_alu$7255.C[20]
.sym 70434 $false
.sym 70435 soc.cpu.reg_pc[20]
.sym 70436 $false
.sym 70437 $auto$alumacc.cc:474:replace_alu$7255.C[19]
.sym 70439 $auto$alumacc.cc:474:replace_alu$7255.C[21]
.sym 70440 $false
.sym 70441 soc.cpu.reg_pc[21]
.sym 70442 $false
.sym 70443 $auto$alumacc.cc:474:replace_alu$7255.C[20]
.sym 70445 $auto$alumacc.cc:474:replace_alu$7255.C[22]
.sym 70446 $false
.sym 70447 soc.cpu.reg_pc[22]
.sym 70448 $false
.sym 70449 $auto$alumacc.cc:474:replace_alu$7255.C[21]
.sym 70451 $auto$alumacc.cc:474:replace_alu$7255.C[23]
.sym 70452 $false
.sym 70453 soc.cpu.reg_pc[23]
.sym 70454 $false
.sym 70455 $auto$alumacc.cc:474:replace_alu$7255.C[22]
.sym 70457 $auto$alumacc.cc:474:replace_alu$7255.C[24]
.sym 70458 $false
.sym 70459 soc.cpu.reg_pc[24]
.sym 70460 $false
.sym 70461 $auto$alumacc.cc:474:replace_alu$7255.C[23]
.sym 70465 $abc$61060$new_n4553_
.sym 70466 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 70467 soc.cpu.reg_op2[17]
.sym 70468 soc.cpu.reg_op2[18]
.sym 70469 soc.cpu.reg_op2[21]
.sym 70470 soc.cpu.reg_op2[30]
.sym 70471 soc.cpu.reg_op2[19]
.sym 70472 soc.cpu.reg_op2[6]
.sym 70501 $auto$alumacc.cc:474:replace_alu$7255.C[24]
.sym 70538 $auto$alumacc.cc:474:replace_alu$7255.C[25]
.sym 70539 $false
.sym 70540 soc.cpu.reg_pc[25]
.sym 70541 $false
.sym 70542 $auto$alumacc.cc:474:replace_alu$7255.C[24]
.sym 70544 $auto$alumacc.cc:474:replace_alu$7255.C[26]
.sym 70545 $false
.sym 70546 soc.cpu.reg_pc[26]
.sym 70547 $false
.sym 70548 $auto$alumacc.cc:474:replace_alu$7255.C[25]
.sym 70550 $auto$alumacc.cc:474:replace_alu$7255.C[27]
.sym 70551 $false
.sym 70552 soc.cpu.reg_pc[27]
.sym 70553 $false
.sym 70554 $auto$alumacc.cc:474:replace_alu$7255.C[26]
.sym 70556 $auto$alumacc.cc:474:replace_alu$7255.C[28]
.sym 70557 $false
.sym 70558 soc.cpu.reg_pc[28]
.sym 70559 $false
.sym 70560 $auto$alumacc.cc:474:replace_alu$7255.C[27]
.sym 70562 $auto$alumacc.cc:474:replace_alu$7255.C[29]
.sym 70563 $false
.sym 70564 soc.cpu.reg_pc[29]
.sym 70565 $false
.sym 70566 $auto$alumacc.cc:474:replace_alu$7255.C[28]
.sym 70568 $auto$alumacc.cc:474:replace_alu$7255.C[30]
.sym 70569 $false
.sym 70570 soc.cpu.reg_pc[30]
.sym 70571 $false
.sym 70572 $auto$alumacc.cc:474:replace_alu$7255.C[29]
.sym 70575 $false
.sym 70576 soc.cpu.reg_pc[31]
.sym 70577 $false
.sym 70578 $auto$alumacc.cc:474:replace_alu$7255.C[30]
.sym 70581 soc.spimemio.xfer.ibuffer[3]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 70586 clk_16mhz$2$2
.sym 70587 $false
.sym 70588 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 70589 $abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.sym 70590 $abc$61060$new_n5666_
.sym 70591 soc.cpu.reg_pc[27]
.sym 70592 soc.cpu.reg_pc[1]
.sym 70593 soc.cpu.reg_pc[0]
.sym 70594 soc.cpu.reg_pc[30]
.sym 70595 soc.cpu.reg_next_pc[0]
.sym 70662 $false
.sym 70663 soc.cpu.latched_stalu
.sym 70664 soc.cpu.alu_out_q[1]
.sym 70665 soc.cpu.reg_out[1]
.sym 70668 $abc$61060$new_n4462_
.sym 70669 $abc$61060$new_n4461_
.sym 70670 $abc$61060$new_n4457_
.sym 70671 $abc$61060$new_n4458_
.sym 70674 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 70675 $abc$61060$new_n4054_
.sym 70676 soc.spimemio.valid
.sym 70677 soc.spimemio.rdata[10]
.sym 70680 $false
.sym 70681 resetn$2
.sym 70682 soc.cpu.cpu_state[1]
.sym 70683 $abc$61060$new_n4171_
.sym 70686 $false
.sym 70687 $false
.sym 70688 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 70689 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 70692 $false
.sym 70693 $false
.sym 70694 resetn$2
.sym 70695 soc.cpu.cpu_state[1]
.sym 70698 $false
.sym 70699 soc.cpu.irq_state[0]
.sym 70700 soc.cpu.reg_next_pc[0]
.sym 70701 soc.cpu.latched_compr
.sym 70704 soc.cpu.compressed_instr
.sym 70705 $false
.sym 70706 $false
.sym 70707 $false
.sym 70708 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37258
.sym 70709 clk_16mhz$2$2
.sym 70710 $false
.sym 70711 soc.cpu.mem_rdata[31]
.sym 70712 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 70713 $abc$61060$new_n5667_
.sym 70714 $abc$61060$new_n6995_
.sym 70716 $abc$61060$new_n4397_
.sym 70718 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70785 $false
.sym 70786 $false
.sym 70787 soc.cpu.latched_store
.sym 70788 soc.cpu.latched_branch
.sym 70791 $false
.sym 70792 $false
.sym 70793 resetn$2
.sym 70794 $abc$61060$new_n4222_
.sym 70797 $false
.sym 70798 $false
.sym 70799 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 70800 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 70803 $false
.sym 70804 $abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_
.sym 70805 $abc$61060$new_n4171_
.sym 70806 soc.cpu.instr_jal
.sym 70809 $false
.sym 70810 soc.cpu.cpu_state[3]
.sym 70811 $abc$61060$soc.cpu.alu_out_0_new_inv_
.sym 70812 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 70821 $false
.sym 70822 $false
.sym 70823 soc.cpu.latched_store
.sym 70824 soc.cpu.latched_branch
.sym 70827 $abc$61060$new_n4949_
.sym 70828 $abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_
.sym 70829 $abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_
.sym 70830 soc.cpu.cpu_state[1]
.sym 70831 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37282
.sym 70832 clk_16mhz$2$2
.sym 70833 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 70834 $abc$61060$new_n5322_
.sym 70835 $abc$61060$new_n4820_
.sym 70836 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 70838 $abc$61060$new_n4714_
.sym 70839 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 70840 $abc$61060$new_n4744_
.sym 70841 soc.cpu.decoded_imm[0]
.sym 70908 $false
.sym 70909 soc.cpu.mem_rdata_q[30]
.sym 70910 soc.cpu.mem_rdata_q[31]
.sym 70911 soc.cpu.mem_rdata_q[29]
.sym 70914 $abc$61060$auto$simplemap.cc:168:logic_reduce$18231_new_inv_
.sym 70915 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 70916 soc.cpu.latched_store
.sym 70917 soc.cpu.latched_branch
.sym 70920 $false
.sym 70921 $false
.sym 70922 soc.cpu.cpu_state[1]
.sym 70923 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 70926 soc.cpu.cpu_state[5]
.sym 70927 soc.cpu.cpu_state[2]
.sym 70928 $abc$61060$new_n4253_
.sym 70929 soc.cpu.latched_store
.sym 70932 $false
.sym 70933 $false
.sym 70934 soc.cpu.mem_rdata_q[27]
.sym 70935 soc.cpu.mem_rdata_q[26]
.sym 70938 $false
.sym 70939 $false
.sym 70940 soc.cpu.mem_wordsize[1]
.sym 70941 soc.cpu.mem_wordsize[0]
.sym 70944 $false
.sym 70945 $abc$61060$new_n7020_
.sym 70946 soc.cpu.decoded_imm[10]
.sym 70947 $abc$61060$new_n6995_
.sym 70950 $false
.sym 70951 $abc$61060$new_n7048_
.sym 70952 soc.cpu.decoded_imm[24]
.sym 70953 $abc$61060$new_n6995_
.sym 70954 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 70955 clk_16mhz$2$2
.sym 70956 $false
.sym 70957 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25289_new_inv_
.sym 70958 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25307_new_inv_
.sym 70959 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25286[0]_new_
.sym 70960 $abc$61060$new_n4735_
.sym 70961 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 70962 $abc$61060$new_n4700_
.sym 70963 $abc$61060$new_n4737_
.sym 70964 $abc$61060$new_n4728_
.sym 71031 $false
.sym 71032 $abc$61060$new_n5317_
.sym 71033 soc.cpu.latched_rd[1]
.sym 71034 soc.cpu.latched_rd[0]
.sym 71037 $false
.sym 71038 soc.cpu.cpu_state[2]
.sym 71039 soc.cpu.latched_branch
.sym 71040 soc.cpu.instr_retirq
.sym 71043 soc.cpu.mem_rdata_q[13]
.sym 71044 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[4]_new_inv_
.sym 71045 soc.cpu.mem_rdata_q[12]
.sym 71046 soc.cpu.mem_rdata_q[14]
.sym 71049 soc.cpu.latched_rd[5]
.sym 71050 soc.cpu.latched_rd[4]
.sym 71051 soc.cpu.latched_rd[3]
.sym 71052 soc.cpu.latched_rd[2]
.sym 71055 $false
.sym 71056 $abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_
.sym 71057 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 71058 soc.cpu.instr_jalr
.sym 71061 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 71062 soc.cpu.cpu_state[4]
.sym 71063 soc.cpu.cpu_state[5]
.sym 71064 $abc$61060$soc.cpu.alu_out_0_new_inv_
.sym 71067 soc.cpu.mem_rdata_q[30]
.sym 71068 soc.cpu.mem_rdata_q[31]
.sym 71069 soc.cpu.mem_rdata_q[29]
.sym 71070 soc.cpu.mem_rdata_q[28]
.sym 71073 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 $true
.sym 71078 clk_16mhz$2$2
.sym 71079 $false
.sym 71080 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 71081 $abc$61060$new_n4270_
.sym 71082 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_
.sym 71083 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25304[0]_new_
.sym 71084 soc.cpu.instr_retirq
.sym 71085 soc.cpu.decoded_imm_uj[2]
.sym 71086 soc.cpu.decoded_rd[5]
.sym 71154 soc.cpu.latched_rd[0]
.sym 71155 $abc$61060$new_n4901_
.sym 71156 soc.cpu.cpu_state[1]
.sym 71157 soc.cpu.irq_state[0]
.sym 71160 soc.cpu.decoded_rd[2]
.sym 71161 $abc$61060$new_n4222_
.sym 71162 soc.cpu.latched_rd[2]
.sym 71163 $abc$61060$new_n4901_
.sym 71166 $abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.sym 71167 $abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$and$/usr/local/bin/../share/yosys/techmap.v:434$14082_Y_new_
.sym 71168 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 71169 soc.cpu.cpu_state[1]
.sym 71172 soc.cpu.decoded_rd[3]
.sym 71173 $abc$61060$new_n4222_
.sym 71174 soc.cpu.latched_rd[3]
.sym 71175 $abc$61060$new_n4901_
.sym 71178 soc.cpu.decoded_rd[1]
.sym 71179 $abc$61060$new_n4222_
.sym 71180 soc.cpu.latched_rd[1]
.sym 71181 $abc$61060$new_n4901_
.sym 71184 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27658_new_inv_
.sym 71185 soc.cpu.cpu_state[1]
.sym 71186 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 71187 soc.cpu.decoded_rd[5]
.sym 71190 soc.cpu.decoded_rd[4]
.sym 71191 $abc$61060$new_n4222_
.sym 71192 soc.cpu.latched_rd[4]
.sym 71193 $abc$61060$new_n4901_
.sym 71196 $false
.sym 71197 $abc$61060$new_n4906_
.sym 71198 soc.cpu.decoded_rd[0]
.sym 71199 $abc$61060$new_n4222_
.sym 71200 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159
.sym 71201 clk_16mhz$2$2
.sym 71202 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 71203 $abc$61060$new_n4570_
.sym 71204 $abc$61060$new_n8127_
.sym 71205 $abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 71206 $abc$61060$new_n4610_
.sym 71207 $abc$61060$new_n4622_
.sym 71208 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 71209 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 71210 soc.cpu.decoded_rs1[4]
.sym 71277 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 71278 soc.cpu.decoded_rs1[2]
.sym 71279 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[2]_new_
.sym 71280 $abc$61060$new_n4635_
.sym 71283 $false
.sym 71284 soc.cpu.mem_xfer
.sym 71285 $abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.sym 71286 soc.cpu.mem_rdata_q[10]
.sym 71289 $abc$61060$new_n4081_
.sym 71290 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71291 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_
.sym 71292 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_
.sym 71295 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 71296 soc.cpu.decoded_rs1[3]
.sym 71297 $abc$61060$new_n8127_
.sym 71298 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14036_Y[3]_new_
.sym 71301 $false
.sym 71302 $abc$61060$new_n4654_
.sym 71303 soc.cpu.decoded_rs1[1]
.sym 71304 soc.cpu.decoded_rs1[0]
.sym 71307 $false
.sym 71308 $false
.sym 71309 $abc$61060$new_n4636_
.sym 71310 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 71313 soc.cpu.decoded_rs1[5]
.sym 71314 soc.cpu.decoded_rs1[4]
.sym 71315 soc.cpu.decoded_rs1[3]
.sym 71316 soc.cpu.decoded_rs1[2]
.sym 71319 $false
.sym 71320 soc.cpu.mem_la_secondword
.sym 71321 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_
.sym 71322 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_
.sym 71326 $abc$61060$new_n4598_
.sym 71327 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_
.sym 71328 $abc$61060$new_n4433_
.sym 71329 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 71330 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 71331 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 71332 $abc$61060$new_n4629_
.sym 71333 $abc$61060$new_n8125_
.sym 71400 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 71401 $abc$61060$new_n4629_
.sym 71402 $abc$61060$new_n4609_
.sym 71403 $abc$61060$new_n4618_
.sym 71406 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 71407 $abc$61060$new_n4629_
.sym 71408 $abc$61060$new_n4609_
.sym 71409 $abc$61060$new_n4618_
.sym 71412 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 71413 soc.cpu.decoded_rs1[0]
.sym 71414 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[0]_new_
.sym 71415 $abc$61060$new_n4631_
.sym 71418 $false
.sym 71419 soc.cpu.mem_la_secondword
.sym 71420 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 71421 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_
.sym 71424 $false
.sym 71425 $abc$61060$new_n4609_
.sym 71426 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 71427 $abc$61060$new_n4618_
.sym 71430 $abc$61060$new_n4081_
.sym 71431 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71432 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 71433 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_
.sym 71436 $false
.sym 71437 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 71438 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 71439 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 71442 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 71443 $false
.sym 71444 $false
.sym 71445 $false
.sym 71446 $true
.sym 71447 clk_16mhz$2$2
.sym 71448 $false
.sym 71449 $abc$61060$new_n4581_
.sym 71450 $abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 71451 $abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 71452 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13850_Y[4]_new_
.sym 71453 $abc$61060$techmap\soc.cpu.$procmux$4619_Y[4]_new_inv_
.sym 71454 $abc$61060$new_n4582_
.sym 71455 $abc$61060$new_n4370_
.sym 71456 $abc$61060$new_n4580_
.sym 71523 $false
.sym 71524 soc.cpu.mem_la_secondword
.sym 71525 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 71526 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 71529 $abc$61060$new_n4081_
.sym 71530 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71531 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 71532 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 71535 soc.cpu.mem_la_secondword
.sym 71536 soc.cpu.mem_xfer
.sym 71537 $abc$61060$soc.cpu.mem_rdata[13]_new_
.sym 71538 soc.cpu.mem_rdata_q[13]
.sym 71541 $false
.sym 71542 soc.cpu.mem_la_secondword
.sym 71543 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.sym 71544 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 71547 $false
.sym 71548 $false
.sym 71549 $abc$61060$new_n4565_
.sym 71550 $abc$61060$new_n4551_
.sym 71553 $abc$61060$new_n4081_
.sym 71554 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71555 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.sym 71556 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 71559 $abc$61060$new_n4565_
.sym 71560 $abc$61060$new_n4464_
.sym 71561 $abc$61060$new_n4551_
.sym 71562 $abc$61060$new_n4449_
.sym 71565 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 71566 $false
.sym 71567 $false
.sym 71568 $false
.sym 71569 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 71570 clk_16mhz$2$2
.sym 71571 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 71572 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[4]_new_inv_
.sym 71573 $abc$61060$new_n5509_
.sym 71574 $abc$61060$new_n4611_
.sym 71575 $abc$61060$new_n5512_
.sym 71576 $abc$61060$new_n5508_
.sym 71577 soc.cpu.mem_rdata_q[11]
.sym 71578 soc.cpu.mem_rdata_q[19]
.sym 71579 soc.cpu.mem_rdata_q[10]
.sym 71646 $abc$61060$new_n4464_
.sym 71647 $abc$61060$new_n4449_
.sym 71648 $abc$61060$new_n4433_
.sym 71649 $abc$61060$new_n4463_
.sym 71652 $false
.sym 71653 $false
.sym 71654 $abc$61060$new_n4568_
.sym 71655 $abc$61060$new_n4567_
.sym 71658 $false
.sym 71659 $false
.sym 71660 soc.cpu.mem_16bit_buffer[7]
.sym 71661 $abc$61060$new_n4081_
.sym 71664 $false
.sym 71665 soc.cpu.mem_xfer
.sym 71666 $abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 71667 soc.cpu.mem_rdata_q[18]
.sym 71670 $false
.sym 71671 $false
.sym 71672 $abc$61060$new_n4463_
.sym 71673 $abc$61060$new_n4433_
.sym 71676 $false
.sym 71677 $false
.sym 71678 $abc$61060$new_n4464_
.sym 71679 $abc$61060$new_n4449_
.sym 71682 $abc$61060$new_n4568_
.sym 71683 $abc$61060$new_n4463_
.sym 71684 $abc$61060$new_n4567_
.sym 71685 $abc$61060$new_n4433_
.sym 71688 soc.cpu.mem_xfer
.sym 71689 soc.cpu.mem_la_secondword
.sym 71690 soc.cpu.mem_rdata[29]
.sym 71691 soc.cpu.mem_rdata_q[29]
.sym 71695 $abc$61060$new_n5547_
.sym 71696 $abc$61060$new_n5565_
.sym 71697 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[2]_new_inv_
.sym 71698 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[1]_new_inv_
.sym 71699 $abc$61060$new_n5561_
.sym 71700 soc.cpu.mem_rdata_q[22]
.sym 71701 soc.cpu.mem_rdata_q[21]
.sym 71702 soc.cpu.mem_rdata_q[20]
.sym 71769 $abc$61060$new_n4081_
.sym 71770 soc.cpu.mem_16bit_buffer[13]
.sym 71771 $abc$61060$new_n4400_
.sym 71772 $abc$61060$new_n4406_
.sym 71775 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71776 soc.cpu.mem_xfer
.sym 71777 soc.cpu.mem_rdata[29]
.sym 71778 soc.cpu.mem_rdata_q[29]
.sym 71781 $false
.sym 71782 $false
.sym 71783 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 71784 $abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 71787 $false
.sym 71788 $false
.sym 71789 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 71790 $abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 71793 $false
.sym 71794 soc.cpu.mem_xfer
.sym 71795 $abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 71796 soc.cpu.mem_rdata_q[17]
.sym 71799 soc.cpu.mem_xfer
.sym 71800 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71801 $abc$61060$soc.cpu.mem_rdata[13]_new_
.sym 71802 soc.cpu.mem_rdata_q[13]
.sym 71805 $abc$61060$new_n5463_
.sym 71806 $abc$61060$new_n5476_
.sym 71807 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[2]_new_inv_
.sym 71808 soc.cpu.mem_rdata_latched[12]
.sym 71811 $abc$61060$new_n5463_
.sym 71812 $abc$61060$new_n5476_
.sym 71813 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[3]_new_inv_
.sym 71814 soc.cpu.mem_rdata_latched[12]
.sym 71815 $true
.sym 71816 clk_16mhz$2$2
.sym 71817 $false
.sym 71819 $abc$61060$new_n5558_
.sym 71820 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 71821 $abc$61060$new_n5563_
.sym 71823 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[0]_new_inv_
.sym 71824 $abc$61060$new_n5500_
.sym 71825 soc.cpu.mem_rdata_q[8]
.sym 71892 $false
.sym 71893 soc.cpu.mem_xfer
.sym 71894 $abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 71895 soc.cpu.mem_rdata_q[16]
.sym 71898 $false
.sym 71899 soc.cpu.mem_xfer
.sym 71900 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 71901 soc.cpu.mem_rdata_q[15]
.sym 71910 $false
.sym 71911 $false
.sym 71912 $abc$61060$new_n5463_
.sym 71913 $abc$61060$new_n5476_
.sym 71922 $false
.sym 71923 $abc$61060$new_n5536_
.sym 71924 soc.cpu.mem_rdata_latched[6]
.sym 71925 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[1]_new_inv_
.sym 71934 $false
.sym 71935 $abc$61060$new_n5536_
.sym 71936 soc.cpu.mem_rdata_latched[5]
.sym 71937 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[0]_new_inv_
.sym 71938 $true
.sym 71939 clk_16mhz$2$2
.sym 71940 $false
.sym 71941 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 71944 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 71946 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 71947 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 72015 $false
.sym 72016 $abc$61060$new_n4109_
.sym 72017 soc.cpu.pcpi_insn[27]
.sym 72018 soc.cpu.pcpi_insn[26]
.sym 72021 soc.cpu.pcpi_insn[31]
.sym 72022 soc.cpu.pcpi_insn[30]
.sym 72023 soc.cpu.pcpi_insn[29]
.sym 72024 soc.cpu.pcpi_insn[28]
.sym 72027 soc.cpu.mem_rdata_q[30]
.sym 72028 $false
.sym 72029 $false
.sym 72030 $false
.sym 72033 soc.cpu.mem_rdata_q[27]
.sym 72034 $false
.sym 72035 $false
.sym 72036 $false
.sym 72039 soc.cpu.mem_rdata_q[31]
.sym 72040 $false
.sym 72041 $false
.sym 72042 $false
.sym 72045 soc.cpu.mem_rdata_q[28]
.sym 72046 $false
.sym 72047 $false
.sym 72048 $false
.sym 72051 soc.cpu.mem_rdata_q[26]
.sym 72052 $false
.sym 72053 $false
.sym 72054 $false
.sym 72057 soc.cpu.mem_rdata_q[29]
.sym 72058 $false
.sym 72059 $false
.sym 72060 $false
.sym 72061 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 72062 clk_16mhz$2$2
.sym 72063 $false
.sym 72064 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[1]_new_inv_
.sym 72067 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[4]
.sym 72068 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[4]_new_inv_
.sym 72069 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1]
.sym 72070 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[1]
.sym 72071 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 72138 $false
.sym 72139 soc.cpu.pcpi_div.outsign
.sym 72140 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[2]
.sym 72141 soc.cpu.pcpi_div.quotient[2]
.sym 72144 $false
.sym 72145 soc.cpu.pcpi_div.outsign
.sym 72146 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[5]
.sym 72147 soc.cpu.pcpi_div.quotient[5]
.sym 72150 $false
.sym 72151 soc.cpu.pcpi_div.outsign
.sym 72152 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[7]
.sym 72153 soc.cpu.pcpi_div.quotient[7]
.sym 72156 $false
.sym 72157 soc.cpu.pcpi_div.outsign
.sym 72158 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[3]
.sym 72159 soc.cpu.pcpi_div.quotient[3]
.sym 72162 $false
.sym 72163 $false
.sym 72164 $false
.sym 72165 soc.cpu.pcpi_div.quotient[3]
.sym 72168 $false
.sym 72169 $false
.sym 72170 $false
.sym 72171 soc.cpu.pcpi_div.quotient[5]
.sym 72174 $false
.sym 72175 $false
.sym 72176 $false
.sym 72177 soc.cpu.pcpi_div.quotient[2]
.sym 72180 soc.cpu.pcpi_div.instr_divu
.sym 72181 soc.cpu.pcpi_div.instr_div
.sym 72182 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[3]_new_inv_
.sym 72183 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[3]_new_inv_
.sym 72184 $true
.sym 72185 clk_16mhz$2$2
.sym 72186 $false
.sym 72187 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[6]_new_inv_
.sym 72188 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[7]
.sym 72189 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[9]
.sym 72190 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[12]
.sym 72191 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[10]_new_inv_
.sym 72192 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[6]
.sym 72193 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[8]_new_inv_
.sym 72194 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[8]
.sym 72223 $true
.sym 72260 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]$2
.sym 72261 $false
.sym 72262 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]
.sym 72263 $false
.sym 72264 $false
.sym 72266 $auto$alumacc.cc:474:replace_alu$7320.C[2]
.sym 72268 $false
.sym 72269 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1]
.sym 72272 $auto$alumacc.cc:474:replace_alu$7320.C[3]
.sym 72273 $false
.sym 72274 $false
.sym 72275 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[2]
.sym 72276 $auto$alumacc.cc:474:replace_alu$7320.C[2]
.sym 72278 $auto$alumacc.cc:474:replace_alu$7320.C[4]
.sym 72279 $false
.sym 72280 $false
.sym 72281 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[3]
.sym 72282 $auto$alumacc.cc:474:replace_alu$7320.C[3]
.sym 72284 $auto$alumacc.cc:474:replace_alu$7320.C[5]
.sym 72285 $false
.sym 72286 $false
.sym 72287 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[4]
.sym 72288 $auto$alumacc.cc:474:replace_alu$7320.C[4]
.sym 72290 $auto$alumacc.cc:474:replace_alu$7320.C[6]
.sym 72291 $false
.sym 72292 $false
.sym 72293 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[5]
.sym 72294 $auto$alumacc.cc:474:replace_alu$7320.C[5]
.sym 72296 $auto$alumacc.cc:474:replace_alu$7320.C[7]
.sym 72297 $false
.sym 72298 $false
.sym 72299 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[6]
.sym 72300 $auto$alumacc.cc:474:replace_alu$7320.C[6]
.sym 72302 $auto$alumacc.cc:474:replace_alu$7320.C[8]
.sym 72303 $false
.sym 72304 $false
.sym 72305 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[7]
.sym 72306 $auto$alumacc.cc:474:replace_alu$7320.C[7]
.sym 72310 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[14]
.sym 72312 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[10]
.sym 72313 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[16]_new_inv_
.sym 72314 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[14]_new_inv_
.sym 72315 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 72316 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 72317 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 72346 $auto$alumacc.cc:474:replace_alu$7320.C[8]
.sym 72383 $auto$alumacc.cc:474:replace_alu$7320.C[9]
.sym 72384 $false
.sym 72385 $false
.sym 72386 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[8]
.sym 72387 $auto$alumacc.cc:474:replace_alu$7320.C[8]
.sym 72389 $auto$alumacc.cc:474:replace_alu$7320.C[10]
.sym 72390 $false
.sym 72391 $false
.sym 72392 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[9]
.sym 72393 $auto$alumacc.cc:474:replace_alu$7320.C[9]
.sym 72395 $auto$alumacc.cc:474:replace_alu$7320.C[11]
.sym 72396 $false
.sym 72397 $false
.sym 72398 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[10]
.sym 72399 $auto$alumacc.cc:474:replace_alu$7320.C[10]
.sym 72401 $auto$alumacc.cc:474:replace_alu$7320.C[12]
.sym 72402 $false
.sym 72403 $false
.sym 72404 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[11]
.sym 72405 $auto$alumacc.cc:474:replace_alu$7320.C[11]
.sym 72407 $auto$alumacc.cc:474:replace_alu$7320.C[13]
.sym 72408 $false
.sym 72409 $false
.sym 72410 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[12]
.sym 72411 $auto$alumacc.cc:474:replace_alu$7320.C[12]
.sym 72413 $auto$alumacc.cc:474:replace_alu$7320.C[14]
.sym 72414 $false
.sym 72415 $false
.sym 72416 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[13]
.sym 72417 $auto$alumacc.cc:474:replace_alu$7320.C[13]
.sym 72419 $auto$alumacc.cc:474:replace_alu$7320.C[15]
.sym 72420 $false
.sym 72421 $false
.sym 72422 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[14]
.sym 72423 $auto$alumacc.cc:474:replace_alu$7320.C[14]
.sym 72425 $auto$alumacc.cc:474:replace_alu$7320.C[16]
.sym 72426 $false
.sym 72427 $false
.sym 72428 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[15]
.sym 72429 $auto$alumacc.cc:474:replace_alu$7320.C[15]
.sym 72433 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[19]
.sym 72434 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[21]
.sym 72435 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[22]
.sym 72436 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[22]_new_inv_
.sym 72437 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[21]_new_inv_
.sym 72438 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[20]
.sym 72439 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[16]
.sym 72440 soc.cpu.pcpi_div.quotient[20]
.sym 72469 $auto$alumacc.cc:474:replace_alu$7320.C[16]
.sym 72506 $auto$alumacc.cc:474:replace_alu$7320.C[17]
.sym 72507 $false
.sym 72508 $false
.sym 72509 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[16]
.sym 72510 $auto$alumacc.cc:474:replace_alu$7320.C[16]
.sym 72512 $auto$alumacc.cc:474:replace_alu$7320.C[18]
.sym 72513 $false
.sym 72514 $false
.sym 72515 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[17]
.sym 72516 $auto$alumacc.cc:474:replace_alu$7320.C[17]
.sym 72518 $auto$alumacc.cc:474:replace_alu$7320.C[19]
.sym 72519 $false
.sym 72520 $false
.sym 72521 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[18]
.sym 72522 $auto$alumacc.cc:474:replace_alu$7320.C[18]
.sym 72524 $auto$alumacc.cc:474:replace_alu$7320.C[20]
.sym 72525 $false
.sym 72526 $false
.sym 72527 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[19]
.sym 72528 $auto$alumacc.cc:474:replace_alu$7320.C[19]
.sym 72530 $auto$alumacc.cc:474:replace_alu$7320.C[21]
.sym 72531 $false
.sym 72532 $false
.sym 72533 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[20]
.sym 72534 $auto$alumacc.cc:474:replace_alu$7320.C[20]
.sym 72536 $auto$alumacc.cc:474:replace_alu$7320.C[22]
.sym 72537 $false
.sym 72538 $false
.sym 72539 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[21]
.sym 72540 $auto$alumacc.cc:474:replace_alu$7320.C[21]
.sym 72542 $auto$alumacc.cc:474:replace_alu$7320.C[23]
.sym 72543 $false
.sym 72544 $false
.sym 72545 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[22]
.sym 72546 $auto$alumacc.cc:474:replace_alu$7320.C[22]
.sym 72548 $auto$alumacc.cc:474:replace_alu$7320.C[24]
.sym 72549 $false
.sym 72550 $false
.sym 72551 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[23]
.sym 72552 $auto$alumacc.cc:474:replace_alu$7320.C[23]
.sym 72556 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[30]_new_inv_
.sym 72557 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[24]
.sym 72558 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[30]
.sym 72559 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[27]_new_inv_
.sym 72560 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[27]
.sym 72561 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 72562 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 72563 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 72592 $auto$alumacc.cc:474:replace_alu$7320.C[24]
.sym 72629 $auto$alumacc.cc:474:replace_alu$7320.C[25]
.sym 72630 $false
.sym 72631 $false
.sym 72632 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[24]
.sym 72633 $auto$alumacc.cc:474:replace_alu$7320.C[24]
.sym 72635 $auto$alumacc.cc:474:replace_alu$7320.C[26]
.sym 72636 $false
.sym 72637 $false
.sym 72638 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[25]
.sym 72639 $auto$alumacc.cc:474:replace_alu$7320.C[25]
.sym 72641 $auto$alumacc.cc:474:replace_alu$7320.C[27]
.sym 72642 $false
.sym 72643 $false
.sym 72644 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[26]
.sym 72645 $auto$alumacc.cc:474:replace_alu$7320.C[26]
.sym 72647 $auto$alumacc.cc:474:replace_alu$7320.C[28]
.sym 72648 $false
.sym 72649 $false
.sym 72650 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[27]
.sym 72651 $auto$alumacc.cc:474:replace_alu$7320.C[27]
.sym 72653 $auto$alumacc.cc:474:replace_alu$7320.C[29]
.sym 72654 $false
.sym 72655 $false
.sym 72656 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[28]
.sym 72657 $auto$alumacc.cc:474:replace_alu$7320.C[28]
.sym 72659 $auto$alumacc.cc:474:replace_alu$7320.C[30]
.sym 72660 $false
.sym 72661 $false
.sym 72662 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[29]
.sym 72663 $auto$alumacc.cc:474:replace_alu$7320.C[29]
.sym 72665 $auto$alumacc.cc:474:replace_alu$7320.C[31]
.sym 72666 $false
.sym 72667 $false
.sym 72668 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[30]
.sym 72669 $auto$alumacc.cc:474:replace_alu$7320.C[30]
.sym 72672 soc.cpu.pcpi_div.outsign
.sym 72673 soc.cpu.pcpi_div.quotient[31]
.sym 72674 $false
.sym 72675 $auto$alumacc.cc:474:replace_alu$7320.C[31]
.sym 72723 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754
.sym 72909 soc.spimemio.xfer_io3_90
.sym 72911 soc.spimemio.xfer_io0_90
.sym 72912 soc.spimemio.xfer_io2_90
.sym 72913 soc.spimemio.xfer_io1_90
.sym 73016 soc.spimemio.xfer.xfer_ddr_q
.sym 73017 soc.spimemio.xfer.fetch
.sym 73018 soc.spimemio.xfer.next_fetch
.sym 73019 soc.spimemio.xfer.last_fetch
.sym 73022 $false
.sym 73023 $false
.sym 73024 soc.spimemio.xfer.obuffer[6]
.sym 73025 soc.spimemio.xfer.xfer_qspi
.sym 73028 $false
.sym 73029 $false
.sym 73030 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73031 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_
.sym 73034 $false
.sym 73035 $false
.sym 73036 soc.spimemio.xfer.obuffer[7]
.sym 73037 soc.spimemio.xfer.xfer_qspi
.sym 73046 $false
.sym 73047 $false
.sym 73048 soc.spimemio.xfer.xfer_ddr
.sym 73049 soc.spimemio.xfer.fetch
.sym 73052 soc.spimemio.xfer.next_fetch
.sym 73053 $false
.sym 73054 $false
.sym 73055 $false
.sym 73062 $true
.sym 73063 clk_16mhz$2$2
.sym 73064 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 73065 $abc$61060$new_n4535_
.sym 73066 $abc$61060$new_n4534_
.sym 73071 $abc$61060$new_n4445_
.sym 73139 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 73140 flash_io1_di
.sym 73141 soc.spimemio.xfer.ibuffer[0]
.sym 73142 soc.spimemio.xfer.flash_clk
.sym 73145 $false
.sym 73146 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73147 soc.spimemio.xfer.flash_clk
.sym 73148 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 73151 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 73152 flash_io0_di
.sym 73153 flash_io1_di
.sym 73154 soc.spimemio.xfer.flash_clk
.sym 73163 $false
.sym 73164 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73165 soc.spimemio.xfer.flash_clk
.sym 73166 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 73169 $false
.sym 73170 $false
.sym 73171 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 73172 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73175 $false
.sym 73176 $abc$61060$new_n8190_
.sym 73177 $abc$61060$new_n8191_
.sym 73178 soc.spimemio.xfer.ibuffer[0]
.sym 73181 $false
.sym 73182 $abc$61060$new_n8193_
.sym 73183 $abc$61060$new_n8194_
.sym 73184 soc.spimemio.xfer.ibuffer[1]
.sym 73185 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376
.sym 73186 clk_16mhz$2$2
.sym 73187 $false
.sym 73188 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_
.sym 73189 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_
.sym 73190 $abc$61060$new_n8203_
.sym 73191 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_
.sym 73192 $abc$61060$new_n6632_
.sym 73193 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_
.sym 73194 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][2]_new_inv_
.sym 73195 soc.cpu.instr_lbu
.sym 73262 $abc$61060$new_n6425_
.sym 73263 soc.spimemio.xfer.ibuffer[1]
.sym 73264 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 73265 soc.spimemio.xfer.flash_clk
.sym 73274 flash_io2_di
.sym 73275 soc.spimemio.xfer.xfer_qspi
.sym 73276 soc.spimemio.xfer.flash_clk
.sym 73277 soc.spimemio.xfer.xfer_ddr
.sym 73292 flash_io3_di
.sym 73293 soc.spimemio.xfer.xfer_qspi
.sym 73294 soc.spimemio.xfer.flash_clk
.sym 73295 soc.spimemio.xfer.xfer_ddr
.sym 73304 $abc$61060$new_n6430_
.sym 73305 soc.spimemio.xfer.ibuffer[2]
.sym 73306 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 73307 soc.spimemio.xfer.flash_clk
.sym 73311 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][2]_new_inv_
.sym 73312 $abc$61060$new_n6810_
.sym 73313 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][6]_new_inv_
.sym 73314 $abc$61060$new_n6714_
.sym 73315 $abc$61060$new_n6768_
.sym 73316 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_
.sym 73317 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][6]_new_inv_
.sym 73318 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_
.sym 73385 $false
.sym 73386 soc.cpu.reg_op2[1]
.sym 73387 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_
.sym 73388 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_
.sym 73391 $false
.sym 73392 soc.cpu.reg_op2[0]
.sym 73393 soc.cpu.reg_op1[11]
.sym 73394 soc.cpu.reg_op1[10]
.sym 73397 $false
.sym 73398 soc.cpu.reg_op2[1]
.sym 73399 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_
.sym 73400 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_
.sym 73403 $false
.sym 73404 soc.cpu.reg_op2[1]
.sym 73405 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_
.sym 73406 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_
.sym 73409 $false
.sym 73410 soc.cpu.reg_op2[0]
.sym 73411 soc.cpu.reg_op1[15]
.sym 73412 soc.cpu.reg_op1[14]
.sym 73415 $false
.sym 73416 soc.cpu.reg_op2[0]
.sym 73417 soc.cpu.reg_op1[13]
.sym 73418 soc.cpu.reg_op1[12]
.sym 73421 $false
.sym 73422 soc.cpu.reg_op2[1]
.sym 73423 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_
.sym 73424 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_
.sym 73427 $false
.sym 73428 soc.cpu.reg_op2[0]
.sym 73429 soc.cpu.reg_op1[9]
.sym 73430 soc.cpu.reg_op1[8]
.sym 73434 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_
.sym 73435 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_
.sym 73436 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_
.sym 73437 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_
.sym 73438 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_
.sym 73439 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][4]_new_
.sym 73440 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_
.sym 73441 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_
.sym 73508 $false
.sym 73509 soc.cpu.reg_op2[2]
.sym 73510 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_
.sym 73511 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.sym 73514 $false
.sym 73515 soc.cpu.reg_op2[1]
.sym 73516 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_
.sym 73517 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_
.sym 73520 $false
.sym 73521 soc.cpu.reg_op2[0]
.sym 73522 soc.cpu.reg_op1[21]
.sym 73523 soc.cpu.reg_op1[20]
.sym 73526 soc.ram_ready
.sym 73527 $abc$61060$new_n4101_
.sym 73528 flash_io0_di
.sym 73529 $abc$61060$new_n3984_
.sym 73532 $false
.sym 73533 soc.cpu.reg_op2[2]
.sym 73534 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_
.sym 73535 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.sym 73538 $false
.sym 73539 soc.cpu.reg_op2[0]
.sym 73540 soc.cpu.reg_op1[17]
.sym 73541 soc.cpu.reg_op1[16]
.sym 73544 $false
.sym 73545 soc.cpu.reg_op2[1]
.sym 73546 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_
.sym 73547 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_
.sym 73550 $false
.sym 73551 soc.cpu.reg_op2[0]
.sym 73552 soc.cpu.reg_op1[19]
.sym 73553 soc.cpu.reg_op1[18]
.sym 73557 $abc$61060$new_n6549_
.sym 73558 $abc$61060$new_n6548_
.sym 73559 $abc$61060$new_n6547_
.sym 73560 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_
.sym 73561 $abc$61060$new_n6550_
.sym 73562 $abc$61060$new_n6741_
.sym 73563 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_
.sym 73564 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_
.sym 73631 soc.ram_ready
.sym 73632 $abc$61060$new_n4310_
.sym 73633 flash_io2_di
.sym 73634 $abc$61060$new_n3984_
.sym 73637 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[21]
.sym 73638 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73639 soc.cpu.cpu_state[4]
.sym 73640 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73649 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[2]
.sym 73650 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73651 soc.cpu.cpu_state[4]
.sym 73652 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73655 $false
.sym 73656 soc.cpu.reg_op2[0]
.sym 73657 soc.cpu.reg_op1[27]
.sym 73658 soc.cpu.reg_op1[26]
.sym 73661 $abc$61060$new_n4054_
.sym 73662 soc.spimemio.valid
.sym 73663 soc.memory.rdata[2]
.sym 73664 soc.ram_ready
.sym 73667 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[25]
.sym 73668 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73669 soc.cpu.cpu_state[4]
.sym 73670 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73673 soc.spimemio.xfer.ibuffer[1]
.sym 73674 $false
.sym 73675 $false
.sym 73676 $false
.sym 73677 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 73678 clk_16mhz$2$2
.sym 73679 $false
.sym 73681 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[1]
.sym 73682 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[2]
.sym 73683 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[3]
.sym 73684 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[4]
.sym 73685 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[5]
.sym 73686 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[6]
.sym 73687 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[7]
.sym 73754 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[23]
.sym 73755 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73756 soc.cpu.cpu_state[4]
.sym 73757 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73760 $false
.sym 73761 $false
.sym 73762 soc.cpu.cpu_state[2]
.sym 73763 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[29]_new_inv_
.sym 73766 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[29]
.sym 73767 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73768 soc.cpu.cpu_state[4]
.sym 73769 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73772 $false
.sym 73773 $false
.sym 73774 soc.cpu.cpu_state[2]
.sym 73775 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[9]_new_inv_
.sym 73778 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[9]
.sym 73779 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73780 soc.cpu.cpu_state[4]
.sym 73781 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73784 $abc$61060$new_n4645_
.sym 73785 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.sym 73786 $abc$61060$new_n4649_
.sym 73787 soc.cpu.reg_op1[29]
.sym 73790 $abc$61060$new_n4847_
.sym 73791 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.sym 73792 $abc$61060$new_n4649_
.sym 73793 soc.cpu.reg_op1[23]
.sym 73796 $abc$61060$new_n4748_
.sym 73797 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 73798 $abc$61060$new_n4649_
.sym 73799 soc.cpu.reg_op1[9]
.sym 73800 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 73801 clk_16mhz$2$2
.sym 73802 $false
.sym 73803 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[8]
.sym 73804 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[9]
.sym 73805 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[10]
.sym 73806 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[11]
.sym 73807 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[12]
.sym 73808 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[13]
.sym 73809 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[14]
.sym 73810 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[15]
.sym 73877 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[30]
.sym 73878 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73879 soc.cpu.cpu_state[4]
.sym 73880 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73883 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[8]
.sym 73884 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73885 soc.cpu.cpu_state[4]
.sym 73886 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73889 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[11]
.sym 73890 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 73891 soc.cpu.cpu_state[4]
.sym 73892 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 73895 soc.cpu.is_lui_auipc_jal
.sym 73896 soc.cpu.cpuregs_rs1[22]
.sym 73897 soc.cpu.reg_pc[22]
.sym 73898 soc.cpu.instr_lui
.sym 73901 $abc$61060$new_n4730_
.sym 73902 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[11]_new_
.sym 73903 $abc$61060$new_n4649_
.sym 73904 soc.cpu.reg_op1[11]
.sym 73907 $abc$61060$new_n4755_
.sym 73908 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.sym 73909 $abc$61060$new_n4649_
.sym 73910 soc.cpu.reg_op1[8]
.sym 73913 $abc$61060$new_n4872_
.sym 73914 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.sym 73915 $abc$61060$new_n4649_
.sym 73916 soc.cpu.reg_op1[30]
.sym 73919 $abc$61060$new_n4723_
.sym 73920 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.sym 73921 $abc$61060$new_n4649_
.sym 73922 soc.cpu.reg_op1[12]
.sym 73923 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 73924 clk_16mhz$2$2
.sym 73925 $false
.sym 73926 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[16]
.sym 73927 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[17]
.sym 73928 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[18]
.sym 73929 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[19]
.sym 73930 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[20]
.sym 73931 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[21]
.sym 73932 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[22]
.sym 73933 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[23]
.sym 74000 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 74001 soc.cpu.latched_stalu
.sym 74002 soc.cpu.alu_out_q[8]
.sym 74003 soc.cpu.reg_out[8]
.sym 74006 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[19]
.sym 74007 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 74008 soc.cpu.cpu_state[4]
.sym 74009 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 74012 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[27]
.sym 74013 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 74014 soc.cpu.cpu_state[4]
.sym 74015 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 74018 soc.cpu.is_lui_auipc_jal
.sym 74019 soc.cpu.cpuregs_rs1[27]
.sym 74020 soc.cpu.reg_pc[27]
.sym 74021 soc.cpu.instr_lui
.sym 74024 $false
.sym 74025 $false
.sym 74026 soc.cpu.cpu_state[2]
.sym 74027 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[12]_new_inv_
.sym 74030 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[17]
.sym 74031 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 74032 soc.cpu.cpu_state[4]
.sym 74033 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 74036 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[31]
.sym 74037 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 74038 soc.cpu.cpu_state[4]
.sym 74039 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 74042 $false
.sym 74043 resetn$2
.sym 74044 soc.cpu.mem_wstrb[1]
.sym 74045 $abc$61060$new_n3984_
.sym 74049 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[24]
.sym 74050 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[25]
.sym 74051 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[26]
.sym 74052 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[27]
.sym 74053 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[28]
.sym 74054 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[29]
.sym 74055 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[30]
.sym 74056 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[31]
.sym 74085 $false
.sym 74122 $auto$alumacc.cc:474:replace_alu$7270.C[1]
.sym 74124 soc.cpu.reg_pc[0]
.sym 74125 soc.cpu.decoded_imm[0]
.sym 74128 $auto$alumacc.cc:474:replace_alu$7270.C[2]
.sym 74129 $false
.sym 74130 soc.cpu.reg_pc[1]
.sym 74131 soc.cpu.decoded_imm[1]
.sym 74132 $auto$alumacc.cc:474:replace_alu$7270.C[1]
.sym 74134 $auto$alumacc.cc:474:replace_alu$7270.C[3]
.sym 74135 $false
.sym 74136 soc.cpu.reg_pc[2]
.sym 74137 soc.cpu.decoded_imm[2]
.sym 74138 $auto$alumacc.cc:474:replace_alu$7270.C[2]
.sym 74140 $auto$alumacc.cc:474:replace_alu$7270.C[4]
.sym 74141 $false
.sym 74142 soc.cpu.reg_pc[3]
.sym 74143 soc.cpu.decoded_imm[3]
.sym 74144 $auto$alumacc.cc:474:replace_alu$7270.C[3]
.sym 74146 $auto$alumacc.cc:474:replace_alu$7270.C[5]
.sym 74147 $false
.sym 74148 soc.cpu.reg_pc[4]
.sym 74149 soc.cpu.decoded_imm[4]
.sym 74150 $auto$alumacc.cc:474:replace_alu$7270.C[4]
.sym 74152 $auto$alumacc.cc:474:replace_alu$7270.C[6]
.sym 74153 $false
.sym 74154 soc.cpu.reg_pc[5]
.sym 74155 soc.cpu.decoded_imm[5]
.sym 74156 $auto$alumacc.cc:474:replace_alu$7270.C[5]
.sym 74158 $auto$alumacc.cc:474:replace_alu$7270.C[7]
.sym 74159 $false
.sym 74160 soc.cpu.reg_pc[6]
.sym 74161 soc.cpu.decoded_imm[6]
.sym 74162 $auto$alumacc.cc:474:replace_alu$7270.C[6]
.sym 74164 $auto$alumacc.cc:474:replace_alu$7270.C[8]
.sym 74165 $false
.sym 74166 soc.cpu.reg_pc[7]
.sym 74167 soc.cpu.decoded_imm[7]
.sym 74168 $auto$alumacc.cc:474:replace_alu$7270.C[7]
.sym 74172 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 74173 $abc$61060$new_n4832_
.sym 74174 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[11]_new_inv_
.sym 74175 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[11]_new_
.sym 74176 $abc$61060$new_n4782_
.sym 74177 soc.cpu.reg_op1[4]
.sym 74178 soc.cpu.reg_op1[19]
.sym 74179 soc.cpu.reg_op1[26]
.sym 74208 $auto$alumacc.cc:474:replace_alu$7270.C[8]
.sym 74245 $auto$alumacc.cc:474:replace_alu$7270.C[9]
.sym 74246 $false
.sym 74247 soc.cpu.reg_pc[8]
.sym 74248 soc.cpu.decoded_imm[8]
.sym 74249 $auto$alumacc.cc:474:replace_alu$7270.C[8]
.sym 74251 $auto$alumacc.cc:474:replace_alu$7270.C[10]
.sym 74252 $false
.sym 74253 soc.cpu.reg_pc[9]
.sym 74254 soc.cpu.decoded_imm[9]
.sym 74255 $auto$alumacc.cc:474:replace_alu$7270.C[9]
.sym 74257 $auto$alumacc.cc:474:replace_alu$7270.C[11]
.sym 74258 $false
.sym 74259 soc.cpu.reg_pc[10]
.sym 74260 soc.cpu.decoded_imm[10]
.sym 74261 $auto$alumacc.cc:474:replace_alu$7270.C[10]
.sym 74263 $auto$alumacc.cc:474:replace_alu$7270.C[12]
.sym 74264 $false
.sym 74265 soc.cpu.reg_pc[11]
.sym 74266 soc.cpu.decoded_imm[11]
.sym 74267 $auto$alumacc.cc:474:replace_alu$7270.C[11]
.sym 74269 $auto$alumacc.cc:474:replace_alu$7270.C[13]
.sym 74270 $false
.sym 74271 soc.cpu.reg_pc[12]
.sym 74272 soc.cpu.decoded_imm[12]
.sym 74273 $auto$alumacc.cc:474:replace_alu$7270.C[12]
.sym 74275 $auto$alumacc.cc:474:replace_alu$7270.C[14]
.sym 74276 $false
.sym 74277 soc.cpu.reg_pc[13]
.sym 74278 soc.cpu.decoded_imm[13]
.sym 74279 $auto$alumacc.cc:474:replace_alu$7270.C[13]
.sym 74281 $auto$alumacc.cc:474:replace_alu$7270.C[15]
.sym 74282 $false
.sym 74283 soc.cpu.reg_pc[14]
.sym 74284 soc.cpu.decoded_imm[14]
.sym 74285 $auto$alumacc.cc:474:replace_alu$7270.C[14]
.sym 74287 $auto$alumacc.cc:474:replace_alu$7270.C[16]
.sym 74288 $false
.sym 74289 soc.cpu.reg_pc[15]
.sym 74290 soc.cpu.decoded_imm[15]
.sym 74291 $auto$alumacc.cc:474:replace_alu$7270.C[15]
.sym 74295 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.sym 74296 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[26]_new_inv_
.sym 74297 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 74298 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37273
.sym 74299 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.sym 74300 soc.cpu.reg_op2[25]
.sym 74301 soc.cpu.reg_op2[26]
.sym 74302 soc.cpu.reg_op2[16]
.sym 74331 $auto$alumacc.cc:474:replace_alu$7270.C[16]
.sym 74368 $auto$alumacc.cc:474:replace_alu$7270.C[17]
.sym 74369 $false
.sym 74370 soc.cpu.reg_pc[16]
.sym 74371 soc.cpu.decoded_imm[16]
.sym 74372 $auto$alumacc.cc:474:replace_alu$7270.C[16]
.sym 74374 $auto$alumacc.cc:474:replace_alu$7270.C[18]
.sym 74375 $false
.sym 74376 soc.cpu.reg_pc[17]
.sym 74377 soc.cpu.decoded_imm[17]
.sym 74378 $auto$alumacc.cc:474:replace_alu$7270.C[17]
.sym 74380 $auto$alumacc.cc:474:replace_alu$7270.C[19]
.sym 74381 $false
.sym 74382 soc.cpu.reg_pc[18]
.sym 74383 soc.cpu.decoded_imm[18]
.sym 74384 $auto$alumacc.cc:474:replace_alu$7270.C[18]
.sym 74386 $auto$alumacc.cc:474:replace_alu$7270.C[20]
.sym 74387 $false
.sym 74388 soc.cpu.reg_pc[19]
.sym 74389 soc.cpu.decoded_imm[19]
.sym 74390 $auto$alumacc.cc:474:replace_alu$7270.C[19]
.sym 74392 $auto$alumacc.cc:474:replace_alu$7270.C[21]
.sym 74393 $false
.sym 74394 soc.cpu.reg_pc[20]
.sym 74395 soc.cpu.decoded_imm[20]
.sym 74396 $auto$alumacc.cc:474:replace_alu$7270.C[20]
.sym 74398 $auto$alumacc.cc:474:replace_alu$7270.C[22]
.sym 74399 $false
.sym 74400 soc.cpu.reg_pc[21]
.sym 74401 soc.cpu.decoded_imm[21]
.sym 74402 $auto$alumacc.cc:474:replace_alu$7270.C[21]
.sym 74404 $auto$alumacc.cc:474:replace_alu$7270.C[23]
.sym 74405 $false
.sym 74406 soc.cpu.reg_pc[22]
.sym 74407 soc.cpu.decoded_imm[22]
.sym 74408 $auto$alumacc.cc:474:replace_alu$7270.C[22]
.sym 74410 $auto$alumacc.cc:474:replace_alu$7270.C[24]
.sym 74411 $false
.sym 74412 soc.cpu.reg_pc[23]
.sym 74413 soc.cpu.decoded_imm[23]
.sym 74414 $auto$alumacc.cc:474:replace_alu$7270.C[23]
.sym 74418 $abc$61060$new_n4458_
.sym 74419 soc.cpu.cpuregs.wdata[23]
.sym 74420 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 74421 $abc$61060$new_n5738_
.sym 74422 $abc$61060$new_n5726_
.sym 74423 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 74424 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.sym 74425 soc.simpleuart.cfg_divider[17]
.sym 74454 $auto$alumacc.cc:474:replace_alu$7270.C[24]
.sym 74491 $auto$alumacc.cc:474:replace_alu$7270.C[25]
.sym 74492 $false
.sym 74493 soc.cpu.reg_pc[24]
.sym 74494 soc.cpu.decoded_imm[24]
.sym 74495 $auto$alumacc.cc:474:replace_alu$7270.C[24]
.sym 74497 $auto$alumacc.cc:474:replace_alu$7270.C[26]
.sym 74498 $false
.sym 74499 soc.cpu.reg_pc[25]
.sym 74500 soc.cpu.decoded_imm[25]
.sym 74501 $auto$alumacc.cc:474:replace_alu$7270.C[25]
.sym 74503 $auto$alumacc.cc:474:replace_alu$7270.C[27]
.sym 74504 $false
.sym 74505 soc.cpu.reg_pc[26]
.sym 74506 soc.cpu.decoded_imm[26]
.sym 74507 $auto$alumacc.cc:474:replace_alu$7270.C[26]
.sym 74509 $auto$alumacc.cc:474:replace_alu$7270.C[28]
.sym 74510 $false
.sym 74511 soc.cpu.reg_pc[27]
.sym 74512 soc.cpu.decoded_imm[27]
.sym 74513 $auto$alumacc.cc:474:replace_alu$7270.C[27]
.sym 74515 $auto$alumacc.cc:474:replace_alu$7270.C[29]
.sym 74516 $false
.sym 74517 soc.cpu.reg_pc[28]
.sym 74518 soc.cpu.decoded_imm[28]
.sym 74519 $auto$alumacc.cc:474:replace_alu$7270.C[28]
.sym 74521 $auto$alumacc.cc:474:replace_alu$7270.C[30]
.sym 74522 $false
.sym 74523 soc.cpu.reg_pc[29]
.sym 74524 soc.cpu.decoded_imm[29]
.sym 74525 $auto$alumacc.cc:474:replace_alu$7270.C[29]
.sym 74527 $auto$alumacc.cc:474:replace_alu$7270.C[31]
.sym 74528 $false
.sym 74529 soc.cpu.reg_pc[30]
.sym 74530 soc.cpu.decoded_imm[30]
.sym 74531 $auto$alumacc.cc:474:replace_alu$7270.C[30]
.sym 74534 $false
.sym 74535 soc.cpu.reg_pc[31]
.sym 74536 soc.cpu.decoded_imm[31]
.sym 74537 $auto$alumacc.cc:474:replace_alu$7270.C[31]
.sym 74541 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 74542 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 74543 $abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.sym 74544 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.sym 74545 $abc$61060$new_n4447_
.sym 74546 soc.spimemio.rdata[11]
.sym 74547 soc.spimemio.rdata[27]
.sym 74548 soc.spimemio.rdata[26]
.sym 74615 $abc$61060$new_n4270_
.sym 74616 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 74617 soc.spimemio.rdata[25]
.sym 74618 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[25]_new_
.sym 74621 $false
.sym 74622 $abc$61060$new_n5790_
.sym 74623 soc.cpu.reg_next_pc[30]
.sym 74624 $abc$61060$new_n5666_
.sym 74627 $false
.sym 74628 $abc$61060$new_n7034_
.sym 74629 soc.cpu.decoded_imm[17]
.sym 74630 $abc$61060$new_n6995_
.sym 74633 $false
.sym 74634 $abc$61060$new_n7036_
.sym 74635 soc.cpu.decoded_imm[18]
.sym 74636 $abc$61060$new_n6995_
.sym 74639 $false
.sym 74640 $abc$61060$new_n7042_
.sym 74641 soc.cpu.decoded_imm[21]
.sym 74642 $abc$61060$new_n6995_
.sym 74645 $false
.sym 74646 $abc$61060$new_n7060_
.sym 74647 soc.cpu.decoded_imm[30]
.sym 74648 $abc$61060$new_n6995_
.sym 74651 $false
.sym 74652 $abc$61060$new_n7038_
.sym 74653 soc.cpu.decoded_imm[19]
.sym 74654 $abc$61060$new_n6995_
.sym 74657 $false
.sym 74658 $abc$61060$new_n7012_
.sym 74659 soc.cpu.decoded_imm[6]
.sym 74660 $abc$61060$new_n6995_
.sym 74661 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 74662 clk_16mhz$2$2
.sym 74663 $false
.sym 74664 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 74665 $abc$61060$new_n5770_
.sym 74666 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[1]
.sym 74667 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 74668 $abc$61060$new_n5786_
.sym 74669 soc.cpu.reg_pc[25]
.sym 74670 soc.cpu.reg_next_pc[1]
.sym 74671 soc.cpu.reg_pc[29]
.sym 74738 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 74739 $abc$61060$new_n5667_
.sym 74740 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_
.sym 74741 soc.cpu.reg_next_pc[1]
.sym 74744 $false
.sym 74745 $false
.sym 74746 soc.cpu.reg_next_pc[0]
.sym 74747 $abc$61060$new_n5666_
.sym 74750 $false
.sym 74751 $false
.sym 74752 $abc$61060$new_n5667_
.sym 74753 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 74756 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 74757 $false
.sym 74758 $false
.sym 74759 $false
.sym 74762 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 74763 $false
.sym 74764 $false
.sym 74765 $false
.sym 74768 $abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.sym 74769 $false
.sym 74770 $false
.sym 74771 $false
.sym 74774 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 74775 $false
.sym 74776 $false
.sym 74777 $false
.sym 74780 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 74781 soc.cpu.decoded_imm_uj[0]
.sym 74782 $abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.sym 74783 $false
.sym 74784 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 74785 clk_16mhz$2$2
.sym 74786 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 74787 $abc$61060$new_n4675_
.sym 74788 $abc$61060$new_n4760_
.sym 74789 $abc$61060$new_n4753_
.sym 74790 soc.cpu.decoded_imm[13]
.sym 74791 soc.cpu.decoded_imm[27]
.sym 74792 soc.cpu.decoded_imm[7]
.sym 74793 soc.cpu.decoded_imm[12]
.sym 74794 soc.cpu.decoded_imm[4]
.sym 74861 $abc$61060$new_n4398_
.sym 74862 $abc$61060$new_n4397_
.sym 74863 $abc$61060$new_n4394_
.sym 74864 $abc$61060$new_n4395_
.sym 74867 $false
.sym 74868 soc.cpu.is_lui_auipc_jal
.sym 74869 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 74870 soc.cpu.is_slli_srli_srai
.sym 74873 $false
.sym 74874 $false
.sym 74875 soc.cpu.irq_state[0]
.sym 74876 soc.cpu.latched_branch
.sym 74879 $false
.sym 74880 soc.cpu.is_lui_auipc_jal
.sym 74881 soc.cpu.is_slli_srli_srai
.sym 74882 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 74891 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 74892 $abc$61060$new_n4054_
.sym 74893 soc.spimemio.valid
.sym 74894 soc.spimemio.rdata[31]
.sym 74903 soc.cpu.instr_jalr
.sym 74904 soc.cpu.is_alu_reg_imm
.sym 74905 soc.cpu.mem_rdata_q[12]
.sym 74906 soc.cpu.mem_rdata_q[13]
.sym 74907 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 74908 clk_16mhz$2$2
.sym 74909 $false
.sym 74910 $abc$61060$new_n4684_
.sym 74911 $abc$61060$new_n4767_
.sym 74912 soc.cpu.decoded_imm[11]
.sym 74913 soc.cpu.decoded_imm[20]
.sym 74914 soc.cpu.decoded_imm[25]
.sym 74915 soc.cpu.decoded_imm[8]
.sym 74916 soc.cpu.decoded_imm[15]
.sym 74917 soc.cpu.decoded_imm[2]
.sym 74984 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18747[7]_new_inv_
.sym 74985 soc.cpu.mem_rdata_q[31]
.sym 74986 soc.cpu.mem_rdata_q[25]
.sym 74987 soc.cpu.mem_rdata_q[28]
.sym 74990 soc.cpu.mem_rdata_q[7]
.sym 74991 soc.cpu.is_sb_sh_sw
.sym 74992 soc.cpu.decoded_imm_uj[0]
.sym 74993 soc.cpu.instr_jal
.sym 74996 $false
.sym 74997 $false
.sym 74998 soc.cpu.cpu_state[2]
.sym 74999 resetn$2
.sym 75008 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 75009 soc.cpu.mem_rdata_q[20]
.sym 75010 soc.cpu.instr_auipc
.sym 75011 soc.cpu.instr_lui
.sym 75014 $false
.sym 75015 $abc$61060$new_n5322_
.sym 75016 soc.cpu.mem_rdata_q[30]
.sym 75017 soc.cpu.mem_rdata_q[29]
.sym 75020 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 75021 soc.cpu.mem_rdata_q[15]
.sym 75022 soc.cpu.instr_auipc
.sym 75023 soc.cpu.instr_lui
.sym 75026 $false
.sym 75027 $abc$61060$new_n4820_
.sym 75028 soc.cpu.mem_rdata_q[20]
.sym 75029 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 75030 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 75031 clk_16mhz$2$2
.sym 75032 $false
.sym 75033 $abc$61060$new_n4668_
.sym 75034 soc.cpu.decoded_imm[3]
.sym 75035 soc.cpu.decoded_imm[22]
.sym 75036 soc.cpu.decoded_imm[1]
.sym 75037 soc.cpu.decoded_imm[17]
.sym 75038 soc.cpu.decoded_imm[28]
.sym 75039 soc.cpu.decoded_imm[18]
.sym 75040 soc.cpu.decoded_imm[16]
.sym 75107 $false
.sym 75108 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25286[0]_new_
.sym 75109 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 75110 soc.cpu.mem_rdata_q[24]
.sym 75113 $false
.sym 75114 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25304[0]_new_
.sym 75115 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 75116 soc.cpu.mem_rdata_q[22]
.sym 75119 $false
.sym 75120 soc.cpu.mem_rdata_q[11]
.sym 75121 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 75122 soc.cpu.is_sb_sh_sw
.sym 75125 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 75126 soc.cpu.mem_rdata_q[17]
.sym 75127 soc.cpu.instr_auipc
.sym 75128 soc.cpu.instr_lui
.sym 75131 $false
.sym 75132 soc.cpu.mem_rdata_q[31]
.sym 75133 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 75134 soc.cpu.is_sb_sh_sw
.sym 75137 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 75138 soc.cpu.mem_rdata_q[22]
.sym 75139 soc.cpu.instr_auipc
.sym 75140 soc.cpu.instr_lui
.sym 75143 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 75144 soc.cpu.mem_rdata_q[16]
.sym 75145 soc.cpu.instr_auipc
.sym 75146 soc.cpu.instr_lui
.sym 75149 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 75150 soc.cpu.mem_rdata_q[18]
.sym 75151 soc.cpu.instr_auipc
.sym 75152 soc.cpu.instr_lui
.sym 75156 $abc$61060$new_n4435_
.sym 75157 $abc$61060$new_n5632_
.sym 75158 soc.cpu.decoded_imm_uj[19]
.sym 75159 soc.cpu.decoded_imm_uj[17]
.sym 75160 soc.cpu.decoded_imm_uj[16]
.sym 75161 soc.cpu.decoded_imm_uj[8]
.sym 75162 soc.cpu.decoded_imm_uj[18]
.sym 75163 soc.cpu.decoded_imm_uj[11]
.sym 75230 $false
.sym 75231 soc.cpu.mem_xfer
.sym 75232 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 75233 soc.cpu.mem_rdata_q[8]
.sym 75236 $false
.sym 75237 $false
.sym 75238 $abc$61060$new_n4054_
.sym 75239 soc.spimemio.valid
.sym 75242 $false
.sym 75243 soc.cpu.mem_xfer
.sym 75244 $abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.sym 75245 soc.cpu.mem_rdata_q[11]
.sym 75248 $false
.sym 75249 soc.cpu.mem_rdata_q[9]
.sym 75250 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 75251 soc.cpu.is_sb_sh_sw
.sym 75254 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 75255 $false
.sym 75256 $false
.sym 75257 $false
.sym 75260 $false
.sym 75261 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 75262 $abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 75263 soc.cpu.mem_rdata_latched[4]
.sym 75266 $false
.sym 75267 $false
.sym 75268 $false
.sym 75269 $false
.sym 75276 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 75277 clk_16mhz$2$2
.sym 75278 $false
.sym 75279 $abc$61060$new_n4577_
.sym 75280 $abc$61060$new_n4451_
.sym 75281 $abc$61060$new_n5395_
.sym 75282 $abc$61060$new_n4507_
.sym 75283 $abc$61060$new_n4500_
.sym 75284 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 75285 gpio[11]
.sym 75286 gpio[10]
.sym 75353 $abc$61060$new_n4081_
.sym 75354 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 75355 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 75356 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 75359 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 75360 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 75361 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 75362 $abc$61060$new_n4622_
.sym 75365 $false
.sym 75366 soc.cpu.mem_la_secondword
.sym 75367 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 75368 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 75371 $false
.sym 75372 $false
.sym 75373 $abc$61060$new_n4611_
.sym 75374 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 75377 $false
.sym 75378 $false
.sym 75379 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 75380 $abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 75383 $false
.sym 75384 $abc$61060$new_n4570_
.sym 75385 $abc$61060$new_n4081_
.sym 75386 soc.cpu.mem_16bit_buffer[8]
.sym 75389 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 75390 soc.cpu.decoded_rs1[4]
.sym 75391 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_
.sym 75392 $abc$61060$new_n4610_
.sym 75395 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 75396 $false
.sym 75397 $false
.sym 75398 $false
.sym 75399 $true
.sym 75400 clk_16mhz$2$2
.sym 75401 $false
.sym 75402 $abc$61060$new_n4579_
.sym 75403 $abc$61060$new_n5394_
.sym 75404 $abc$61060$new_n4609_
.sym 75405 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12402
.sym 75406 $abc$61060$new_n4574_
.sym 75407 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 75408 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 75409 soc.cpu.decoded_rs1[5]
.sym 75476 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 75477 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 75478 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 75479 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25786[0]_new_inv_
.sym 75482 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 75483 $abc$61060$new_n4609_
.sym 75484 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 75485 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 75488 $abc$61060$new_n4081_
.sym 75489 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 75490 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 75491 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_
.sym 75494 $false
.sym 75495 soc.cpu.mem_la_secondword
.sym 75496 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 75497 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_
.sym 75500 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 75501 $abc$61060$new_n8125_
.sym 75502 $abc$61060$new_n4594_
.sym 75503 $abc$61060$new_n4547_
.sym 75506 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 75507 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25786[0]_new_inv_
.sym 75508 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 75509 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 75512 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 75513 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 75514 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25786[0]_new_inv_
.sym 75515 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 75518 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 75519 soc.cpu.decoded_rs1[1]
.sym 75520 $abc$61060$new_n4602_
.sym 75521 $abc$61060$new_n4598_
.sym 75525 $abc$61060$new_n4594_
.sym 75526 $abc$61060$new_n4595_
.sym 75527 $abc$61060$new_n4549_
.sym 75528 $abc$61060$new_n4470_
.sym 75529 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_
.sym 75530 $abc$61060$new_n4465_
.sym 75531 $abc$61060$new_n4603_
.sym 75532 $abc$61060$new_n4618_
.sym 75599 soc.cpu.mem_xfer
.sym 75600 soc.cpu.mem_la_secondword
.sym 75601 soc.cpu.mem_rdata[31]
.sym 75602 soc.cpu.mem_rdata_q[31]
.sym 75605 $false
.sym 75606 $false
.sym 75607 $abc$61060$new_n4582_
.sym 75608 $abc$61060$new_n4581_
.sym 75611 $false
.sym 75612 $false
.sym 75613 $abc$61060$new_n4584_
.sym 75614 $abc$61060$new_n4583_
.sym 75617 soc.cpu.mem_rdata_latched[6]
.sym 75618 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 75619 $abc$61060$new_n4371_
.sym 75620 soc.cpu.mem_rdata_latched[12]
.sym 75623 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13850_Y[4]_new_
.sym 75624 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13849_Y[4]_new_
.sym 75625 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 75626 $abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 75629 soc.cpu.mem_la_secondword
.sym 75630 soc.cpu.mem_xfer
.sym 75631 $abc$61060$soc.cpu.mem_rdata[15]_new_
.sym 75632 soc.cpu.mem_rdata_q[15]
.sym 75635 $false
.sym 75636 $abc$61060$new_n4371_
.sym 75637 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 75638 soc.cpu.mem_rdata_latched[12]
.sym 75641 $abc$61060$new_n4584_
.sym 75642 $abc$61060$new_n4583_
.sym 75643 $abc$61060$new_n4582_
.sym 75644 $abc$61060$new_n4581_
.sym 75648 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 75649 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25786[0]_new_inv_
.sym 75650 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 75651 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 75652 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[3]_new_
.sym 75653 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 75654 $abc$61060$new_n5510_
.sym 75655 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 75722 $false
.sym 75723 soc.cpu.mem_xfer
.sym 75724 $abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 75725 soc.cpu.mem_rdata_q[19]
.sym 75728 $abc$61060$new_n5480_
.sym 75729 $abc$61060$new_n4465_
.sym 75730 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 75731 soc.cpu.mem_xfer
.sym 75734 $false
.sym 75735 $false
.sym 75736 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 75737 $abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 75740 $false
.sym 75741 $false
.sym 75742 soc.cpu.mem_rdata_q[11]
.sym 75743 soc.cpu.mem_xfer
.sym 75746 soc.cpu.mem_xfer
.sym 75747 $abc$61060$new_n5431_
.sym 75748 $abc$61060$new_n5432_
.sym 75749 $abc$61060$new_n5509_
.sym 75752 $abc$61060$new_n5512_
.sym 75753 $abc$61060$new_n5498_
.sym 75754 $abc$61060$new_n5508_
.sym 75755 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 75758 $abc$61060$new_n5463_
.sym 75759 $abc$61060$new_n5476_
.sym 75760 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[4]_new_inv_
.sym 75761 soc.cpu.mem_rdata_latched[12]
.sym 75764 $abc$61060$new_n5510_
.sym 75765 $abc$61060$new_n5498_
.sym 75766 $abc$61060$new_n5508_
.sym 75767 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 75768 $true
.sym 75769 clk_16mhz$2$2
.sym 75770 $false
.sym 75771 $abc$61060$new_n5504_
.sym 75772 $abc$61060$techmap$techmap\soc.cpu.$procmux$5368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13906_Y_new_inv_
.sym 75773 $abc$61060$new_n5499_
.sym 75774 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 75775 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_
.sym 75776 $abc$61060$new_n5498_
.sym 75777 $abc$61060$techmap\soc.cpu.$procmux$5207_Y_new_inv_
.sym 75778 soc.cpu.mem_rdata_q[9]
.sym 75845 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[0]_new_inv_
.sym 75846 $abc$61060$new_n5431_
.sym 75847 $abc$61060$new_n8176_
.sym 75848 $abc$61060$new_n5548_
.sym 75851 $false
.sym 75852 $abc$61060$new_n8176_
.sym 75853 $abc$61060$new_n5431_
.sym 75854 $abc$61060$new_n5548_
.sym 75857 $false
.sym 75858 soc.cpu.mem_xfer
.sym 75859 $abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 75860 soc.cpu.mem_rdata_q[22]
.sym 75863 $false
.sym 75864 soc.cpu.mem_xfer
.sym 75865 $abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 75866 soc.cpu.mem_rdata_q[21]
.sym 75869 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[1]_new_inv_
.sym 75870 $abc$61060$new_n5431_
.sym 75871 $abc$61060$new_n8176_
.sym 75872 $abc$61060$new_n5548_
.sym 75875 $false
.sym 75876 $abc$61060$new_n5566_
.sym 75877 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[2]_new_inv_
.sym 75878 $abc$61060$new_n5565_
.sym 75881 $false
.sym 75882 $false
.sym 75883 $abc$61060$new_n5563_
.sym 75884 $abc$61060$new_n5561_
.sym 75887 $false
.sym 75888 $false
.sym 75889 $abc$61060$new_n5558_
.sym 75890 $abc$61060$new_n5547_
.sym 75891 $true
.sym 75892 clk_16mhz$2$2
.sym 75893 $false
.sym 75894 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 75895 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[3]_new_inv_
.sym 75896 $abc$61060$new_n5479_
.sym 75897 $abc$61060$techmap\soc.cpu.$procmux$5249_Y_new_inv_
.sym 75898 $abc$61060$new_n5584_
.sym 75899 soc.cpu.mem_rdata_q[7]
.sym 75900 soc.cpu.mem_rdata_q[28]
.sym 75901 soc.cpu.mem_rdata_q[31]
.sym 75974 $abc$61060$new_n5476_
.sym 75975 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 75976 soc.cpu.mem_rdata_latched[2]
.sym 75977 $abc$61060$new_n5439_
.sym 75980 $false
.sym 75981 $false
.sym 75982 soc.cpu.mem_rdata_latched[12]
.sym 75983 $abc$61060$new_n5463_
.sym 75986 $abc$61060$new_n5476_
.sym 75987 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 75988 soc.cpu.mem_rdata_latched[3]
.sym 75989 $abc$61060$new_n5439_
.sym 75998 $false
.sym 75999 soc.cpu.mem_xfer
.sym 76000 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 76001 soc.cpu.mem_rdata_q[8]
.sym 76004 $false
.sym 76005 soc.cpu.mem_rdata_latched[3]
.sym 76006 $abc$61060$new_n5480_
.sym 76007 $abc$61060$new_n5432_
.sym 76010 $false
.sym 76011 $abc$61060$new_n5500_
.sym 76012 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[0]_new_inv_
.sym 76013 $abc$61060$new_n5498_
.sym 76014 $true
.sym 76015 clk_16mhz$2$2
.sym 76016 $false
.sym 76024 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 76091 soc.cpu.pcpi_div.instr_divu
.sym 76092 soc.cpu.pcpi_div.instr_div
.sym 76093 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[6]_new_inv_
.sym 76094 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[6]_new_inv_
.sym 76109 soc.cpu.pcpi_div.instr_divu
.sym 76110 soc.cpu.pcpi_div.instr_div
.sym 76111 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[1]_new_inv_
.sym 76112 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[1]_new_inv_
.sym 76121 soc.cpu.pcpi_div.instr_divu
.sym 76122 soc.cpu.pcpi_div.instr_div
.sym 76123 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[4]_new_inv_
.sym 76124 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[4]_new_inv_
.sym 76127 soc.cpu.pcpi_div.instr_divu
.sym 76128 soc.cpu.pcpi_div.instr_div
.sym 76129 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[10]_new_inv_
.sym 76130 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[10]_new_inv_
.sym 76137 $true
.sym 76138 clk_16mhz$2$2
.sym 76139 $false
.sym 76140 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[8]_new_inv_
.sym 76141 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]
.sym 76143 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[7]_new_inv_
.sym 76146 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[2]_new_inv_
.sym 76214 $false
.sym 76215 soc.cpu.pcpi_div.outsign
.sym 76216 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[1]
.sym 76217 soc.cpu.pcpi_div.quotient[1]
.sym 76232 $false
.sym 76233 $false
.sym 76234 $false
.sym 76235 soc.cpu.pcpi_div.quotient[4]
.sym 76238 $false
.sym 76239 soc.cpu.pcpi_div.outsign
.sym 76240 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[4]
.sym 76241 soc.cpu.pcpi_div.quotient[4]
.sym 76244 $false
.sym 76245 $false
.sym 76246 $false
.sym 76247 soc.cpu.pcpi_div.quotient[1]
.sym 76250 $false
.sym 76251 $false
.sym 76252 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1]
.sym 76253 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]
.sym 76256 soc.cpu.pcpi_div.instr_divu
.sym 76257 soc.cpu.pcpi_div.instr_div
.sym 76258 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[8]_new_inv_
.sym 76259 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[8]_new_inv_
.sym 76260 $true
.sym 76261 clk_16mhz$2$2
.sym 76262 $false
.sym 76265 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[13]_new_inv_
.sym 76268 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[9]_new_inv_
.sym 76269 soc.cpu.pcpi_div.quotient[12]
.sym 76270 soc.cpu.pcpi_div.quotient[7]
.sym 76337 $false
.sym 76338 soc.cpu.pcpi_div.outsign
.sym 76339 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[6]
.sym 76340 soc.cpu.pcpi_div.quotient[6]
.sym 76343 $false
.sym 76344 $false
.sym 76345 $false
.sym 76346 soc.cpu.pcpi_div.quotient[7]
.sym 76349 $false
.sym 76350 $false
.sym 76351 $false
.sym 76352 soc.cpu.pcpi_div.quotient[9]
.sym 76355 $false
.sym 76356 $false
.sym 76357 $false
.sym 76358 soc.cpu.pcpi_div.quotient[12]
.sym 76361 $false
.sym 76362 soc.cpu.pcpi_div.outsign
.sym 76363 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[10]
.sym 76364 soc.cpu.pcpi_div.quotient[10]
.sym 76367 $false
.sym 76368 $false
.sym 76369 $false
.sym 76370 soc.cpu.pcpi_div.quotient[6]
.sym 76373 $false
.sym 76374 soc.cpu.pcpi_div.outsign
.sym 76375 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[8]
.sym 76376 soc.cpu.pcpi_div.quotient[8]
.sym 76379 $false
.sym 76380 $false
.sym 76381 $false
.sym 76382 soc.cpu.pcpi_div.quotient[8]
.sym 76386 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[16]_new_inv_
.sym 76387 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[9]
.sym 76388 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[26]_new_inv_
.sym 76389 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[15]_new_inv_
.sym 76390 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[21]_new_inv_
.sym 76391 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[12]
.sym 76392 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[12]_new_inv_
.sym 76393 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 76460 $false
.sym 76461 $false
.sym 76462 $false
.sym 76463 soc.cpu.pcpi_div.quotient[14]
.sym 76472 $false
.sym 76473 $false
.sym 76474 $false
.sym 76475 soc.cpu.pcpi_div.quotient[10]
.sym 76478 $false
.sym 76479 soc.cpu.pcpi_div.outsign
.sym 76480 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[16]
.sym 76481 soc.cpu.pcpi_div.quotient[16]
.sym 76484 $false
.sym 76485 soc.cpu.pcpi_div.outsign
.sym 76486 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[14]
.sym 76487 soc.cpu.pcpi_div.quotient[14]
.sym 76490 soc.cpu.pcpi_div.instr_divu
.sym 76491 soc.cpu.pcpi_div.instr_div
.sym 76492 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[22]_new_inv_
.sym 76493 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[22]_new_inv_
.sym 76496 soc.cpu.pcpi_div.instr_divu
.sym 76497 soc.cpu.pcpi_div.instr_div
.sym 76498 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[21]_new_inv_
.sym 76499 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[21]_new_inv_
.sym 76502 soc.cpu.pcpi_div.instr_divu
.sym 76503 soc.cpu.pcpi_div.instr_div
.sym 76504 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[16]_new_inv_
.sym 76505 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[16]_new_inv_
.sym 76506 $true
.sym 76507 clk_16mhz$2$2
.sym 76508 $false
.sym 76509 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[18]_new_inv_
.sym 76510 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[17]
.sym 76511 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[23]
.sym 76513 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[23]_new_inv_
.sym 76514 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[17]_new_inv_
.sym 76515 soc.cpu.pcpi_div.quotient[21]
.sym 76516 soc.cpu.pcpi_div.quotient[23]
.sym 76583 $false
.sym 76584 $false
.sym 76585 $false
.sym 76586 soc.cpu.pcpi_div.quotient[19]
.sym 76589 $false
.sym 76590 $false
.sym 76591 $false
.sym 76592 soc.cpu.pcpi_div.quotient[21]
.sym 76595 $false
.sym 76596 $false
.sym 76597 $false
.sym 76598 soc.cpu.pcpi_div.quotient[22]
.sym 76601 $false
.sym 76602 soc.cpu.pcpi_div.outsign
.sym 76603 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[22]
.sym 76604 soc.cpu.pcpi_div.quotient[22]
.sym 76607 $false
.sym 76608 soc.cpu.pcpi_div.outsign
.sym 76609 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[21]
.sym 76610 soc.cpu.pcpi_div.quotient[21]
.sym 76613 $false
.sym 76614 $false
.sym 76615 $false
.sym 76616 soc.cpu.pcpi_div.quotient[20]
.sym 76619 $false
.sym 76620 $false
.sym 76621 $false
.sym 76622 soc.cpu.pcpi_div.quotient[16]
.sym 76625 $false
.sym 76626 $false
.sym 76627 soc.cpu.pcpi_div.quotient[20]
.sym 76628 soc.cpu.pcpi_div.quotient_msk[20]
.sym 76629 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 76630 clk_16mhz$2$2
.sym 76631 soc.cpu.pcpi_div.start$2
.sym 76632 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[27]_new_inv_
.sym 76633 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[30]_new_inv_
.sym 76634 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[24]_new_inv_
.sym 76635 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[29]
.sym 76636 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[29]_new_inv_
.sym 76637 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[29]
.sym 76638 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[27]
.sym 76639 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[29]_new_inv_
.sym 76706 $false
.sym 76707 soc.cpu.pcpi_div.outsign
.sym 76708 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[30]
.sym 76709 soc.cpu.pcpi_div.quotient[30]
.sym 76712 $false
.sym 76713 $false
.sym 76714 $false
.sym 76715 soc.cpu.pcpi_div.quotient[24]
.sym 76718 $false
.sym 76719 $false
.sym 76720 $false
.sym 76721 soc.cpu.pcpi_div.quotient[30]
.sym 76724 $false
.sym 76725 soc.cpu.pcpi_div.outsign
.sym 76726 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[27]
.sym 76727 soc.cpu.pcpi_div.quotient[27]
.sym 76730 $false
.sym 76731 $false
.sym 76732 $false
.sym 76733 soc.cpu.pcpi_div.quotient[27]
.sym 76736 soc.cpu.pcpi_div.instr_divu
.sym 76737 soc.cpu.pcpi_div.instr_div
.sym 76738 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[27]_new_inv_
.sym 76739 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[27]_new_inv_
.sym 76742 soc.cpu.pcpi_div.instr_divu
.sym 76743 soc.cpu.pcpi_div.instr_div
.sym 76744 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[29]_new_inv_
.sym 76745 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[29]_new_inv_
.sym 76748 soc.cpu.pcpi_div.instr_divu
.sym 76749 soc.cpu.pcpi_div.instr_div
.sym 76750 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[31]_new_inv_
.sym 76751 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[31]_new_inv_
.sym 76752 $true
.sym 76753 clk_16mhz$2$2
.sym 76754 $false
.sym 76983 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:167$56_Y_new_inv_
.sym 76984 flash_io2_do
.sym 76985 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 76986 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:166$54_Y_new_inv_
.sym 76987 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:168$58_Y_new_inv_
.sym 76989 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:169$60_Y_new_inv_
.sym 77111 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 77112 $false
.sym 77113 $false
.sym 77114 $false
.sym 77123 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 77124 $false
.sym 77125 $false
.sym 77126 $false
.sym 77129 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 77130 $false
.sym 77131 $false
.sym 77132 $false
.sym 77135 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 77136 $false
.sym 77137 $false
.sym 77138 $false
.sym 77139 $true
.sym 77140 clk_16mhz$2$2
.sym 77141 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 77143 soc.cpu.instr_srli
.sym 77148 soc.cpu.instr_slli
.sym 77216 soc.spimemio.config_en
.sym 77217 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 77218 soc.spimemio.xfer.xfer_dspi
.sym 77219 soc.spimemio.xfer.xfer_qspi
.sym 77222 $false
.sym 77223 $false
.sym 77224 $abc$61060$new_n4535_
.sym 77225 soc.spimemio.xfer.xfer_rd
.sym 77252 soc.spimemio.xfer.xfer_qspi
.sym 77253 soc.spimemio.config_en
.sym 77254 soc.spimemio.xfer.xfer_rd
.sym 77255 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 77265 $abc$61060$new_n4156_
.sym 77266 $abc$61060$new_n4146_
.sym 77267 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 77268 $abc$61060$new_n4153_
.sym 77269 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 77270 soc.cpu.instr_sra
.sym 77271 soc.cpu.instr_beq
.sym 77272 soc.cpu.instr_srl
.sym 77339 $false
.sym 77340 soc.cpu.reg_op2[1]
.sym 77341 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_
.sym 77342 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_
.sym 77345 $false
.sym 77346 soc.cpu.reg_op2[1]
.sym 77347 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_
.sym 77348 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_
.sym 77351 soc.cpu.reg_op2[2]
.sym 77352 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_
.sym 77353 soc.cpu.reg_op2[1]
.sym 77354 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_
.sym 77357 $false
.sym 77358 soc.cpu.reg_op2[0]
.sym 77359 soc.cpu.reg_op1[5]
.sym 77360 soc.cpu.reg_op1[4]
.sym 77363 $abc$61060$new_n5410_
.sym 77364 soc.cpu.reg_op2[0]
.sym 77365 soc.cpu.reg_op1[3]
.sym 77366 soc.cpu.reg_op1[2]
.sym 77369 $false
.sym 77370 soc.cpu.reg_op2[0]
.sym 77371 soc.cpu.reg_op1[7]
.sym 77372 soc.cpu.reg_op1[6]
.sym 77375 soc.cpu.reg_op2[3]
.sym 77376 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][2]_new_inv_
.sym 77377 $abc$61060$new_n8203_
.sym 77378 $abc$61060$new_n6632_
.sym 77381 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 77382 soc.cpu.mem_rdata_q[14]
.sym 77383 soc.cpu.mem_rdata_q[12]
.sym 77384 soc.cpu.mem_rdata_q[13]
.sym 77385 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 77386 clk_16mhz$2$2
.sym 77387 $false
.sym 77388 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_
.sym 77389 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][22]_new_inv_
.sym 77390 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[6]_new_
.sym 77391 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_
.sym 77392 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 77393 soc.cpu.instr_srai
.sym 77394 soc.cpu.instr_sb
.sym 77395 soc.cpu.instr_lb
.sym 77462 $false
.sym 77463 soc.cpu.reg_op2[2]
.sym 77464 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_
.sym 77465 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.sym 77468 soc.cpu.reg_op2[3]
.sym 77469 soc.cpu.reg_op2[4]
.sym 77470 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_
.sym 77471 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][6]_new_inv_
.sym 77474 $false
.sym 77475 soc.cpu.reg_op2[2]
.sym 77476 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_
.sym 77477 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.sym 77480 soc.cpu.reg_op2[2]
.sym 77481 soc.cpu.reg_op2[3]
.sym 77482 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_
.sym 77483 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_
.sym 77486 soc.cpu.reg_op2[3]
.sym 77487 soc.cpu.reg_op2[4]
.sym 77488 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_
.sym 77489 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][2]_new_inv_
.sym 77492 $false
.sym 77493 soc.cpu.reg_op2[2]
.sym 77494 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_
.sym 77495 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_
.sym 77498 $false
.sym 77499 $abc$61060$new_n6714_
.sym 77500 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][6]_new_inv_
.sym 77501 soc.cpu.reg_op2[3]
.sym 77504 $false
.sym 77505 soc.cpu.reg_op2[2]
.sym 77506 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_
.sym 77507 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_
.sym 77511 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][12]_new_
.sym 77512 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][4]_new_
.sym 77513 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[4]_new_
.sym 77514 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.sym 77515 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_
.sym 77516 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][20]_new_inv_
.sym 77517 $abc$61060$new_n4151_
.sym 77518 $abc$61060$new_n6895_
.sym 77585 $false
.sym 77586 soc.cpu.reg_op2[1]
.sym 77587 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_
.sym 77588 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_
.sym 77591 $false
.sym 77592 soc.cpu.reg_op2[2]
.sym 77593 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_
.sym 77594 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_
.sym 77597 $false
.sym 77598 soc.cpu.reg_op2[0]
.sym 77599 soc.cpu.reg_op1[23]
.sym 77600 soc.cpu.reg_op1[22]
.sym 77603 $false
.sym 77604 soc.cpu.reg_op2[1]
.sym 77605 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_
.sym 77606 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_
.sym 77609 $false
.sym 77610 soc.cpu.reg_op2[1]
.sym 77611 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_
.sym 77612 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_
.sym 77615 $false
.sym 77616 soc.cpu.reg_op2[2]
.sym 77617 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_
.sym 77618 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_
.sym 77621 $false
.sym 77622 soc.cpu.reg_op2[1]
.sym 77623 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_
.sym 77624 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_
.sym 77627 $false
.sym 77628 soc.cpu.reg_op2[2]
.sym 77629 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_
.sym 77630 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_
.sym 77634 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_
.sym 77635 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_
.sym 77636 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[0]_new_
.sym 77637 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_
.sym 77638 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[20]_new_
.sym 77639 $abc$61060$new_n6562_
.sym 77640 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_
.sym 77641 $abc$61060$new_n6837_
.sym 77708 $abc$61060$new_n6550_
.sym 77709 $abc$61060$new_n5410_
.sym 77710 soc.cpu.reg_op2[0]
.sym 77711 soc.cpu.reg_op1[1]
.sym 77714 $abc$61060$new_n6549_
.sym 77715 soc.cpu.reg_op2[3]
.sym 77716 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_
.sym 77717 soc.cpu.reg_op2[2]
.sym 77720 $abc$61060$new_n6548_
.sym 77721 soc.cpu.reg_op2[4]
.sym 77722 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][0]_new_inv_
.sym 77723 soc.cpu.reg_op2[3]
.sym 77726 $false
.sym 77727 soc.cpu.reg_op2[0]
.sym 77728 soc.cpu.reg_op1[29]
.sym 77729 soc.cpu.reg_op1[28]
.sym 77732 $abc$61060$new_n6551_
.sym 77733 soc.cpu.reg_op2[0]
.sym 77734 soc.cpu.reg_op1[3]
.sym 77735 soc.cpu.reg_op1[2]
.sym 77738 soc.cpu.reg_op2[3]
.sym 77739 soc.cpu.reg_op2[4]
.sym 77740 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_
.sym 77741 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][0]_new_inv_
.sym 77744 $false
.sym 77745 soc.cpu.reg_op2[0]
.sym 77746 soc.cpu.reg_op1[31]
.sym 77747 soc.cpu.reg_op1[30]
.sym 77750 $false
.sym 77751 soc.cpu.reg_op2[0]
.sym 77752 soc.cpu.reg_op1[25]
.sym 77753 soc.cpu.reg_op1[24]
.sym 77757 $abc$61060$new_n4531_
.sym 77758 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][30]_new_
.sym 77759 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[12]_new_
.sym 77760 $abc$61060$new_n4852_
.sym 77761 $abc$61060$new_n6545_
.sym 77762 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_
.sym 77763 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[8]_new_
.sym 77764 soc.cpu.reg_op1[22]
.sym 77793 $false
.sym 77830 $auto$alumacc.cc:474:replace_alu$7273.C[1]
.sym 77832 soc.cpu.reg_op1[0]
.sym 77833 soc.cpu.decoded_imm[0]
.sym 77836 $auto$alumacc.cc:474:replace_alu$7273.C[2]
.sym 77837 $false
.sym 77838 soc.cpu.reg_op1[1]
.sym 77839 soc.cpu.decoded_imm[1]
.sym 77840 $auto$alumacc.cc:474:replace_alu$7273.C[1]
.sym 77842 $auto$alumacc.cc:474:replace_alu$7273.C[3]
.sym 77843 $false
.sym 77844 soc.cpu.reg_op1[2]
.sym 77845 soc.cpu.decoded_imm[2]
.sym 77846 $auto$alumacc.cc:474:replace_alu$7273.C[2]
.sym 77848 $auto$alumacc.cc:474:replace_alu$7273.C[4]
.sym 77849 $false
.sym 77850 soc.cpu.reg_op1[3]
.sym 77851 soc.cpu.decoded_imm[3]
.sym 77852 $auto$alumacc.cc:474:replace_alu$7273.C[3]
.sym 77854 $auto$alumacc.cc:474:replace_alu$7273.C[5]
.sym 77855 $false
.sym 77856 soc.cpu.reg_op1[4]
.sym 77857 soc.cpu.decoded_imm[4]
.sym 77858 $auto$alumacc.cc:474:replace_alu$7273.C[4]
.sym 77860 $auto$alumacc.cc:474:replace_alu$7273.C[6]
.sym 77861 $false
.sym 77862 soc.cpu.reg_op1[5]
.sym 77863 soc.cpu.decoded_imm[5]
.sym 77864 $auto$alumacc.cc:474:replace_alu$7273.C[5]
.sym 77866 $auto$alumacc.cc:474:replace_alu$7273.C[7]
.sym 77867 $false
.sym 77868 soc.cpu.reg_op1[6]
.sym 77869 soc.cpu.decoded_imm[6]
.sym 77870 $auto$alumacc.cc:474:replace_alu$7273.C[6]
.sym 77872 $auto$alumacc.cc:474:replace_alu$7273.C[8]
.sym 77873 $false
.sym 77874 soc.cpu.reg_op1[7]
.sym 77875 soc.cpu.decoded_imm[7]
.sym 77876 $auto$alumacc.cc:474:replace_alu$7273.C[7]
.sym 77880 $abc$61060$new_n4723_
.sym 77882 $abc$61060$new_n4775_
.sym 77883 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.sym 77884 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[14]_new_
.sym 77885 soc.cpu.alu_out_q[30]
.sym 77886 soc.cpu.alu_out_q[0]
.sym 77887 soc.cpu.alu_out_q[22]
.sym 77916 $auto$alumacc.cc:474:replace_alu$7273.C[8]
.sym 77953 $auto$alumacc.cc:474:replace_alu$7273.C[9]
.sym 77954 $false
.sym 77955 soc.cpu.reg_op1[8]
.sym 77956 soc.cpu.decoded_imm[8]
.sym 77957 $auto$alumacc.cc:474:replace_alu$7273.C[8]
.sym 77959 $auto$alumacc.cc:474:replace_alu$7273.C[10]
.sym 77960 $false
.sym 77961 soc.cpu.reg_op1[9]
.sym 77962 soc.cpu.decoded_imm[9]
.sym 77963 $auto$alumacc.cc:474:replace_alu$7273.C[9]
.sym 77965 $auto$alumacc.cc:474:replace_alu$7273.C[11]
.sym 77966 $false
.sym 77967 soc.cpu.reg_op1[10]
.sym 77968 soc.cpu.decoded_imm[10]
.sym 77969 $auto$alumacc.cc:474:replace_alu$7273.C[10]
.sym 77971 $auto$alumacc.cc:474:replace_alu$7273.C[12]
.sym 77972 $false
.sym 77973 soc.cpu.reg_op1[11]
.sym 77974 soc.cpu.decoded_imm[11]
.sym 77975 $auto$alumacc.cc:474:replace_alu$7273.C[11]
.sym 77977 $auto$alumacc.cc:474:replace_alu$7273.C[13]
.sym 77978 $false
.sym 77979 soc.cpu.reg_op1[12]
.sym 77980 soc.cpu.decoded_imm[12]
.sym 77981 $auto$alumacc.cc:474:replace_alu$7273.C[12]
.sym 77983 $auto$alumacc.cc:474:replace_alu$7273.C[14]
.sym 77984 $false
.sym 77985 soc.cpu.reg_op1[13]
.sym 77986 soc.cpu.decoded_imm[13]
.sym 77987 $auto$alumacc.cc:474:replace_alu$7273.C[13]
.sym 77989 $auto$alumacc.cc:474:replace_alu$7273.C[15]
.sym 77990 $false
.sym 77991 soc.cpu.reg_op1[14]
.sym 77992 soc.cpu.decoded_imm[14]
.sym 77993 $auto$alumacc.cc:474:replace_alu$7273.C[14]
.sym 77995 $auto$alumacc.cc:474:replace_alu$7273.C[16]
.sym 77996 $false
.sym 77997 soc.cpu.reg_op1[15]
.sym 77998 soc.cpu.decoded_imm[15]
.sym 77999 $auto$alumacc.cc:474:replace_alu$7273.C[15]
.sym 78003 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.sym 78004 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.sym 78006 $abc$61060$new_n4559_
.sym 78007 $abc$61060$new_n4709_
.sym 78008 soc.cpu.reg_op1[27]
.sym 78009 soc.cpu.reg_op1[14]
.sym 78010 soc.cpu.reg_op1[5]
.sym 78039 $auto$alumacc.cc:474:replace_alu$7273.C[16]
.sym 78076 $auto$alumacc.cc:474:replace_alu$7273.C[17]
.sym 78077 $false
.sym 78078 soc.cpu.reg_op1[16]
.sym 78079 soc.cpu.decoded_imm[16]
.sym 78080 $auto$alumacc.cc:474:replace_alu$7273.C[16]
.sym 78082 $auto$alumacc.cc:474:replace_alu$7273.C[18]
.sym 78083 $false
.sym 78084 soc.cpu.reg_op1[17]
.sym 78085 soc.cpu.decoded_imm[17]
.sym 78086 $auto$alumacc.cc:474:replace_alu$7273.C[17]
.sym 78088 $auto$alumacc.cc:474:replace_alu$7273.C[19]
.sym 78089 $false
.sym 78090 soc.cpu.reg_op1[18]
.sym 78091 soc.cpu.decoded_imm[18]
.sym 78092 $auto$alumacc.cc:474:replace_alu$7273.C[18]
.sym 78094 $auto$alumacc.cc:474:replace_alu$7273.C[20]
.sym 78095 $false
.sym 78096 soc.cpu.reg_op1[19]
.sym 78097 soc.cpu.decoded_imm[19]
.sym 78098 $auto$alumacc.cc:474:replace_alu$7273.C[19]
.sym 78100 $auto$alumacc.cc:474:replace_alu$7273.C[21]
.sym 78101 $false
.sym 78102 soc.cpu.reg_op1[20]
.sym 78103 soc.cpu.decoded_imm[20]
.sym 78104 $auto$alumacc.cc:474:replace_alu$7273.C[20]
.sym 78106 $auto$alumacc.cc:474:replace_alu$7273.C[22]
.sym 78107 $false
.sym 78108 soc.cpu.reg_op1[21]
.sym 78109 soc.cpu.decoded_imm[21]
.sym 78110 $auto$alumacc.cc:474:replace_alu$7273.C[21]
.sym 78112 $auto$alumacc.cc:474:replace_alu$7273.C[23]
.sym 78113 $false
.sym 78114 soc.cpu.reg_op1[22]
.sym 78115 soc.cpu.decoded_imm[22]
.sym 78116 $auto$alumacc.cc:474:replace_alu$7273.C[22]
.sym 78118 $auto$alumacc.cc:474:replace_alu$7273.C[24]
.sym 78119 $false
.sym 78120 soc.cpu.reg_op1[23]
.sym 78121 soc.cpu.decoded_imm[23]
.sym 78122 $auto$alumacc.cc:474:replace_alu$7273.C[23]
.sym 78126 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 78127 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[14]_new_inv_
.sym 78128 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 78129 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_
.sym 78130 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 78131 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37213
.sym 78132 soc.cpu.latched_is_lh
.sym 78133 soc.cpu.latched_is_lb
.sym 78162 $auto$alumacc.cc:474:replace_alu$7273.C[24]
.sym 78199 $auto$alumacc.cc:474:replace_alu$7273.C[25]
.sym 78200 $false
.sym 78201 soc.cpu.reg_op1[24]
.sym 78202 soc.cpu.decoded_imm[24]
.sym 78203 $auto$alumacc.cc:474:replace_alu$7273.C[24]
.sym 78205 $auto$alumacc.cc:474:replace_alu$7273.C[26]
.sym 78206 $false
.sym 78207 soc.cpu.reg_op1[25]
.sym 78208 soc.cpu.decoded_imm[25]
.sym 78209 $auto$alumacc.cc:474:replace_alu$7273.C[25]
.sym 78211 $auto$alumacc.cc:474:replace_alu$7273.C[27]
.sym 78212 $false
.sym 78213 soc.cpu.reg_op1[26]
.sym 78214 soc.cpu.decoded_imm[26]
.sym 78215 $auto$alumacc.cc:474:replace_alu$7273.C[26]
.sym 78217 $auto$alumacc.cc:474:replace_alu$7273.C[28]
.sym 78218 $false
.sym 78219 soc.cpu.reg_op1[27]
.sym 78220 soc.cpu.decoded_imm[27]
.sym 78221 $auto$alumacc.cc:474:replace_alu$7273.C[27]
.sym 78223 $auto$alumacc.cc:474:replace_alu$7273.C[29]
.sym 78224 $false
.sym 78225 soc.cpu.reg_op1[28]
.sym 78226 soc.cpu.decoded_imm[28]
.sym 78227 $auto$alumacc.cc:474:replace_alu$7273.C[28]
.sym 78229 $auto$alumacc.cc:474:replace_alu$7273.C[30]
.sym 78230 $false
.sym 78231 soc.cpu.reg_op1[29]
.sym 78232 soc.cpu.decoded_imm[29]
.sym 78233 $auto$alumacc.cc:474:replace_alu$7273.C[29]
.sym 78235 $auto$alumacc.cc:474:replace_alu$7273.C[31]
.sym 78236 $false
.sym 78237 soc.cpu.reg_op1[30]
.sym 78238 soc.cpu.decoded_imm[30]
.sym 78239 $auto$alumacc.cc:474:replace_alu$7273.C[30]
.sym 78242 $false
.sym 78243 soc.cpu.reg_op1[31]
.sym 78244 soc.cpu.decoded_imm[31]
.sym 78245 $auto$alumacc.cc:474:replace_alu$7273.C[31]
.sym 78249 $abc$61060$new_n5714_
.sym 78250 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.sym 78251 $abc$61060$new_n4649_
.sym 78252 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_
.sym 78253 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[11]_new_
.sym 78254 $abc$61060$new_n5678_
.sym 78255 $abc$61060$new_n4441_
.sym 78256 soc.cpu.mem_wdata[17]
.sym 78323 $false
.sym 78324 $false
.sym 78325 soc.cpu.cpu_state[2]
.sym 78326 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[19]_new_inv_
.sym 78329 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[26]
.sym 78330 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 78331 soc.cpu.cpu_state[4]
.sym 78332 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 78335 soc.cpu.is_lui_auipc_jal
.sym 78336 soc.cpu.cpuregs_rs1[11]
.sym 78337 soc.cpu.reg_pc[11]
.sym 78338 soc.cpu.instr_lui
.sym 78341 $false
.sym 78342 $false
.sym 78343 soc.cpu.cpu_state[2]
.sym 78344 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[11]_new_inv_
.sym 78347 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[4]
.sym 78348 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 78349 soc.cpu.cpu_state[4]
.sym 78350 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 78353 $abc$61060$new_n4782_
.sym 78354 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[4]_new_
.sym 78355 $abc$61060$new_n4649_
.sym 78356 soc.cpu.reg_op1[4]
.sym 78359 $abc$61060$new_n4670_
.sym 78360 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 78361 $abc$61060$new_n4649_
.sym 78362 soc.cpu.reg_op1[19]
.sym 78365 $abc$61060$new_n4832_
.sym 78366 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.sym 78367 $abc$61060$new_n4649_
.sym 78368 soc.cpu.reg_op1[26]
.sym 78369 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 78370 clk_16mhz$2$2
.sym 78371 $false
.sym 78372 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 78373 soc.cpu.reg_pc[10]
.sym 78374 soc.cpu.reg_pc[4]
.sym 78375 soc.cpu.reg_pc[16]
.sym 78376 soc.cpu.reg_pc[11]
.sym 78377 soc.cpu.reg_pc[14]
.sym 78378 soc.cpu.reg_pc[5]
.sym 78379 soc.cpu.reg_pc[9]
.sym 78446 $false
.sym 78447 $false
.sym 78448 soc.cpu.cpu_state[2]
.sym 78449 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[26]_new_inv_
.sym 78452 soc.cpu.is_lui_auipc_jal
.sym 78453 soc.cpu.cpuregs_rs1[26]
.sym 78454 soc.cpu.reg_pc[26]
.sym 78455 soc.cpu.instr_lui
.sym 78458 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 78459 soc.cpu.irq_state[0]
.sym 78460 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_
.sym 78461 soc.cpu.reg_next_pc[16]
.sym 78464 $false
.sym 78465 $false
.sym 78466 soc.cpu.cpu_state[3]
.sym 78467 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 78470 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 78471 soc.cpu.latched_stalu
.sym 78472 soc.cpu.alu_out_q[22]
.sym 78473 soc.cpu.reg_out[22]
.sym 78476 $false
.sym 78477 $abc$61060$new_n7050_
.sym 78478 soc.cpu.decoded_imm[25]
.sym 78479 $abc$61060$new_n6995_
.sym 78482 $false
.sym 78483 $abc$61060$new_n7052_
.sym 78484 soc.cpu.decoded_imm[26]
.sym 78485 $abc$61060$new_n6995_
.sym 78488 $false
.sym 78489 $abc$61060$new_n7032_
.sym 78490 soc.cpu.decoded_imm[16]
.sym 78491 $abc$61060$new_n6995_
.sym 78492 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 78493 clk_16mhz$2$2
.sym 78494 $false
.sym 78495 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 78496 $abc$61060$new_n5690_
.sym 78497 $abc$61060$new_n5706_
.sym 78498 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 78499 $abc$61060$new_n5758_
.sym 78500 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 78501 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.sym 78502 soc.cpu.is_slli_srli_srai
.sym 78569 soc.ram_ready
.sym 78570 $abc$61060$new_n4459_
.sym 78571 flash_io2_oe
.sym 78572 $abc$61060$new_n3984_
.sym 78575 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_
.sym 78576 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.sym 78577 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 78578 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[23]
.sym 78581 $false
.sym 78582 $abc$61060$new_n5726_
.sym 78583 soc.cpu.reg_next_pc[14]
.sym 78584 $abc$61060$new_n5666_
.sym 78587 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 78588 soc.cpu.latched_stalu
.sym 78589 soc.cpu.alu_out_q[17]
.sym 78590 soc.cpu.reg_out[17]
.sym 78593 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 78594 soc.cpu.latched_stalu
.sym 78595 soc.cpu.alu_out_q[14]
.sym 78596 soc.cpu.reg_out[14]
.sym 78599 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 78600 soc.cpu.latched_stalu
.sym 78601 soc.cpu.alu_out_q[9]
.sym 78602 soc.cpu.reg_out[9]
.sym 78605 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 78606 soc.cpu.latched_stalu
.sym 78607 soc.cpu.alu_out_q[14]
.sym 78608 soc.cpu.reg_out[14]
.sym 78611 soc.cpu.mem_wdata[17]
.sym 78612 $false
.sym 78613 $false
.sym 78614 $false
.sym 78615 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 78616 clk_16mhz$2$2
.sym 78617 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 78618 $abc$61060$new_n5778_
.sym 78619 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.sym 78620 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 78621 soc.cpu.reg_pc[19]
.sym 78622 soc.cpu.reg_pc[31]
.sym 78623 soc.cpu.reg_pc[17]
.sym 78624 soc.cpu.reg_pc[18]
.sym 78625 soc.cpu.reg_pc[28]
.sym 78692 $false
.sym 78693 $abc$61060$new_n5746_
.sym 78694 soc.cpu.reg_next_pc[19]
.sym 78695 $abc$61060$new_n5666_
.sym 78698 $false
.sym 78699 $abc$61060$new_n5738_
.sym 78700 soc.cpu.reg_next_pc[17]
.sym 78701 $abc$61060$new_n5666_
.sym 78704 $abc$61060$new_n4448_
.sym 78705 $abc$61060$new_n4447_
.sym 78706 $abc$61060$new_n4441_
.sym 78707 $abc$61060$new_n4442_
.sym 78710 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 78711 soc.cpu.latched_stalu
.sym 78712 soc.cpu.alu_out_q[29]
.sym 78713 soc.cpu.reg_out[29]
.sym 78716 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78717 $abc$61060$new_n4054_
.sym 78718 soc.spimemio.valid
.sym 78719 soc.spimemio.rdata[11]
.sym 78722 soc.spimemio.buffer[11]
.sym 78723 $false
.sym 78724 $false
.sym 78725 $false
.sym 78728 soc.spimemio.xfer.ibuffer[3]
.sym 78729 $false
.sym 78730 $false
.sym 78731 $false
.sym 78734 soc.spimemio.xfer.ibuffer[2]
.sym 78735 $false
.sym 78736 $false
.sym 78737 $false
.sym 78738 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 78739 clk_16mhz$2$2
.sym 78740 $false
.sym 78741 $abc$61060$new_n5672_
.sym 78743 $abc$61060$new_n5360_
.sym 78744 $abc$61060$new_n5320_
.sym 78745 $abc$61060$new_n4457_
.sym 78747 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 78748 soc.cpu.is_lui_auipc_jal
.sym 78815 $false
.sym 78816 $abc$61060$new_n5770_
.sym 78817 soc.cpu.reg_next_pc[25]
.sym 78818 $abc$61060$new_n5666_
.sym 78821 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 78822 soc.cpu.latched_stalu
.sym 78823 soc.cpu.alu_out_q[25]
.sym 78824 soc.cpu.reg_out[25]
.sym 78827 $false
.sym 78828 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 78829 soc.cpu.compressed_instr
.sym 78830 $false
.sym 78833 $false
.sym 78834 $abc$61060$new_n5786_
.sym 78835 soc.cpu.reg_next_pc[29]
.sym 78836 $abc$61060$new_n5666_
.sym 78839 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 78840 soc.cpu.latched_stalu
.sym 78841 soc.cpu.alu_out_q[29]
.sym 78842 soc.cpu.reg_out[29]
.sym 78845 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 78846 $false
.sym 78847 $false
.sym 78848 $false
.sym 78851 $false
.sym 78852 $abc$61060$new_n5672_
.sym 78853 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[1]
.sym 78854 $abc$61060$new_n5676_
.sym 78857 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 78862 clk_16mhz$2$2
.sym 78863 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 78864 $abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 78865 $abc$61060$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 78866 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1046$2236_Y_new_
.sym 78868 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 78869 $abc$61060$new_n5363_
.sym 78871 soc.cpu.decoded_imm_uj[0]
.sym 78938 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 78939 soc.cpu.mem_rdata_q[27]
.sym 78940 soc.cpu.instr_auipc
.sym 78941 soc.cpu.instr_lui
.sym 78944 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 78945 soc.cpu.mem_rdata_q[12]
.sym 78946 soc.cpu.instr_auipc
.sym 78947 soc.cpu.instr_lui
.sym 78950 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 78951 soc.cpu.mem_rdata_q[13]
.sym 78952 soc.cpu.instr_auipc
.sym 78953 soc.cpu.instr_lui
.sym 78956 $abc$61060$new_n4753_
.sym 78957 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 78958 soc.cpu.instr_jal
.sym 78959 soc.cpu.decoded_imm_uj[13]
.sym 78962 $abc$61060$new_n4675_
.sym 78963 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 78964 soc.cpu.instr_jal
.sym 78965 soc.cpu.decoded_imm_uj[27]
.sym 78968 soc.cpu.mem_rdata_q[27]
.sym 78969 $abc$61060$new_n4084_
.sym 78970 soc.cpu.decoded_imm_uj[7]
.sym 78971 soc.cpu.instr_jal
.sym 78974 $abc$61060$new_n4760_
.sym 78975 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 78976 soc.cpu.instr_jal
.sym 78977 soc.cpu.decoded_imm_uj[12]
.sym 78980 $false
.sym 78981 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25289_new_inv_
.sym 78982 soc.cpu.decoded_imm_uj[4]
.sym 78983 soc.cpu.instr_jal
.sym 78984 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 78985 clk_16mhz$2$2
.sym 78986 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 78987 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26128_new_
.sym 78988 $abc$61060$new_n4084_
.sym 78989 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 78991 $abc$61060$new_n4394_
.sym 78992 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 78993 soc.cpu.decoded_imm[5]
.sym 78994 soc.cpu.decoded_imm[31]
.sym 79061 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 79062 soc.cpu.mem_rdata_q[25]
.sym 79063 soc.cpu.instr_auipc
.sym 79064 soc.cpu.instr_lui
.sym 79067 soc.cpu.mem_rdata_q[7]
.sym 79068 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 79069 soc.cpu.decoded_imm_uj[11]
.sym 79070 soc.cpu.instr_jal
.sym 79073 $abc$61060$new_n4767_
.sym 79074 soc.cpu.mem_rdata_q[31]
.sym 79075 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 79076 soc.cpu.is_sb_sh_sw
.sym 79079 $abc$61060$new_n4714_
.sym 79080 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 79081 soc.cpu.instr_jal
.sym 79082 soc.cpu.decoded_imm_uj[20]
.sym 79085 $abc$61060$new_n4684_
.sym 79086 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 79087 soc.cpu.instr_jal
.sym 79088 soc.cpu.decoded_imm_uj[25]
.sym 79091 soc.cpu.mem_rdata_q[28]
.sym 79092 $abc$61060$new_n4084_
.sym 79093 soc.cpu.decoded_imm_uj[8]
.sym 79094 soc.cpu.instr_jal
.sym 79097 $abc$61060$new_n4744_
.sym 79098 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 79099 soc.cpu.instr_jal
.sym 79100 soc.cpu.decoded_imm_uj[15]
.sym 79103 $false
.sym 79104 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25307_new_inv_
.sym 79105 soc.cpu.decoded_imm_uj[2]
.sym 79106 soc.cpu.instr_jal
.sym 79107 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 79108 clk_16mhz$2$2
.sym 79109 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 79110 $abc$61060$new_n4721_
.sym 79111 $abc$61060$new_n4818_
.sym 79112 $abc$61060$new_n4808_
.sym 79113 $abc$61060$new_n4693_
.sym 79114 $abc$61060$new_n4686_
.sym 79115 soc.cpu.decoded_imm[19]
.sym 79116 soc.cpu.decoded_imm[23]
.sym 79117 soc.cpu.decoded_imm[24]
.sym 79184 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 79185 soc.cpu.mem_rdata_q[28]
.sym 79186 soc.cpu.instr_auipc
.sym 79187 soc.cpu.instr_lui
.sym 79190 $abc$61060$new_n4808_
.sym 79191 soc.cpu.mem_rdata_q[10]
.sym 79192 soc.cpu.is_sb_sh_sw
.sym 79193 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 79196 $abc$61060$new_n4700_
.sym 79197 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 79198 soc.cpu.instr_jal
.sym 79199 soc.cpu.decoded_imm_uj[22]
.sym 79202 $abc$61060$new_n4818_
.sym 79203 soc.cpu.mem_rdata_q[8]
.sym 79204 soc.cpu.is_sb_sh_sw
.sym 79205 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 79208 $abc$61060$new_n4735_
.sym 79209 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 79210 soc.cpu.instr_jal
.sym 79211 soc.cpu.decoded_imm_uj[17]
.sym 79214 $abc$61060$new_n4668_
.sym 79215 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 79216 soc.cpu.instr_jal
.sym 79217 soc.cpu.decoded_imm_uj[28]
.sym 79220 $abc$61060$new_n4728_
.sym 79221 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 79222 soc.cpu.instr_jal
.sym 79223 soc.cpu.decoded_imm_uj[18]
.sym 79226 $abc$61060$new_n4737_
.sym 79227 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 79228 soc.cpu.instr_jal
.sym 79229 soc.cpu.decoded_imm_uj[16]
.sym 79230 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 79231 clk_16mhz$2$2
.sym 79232 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 79233 $abc$61060$new_n5623_
.sym 79234 soc.cpu.decoded_imm_uj[25]
.sym 79235 soc.cpu.decoded_imm_uj[20]
.sym 79236 soc.cpu.decoded_rd[1]
.sym 79237 soc.cpu.decoded_rd[3]
.sym 79238 soc.cpu.decoded_imm_uj[1]
.sym 79239 soc.cpu.decoded_rd[4]
.sym 79240 soc.cpu.decoded_rd[2]
.sym 79307 $abc$61060$new_n4270_
.sym 79308 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 79309 soc.spimemio.rdata[27]
.sym 79310 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[27]_new_
.sym 79313 $false
.sym 79314 $false
.sym 79315 soc.cpu.mem_rdata_latched[12]
.sym 79316 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 79319 $false
.sym 79320 $false
.sym 79321 $abc$61060$new_n5632_
.sym 79322 $abc$61060$new_n4611_
.sym 79325 $false
.sym 79326 $false
.sym 79327 $abc$61060$new_n5632_
.sym 79328 $abc$61060$new_n4636_
.sym 79331 $false
.sym 79332 $false
.sym 79333 $abc$61060$new_n5632_
.sym 79334 $abc$61060$new_n4589_
.sym 79337 $false
.sym 79338 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 79339 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 79340 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 79343 $false
.sym 79344 $false
.sym 79345 $abc$61060$new_n5632_
.sym 79346 $abc$61060$new_n4622_
.sym 79349 $false
.sym 79350 $false
.sym 79351 $abc$61060$new_n5632_
.sym 79352 $abc$61060$new_n4487_
.sym 79353 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 79354 clk_16mhz$2$2
.sym 79355 $false
.sym 79356 soc.cpu.decoded_imm_uj[4]
.sym 79357 soc.cpu.is_sb_sh_sw
.sym 79358 soc.cpu.decoded_imm_uj[5]
.sym 79360 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 79361 soc.cpu.decoded_imm_uj[7]
.sym 79362 soc.cpu.decoded_imm_uj[3]
.sym 79363 soc.cpu.instr_waitirq
.sym 79430 $abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 79431 soc.cpu.mem_rdata_latched[5]
.sym 79432 soc.cpu.mem_rdata_latched[4]
.sym 79433 soc.cpu.mem_rdata_latched[6]
.sym 79436 $abc$61060$new_n4270_
.sym 79437 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 79438 soc.spimemio.rdata[26]
.sym 79439 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[26]_new_
.sym 79442 $false
.sym 79443 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 79444 $abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 79445 $abc$61060$new_n4580_
.sym 79448 $false
.sym 79449 $false
.sym 79450 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 79451 $abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 79454 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 79455 $abc$61060$new_n4507_
.sym 79456 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[3]_new_
.sym 79457 $abc$61060$techmap$techmap\soc.cpu.$procmux$4482.$and$/usr/local/bin/../share/yosys/techmap.v:434$14069_Y_new_
.sym 79460 $false
.sym 79461 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 79462 $abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 79463 soc.cpu.mem_rdata_latched[12]
.sym 79466 soc.cpu.mem_wdata[11]
.sym 79467 $false
.sym 79468 $false
.sym 79469 $false
.sym 79472 soc.cpu.mem_wdata[10]
.sym 79473 $false
.sym 79474 $false
.sym 79475 $false
.sym 79476 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 79477 clk_16mhz$2$2
.sym 79478 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 79479 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.sym 79480 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 79481 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 79482 $abc$61060$new_n4596_
.sym 79483 $abc$61060$new_n5641_
.sym 79484 $abc$61060$new_n4547_
.sym 79485 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 79486 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 79553 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 79554 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 79555 $abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 79556 $abc$61060$new_n4580_
.sym 79559 $false
.sym 79560 $false
.sym 79561 $abc$61060$new_n4577_
.sym 79562 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_
.sym 79565 $false
.sym 79566 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 79567 $abc$61060$new_n4471_
.sym 79568 $abc$61060$new_n4596_
.sym 79571 $false
.sym 79572 $false
.sym 79573 $false
.sym 79574 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 79577 $false
.sym 79578 $false
.sym 79579 $abc$61060$new_n4589_
.sym 79580 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 79583 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_
.sym 79584 $abc$61060$new_n4579_
.sym 79585 $abc$61060$new_n4577_
.sym 79586 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 79589 $false
.sym 79590 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 79591 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 79592 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 79595 $false
.sym 79596 $false
.sym 79597 $abc$61060$new_n4579_
.sym 79598 $abc$61060$new_n5394_
.sym 79599 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 79600 clk_16mhz$2$2
.sym 79601 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12402
.sym 79602 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 79603 $abc$61060$new_n4602_
.sym 79604 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13849_Y[4]_new_
.sym 79605 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[4]_new_inv_
.sym 79606 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[3]_new_inv_
.sym 79607 $abc$61060$techmap\soc.cpu.$procmux$4457_Y[1]_new_
.sym 79608 soc.cpu.mem_rdata_q[24]
.sym 79609 soc.cpu.mem_rdata_q[23]
.sym 79676 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 79677 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 79678 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 79679 $abc$61060$new_n4595_
.sym 79682 $false
.sym 79683 $false
.sym 79684 $abc$61060$new_n4596_
.sym 79685 $abc$61060$new_n4471_
.sym 79688 $false
.sym 79689 $false
.sym 79690 $abc$61060$new_n4566_
.sym 79691 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19130[1]_new_inv_
.sym 79694 $false
.sym 79695 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 79696 $abc$61060$new_n4471_
.sym 79697 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 79700 soc.cpu.mem_rdata_latched[3]
.sym 79701 soc.cpu.mem_rdata_latched[2]
.sym 79702 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 79703 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 79706 $false
.sym 79707 $false
.sym 79708 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 79709 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 79712 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 79713 $abc$61060$new_n4566_
.sym 79714 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19130[1]_new_inv_
.sym 79715 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 79718 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 79719 $abc$61060$new_n4549_
.sym 79720 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 79721 $abc$61060$new_n4471_
.sym 79725 $abc$61060$new_n8178_
.sym 79726 $abc$61060$new_n5572_
.sym 79727 $abc$61060$new_n8177_
.sym 79728 $abc$61060$new_n8179_
.sym 79729 $abc$61060$new_n5571_
.sym 79730 $abc$61060$new_n5573_
.sym 79731 $abc$61060$new_n5549_
.sym 79732 $abc$61060$new_n5548_
.sym 79799 $false
.sym 79800 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 79801 $abc$61060$new_n4374_
.sym 79802 $abc$61060$new_n4431_
.sym 79805 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 79806 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 79807 soc.cpu.mem_rdata_latched[12]
.sym 79808 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 79811 $false
.sym 79812 $false
.sym 79813 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 79814 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 79817 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 79818 $abc$61060$new_n4431_
.sym 79819 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 79820 $abc$61060$new_n4374_
.sym 79823 $false
.sym 79824 $false
.sym 79825 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 79826 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 79829 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 79830 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 79831 $abc$61060$new_n4374_
.sym 79832 $abc$61060$new_n4431_
.sym 79835 $false
.sym 79836 $false
.sym 79837 soc.cpu.mem_rdata_q[10]
.sym 79838 soc.cpu.mem_xfer
.sym 79841 $false
.sym 79842 $false
.sym 79843 $abc$61060$new_n4431_
.sym 79844 $abc$61060$new_n4374_
.sym 79848 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 79849 $abc$61060$new_n5567_
.sym 79850 $abc$61060$new_n5505_
.sym 79851 $abc$61060$new_n5455_
.sym 79852 $abc$61060$new_n5566_
.sym 79853 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.sym 79854 $abc$61060$new_n5568_
.sym 79855 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_
.sym 79922 $false
.sym 79923 $abc$61060$new_n5505_
.sym 79924 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[3]_new_
.sym 79925 soc.cpu.mem_rdata_latched[6]
.sym 79928 $false
.sym 79929 $abc$61060$new_n5504_
.sym 79930 $abc$61060$new_n5499_
.sym 79931 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_
.sym 79934 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 79935 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 79936 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 79937 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 79940 $false
.sym 79941 $false
.sym 79942 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 79943 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 79946 $false
.sym 79947 soc.cpu.mem_xfer
.sym 79948 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 79949 soc.cpu.mem_rdata_q[9]
.sym 79952 $false
.sym 79953 $false
.sym 79954 $abc$61060$new_n5499_
.sym 79955 $abc$61060$new_n5431_
.sym 79958 $false
.sym 79959 soc.cpu.mem_xfer
.sym 79960 $abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 79961 soc.cpu.mem_rdata_q[31]
.sym 79964 $abc$61060$new_n5432_
.sym 79965 $abc$61060$techmap$techmap\soc.cpu.$procmux$5368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13906_Y_new_inv_
.sym 79966 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_
.sym 79967 $abc$61060$new_n5431_
.sym 79968 $true
.sym 79969 clk_16mhz$2$2
.sym 79970 $false
.sym 79971 $abc$61060$new_n5478_
.sym 79972 $abc$61060$new_n8240_
.sym 79973 $abc$61060$new_n5474_
.sym 79974 $abc$61060$new_n5462_
.sym 79975 $abc$61060$new_n8242_
.sym 79976 $abc$61060$new_n5476_
.sym 79977 soc.cpu.mem_rdata_q[25]
.sym 79978 soc.cpu.mem_rdata_q[27]
.sym 80045 $false
.sym 80046 $false
.sym 80047 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 80048 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 80051 $false
.sym 80052 soc.cpu.mem_xfer
.sym 80053 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 80054 soc.cpu.mem_rdata_q[28]
.sym 80057 $false
.sym 80058 soc.cpu.mem_rdata_latched[12]
.sym 80059 $abc$61060$new_n5480_
.sym 80060 $abc$61060$new_n5432_
.sym 80063 $false
.sym 80064 soc.cpu.mem_xfer
.sym 80065 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 80066 soc.cpu.mem_rdata_q[7]
.sym 80069 $abc$61060$new_n5476_
.sym 80070 soc.cpu.mem_rdata_latched[12]
.sym 80071 $abc$61060$new_n5439_
.sym 80072 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 80075 $false
.sym 80076 $abc$61060$new_n5479_
.sym 80077 $abc$61060$techmap\soc.cpu.$procmux$5249_Y_new_inv_
.sym 80078 $abc$61060$new_n5498_
.sym 80081 $abc$61060$new_n5474_
.sym 80082 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[3]_new_inv_
.sym 80083 $abc$61060$new_n5427_
.sym 80084 $abc$61060$new_n5445_
.sym 80087 $abc$61060$new_n5584_
.sym 80088 $abc$61060$techmap\soc.cpu.$procmux$5207_Y_new_inv_
.sym 80089 $abc$61060$new_n5427_
.sym 80090 $abc$61060$new_n5445_
.sym 80091 $true
.sym 80092 clk_16mhz$2$2
.sym 80093 $false
.sym 80094 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[6]
.sym 80095 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[1]_new_inv_
.sym 80096 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[1]
.sym 80097 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[6]_new_inv_
.sym 80098 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]
.sym 80099 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[4]_new_inv_
.sym 80100 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1]
.sym 80101 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[10]_new_inv_
.sym 80210 soc.cpu.pcpi_div.instr_divu
.sym 80211 soc.cpu.pcpi_div.instr_div
.sym 80212 soc.cpu.pcpi_div.quotient[0]
.sym 80213 soc.cpu.pcpi_div.dividend[0]
.sym 80214 $true
.sym 80215 clk_16mhz$2$2
.sym 80216 $false
.sym 80217 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[28]_new_inv_
.sym 80218 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[11]
.sym 80219 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[11]_new_inv_
.sym 80220 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[7]
.sym 80221 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[5]
.sym 80222 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[5]_new_inv_
.sym 80223 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[19]_new_inv_
.sym 80224 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[10]
.sym 80291 $false
.sym 80292 soc.cpu.pcpi_div.outsign
.sym 80293 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[8]
.sym 80294 soc.cpu.pcpi_div.dividend[8]
.sym 80297 $false
.sym 80298 $false
.sym 80299 $false
.sym 80300 soc.cpu.pcpi_div.quotient[0]
.sym 80309 $false
.sym 80310 soc.cpu.pcpi_div.outsign
.sym 80311 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[7]
.sym 80312 soc.cpu.pcpi_div.dividend[7]
.sym 80327 $false
.sym 80328 soc.cpu.pcpi_div.outsign
.sym 80329 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[2]
.sym 80330 soc.cpu.pcpi_div.dividend[2]
.sym 80342 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[2]
.sym 80343 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[3]
.sym 80344 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[4]
.sym 80345 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[5]
.sym 80346 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[6]
.sym 80347 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[7]
.sym 80426 $false
.sym 80427 soc.cpu.pcpi_div.outsign
.sym 80428 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[13]
.sym 80429 soc.cpu.pcpi_div.dividend[13]
.sym 80444 $false
.sym 80445 soc.cpu.pcpi_div.outsign
.sym 80446 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[9]
.sym 80447 soc.cpu.pcpi_div.dividend[9]
.sym 80450 $false
.sym 80451 $false
.sym 80452 soc.cpu.pcpi_div.quotient[12]
.sym 80453 soc.cpu.pcpi_div.quotient_msk[12]
.sym 80456 $false
.sym 80457 $false
.sym 80458 soc.cpu.pcpi_div.quotient[7]
.sym 80459 soc.cpu.pcpi_div.quotient_msk[7]
.sym 80460 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 80461 clk_16mhz$2$2
.sym 80462 soc.cpu.pcpi_div.start$2
.sym 80463 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[8]
.sym 80464 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[9]
.sym 80465 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[10]
.sym 80466 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[11]
.sym 80467 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[12]
.sym 80468 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[13]
.sym 80469 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[14]
.sym 80470 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[15]
.sym 80537 $false
.sym 80538 soc.cpu.pcpi_div.outsign
.sym 80539 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[16]
.sym 80540 soc.cpu.pcpi_div.dividend[16]
.sym 80543 $false
.sym 80544 $false
.sym 80545 $false
.sym 80546 soc.cpu.pcpi_div.dividend[9]
.sym 80549 $false
.sym 80550 soc.cpu.pcpi_div.outsign
.sym 80551 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[26]
.sym 80552 soc.cpu.pcpi_div.dividend[26]
.sym 80555 $false
.sym 80556 soc.cpu.pcpi_div.outsign
.sym 80557 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[15]
.sym 80558 soc.cpu.pcpi_div.dividend[15]
.sym 80561 $false
.sym 80562 soc.cpu.pcpi_div.outsign
.sym 80563 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[21]
.sym 80564 soc.cpu.pcpi_div.dividend[21]
.sym 80567 $false
.sym 80568 $false
.sym 80569 $false
.sym 80570 soc.cpu.pcpi_div.dividend[12]
.sym 80573 $false
.sym 80574 soc.cpu.pcpi_div.outsign
.sym 80575 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[12]
.sym 80576 soc.cpu.pcpi_div.dividend[12]
.sym 80579 soc.cpu.pcpi_div.instr_divu
.sym 80580 soc.cpu.pcpi_div.instr_div
.sym 80581 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[14]_new_inv_
.sym 80582 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[14]_new_inv_
.sym 80583 $true
.sym 80584 clk_16mhz$2$2
.sym 80585 $false
.sym 80586 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[16]
.sym 80587 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[17]
.sym 80588 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[18]
.sym 80589 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[19]
.sym 80590 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[20]
.sym 80591 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[21]
.sym 80592 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[22]
.sym 80593 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[23]
.sym 80660 $false
.sym 80661 soc.cpu.pcpi_div.outsign
.sym 80662 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[18]
.sym 80663 soc.cpu.pcpi_div.dividend[18]
.sym 80666 $false
.sym 80667 $false
.sym 80668 $false
.sym 80669 soc.cpu.pcpi_div.dividend[17]
.sym 80672 $false
.sym 80673 $false
.sym 80674 $false
.sym 80675 soc.cpu.pcpi_div.dividend[23]
.sym 80684 $false
.sym 80685 soc.cpu.pcpi_div.outsign
.sym 80686 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[23]
.sym 80687 soc.cpu.pcpi_div.dividend[23]
.sym 80690 $false
.sym 80691 soc.cpu.pcpi_div.outsign
.sym 80692 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[17]
.sym 80693 soc.cpu.pcpi_div.dividend[17]
.sym 80696 $false
.sym 80697 $false
.sym 80698 soc.cpu.pcpi_div.quotient[21]
.sym 80699 soc.cpu.pcpi_div.quotient_msk[21]
.sym 80702 $false
.sym 80703 $false
.sym 80704 soc.cpu.pcpi_div.quotient[23]
.sym 80705 soc.cpu.pcpi_div.quotient_msk[23]
.sym 80706 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 80707 clk_16mhz$2$2
.sym 80708 soc.cpu.pcpi_div.start$2
.sym 80709 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[24]
.sym 80710 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[25]
.sym 80711 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[26]
.sym 80712 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[27]
.sym 80713 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[28]
.sym 80714 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[29]
.sym 80715 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[30]
.sym 80716 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[31]_new_inv_
.sym 80783 $false
.sym 80784 soc.cpu.pcpi_div.outsign
.sym 80785 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[27]
.sym 80786 soc.cpu.pcpi_div.dividend[27]
.sym 80789 $false
.sym 80790 soc.cpu.pcpi_div.outsign
.sym 80791 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[30]
.sym 80792 soc.cpu.pcpi_div.dividend[30]
.sym 80795 $false
.sym 80796 soc.cpu.pcpi_div.outsign
.sym 80797 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[24]
.sym 80798 soc.cpu.pcpi_div.dividend[24]
.sym 80801 $false
.sym 80802 $false
.sym 80803 $false
.sym 80804 soc.cpu.pcpi_div.dividend[29]
.sym 80807 $false
.sym 80808 soc.cpu.pcpi_div.outsign
.sym 80809 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[29]
.sym 80810 soc.cpu.pcpi_div.quotient[29]
.sym 80813 $false
.sym 80814 $false
.sym 80815 $false
.sym 80816 soc.cpu.pcpi_div.quotient[29]
.sym 80819 $false
.sym 80820 $false
.sym 80821 $false
.sym 80822 soc.cpu.pcpi_div.dividend[27]
.sym 80825 $false
.sym 80826 soc.cpu.pcpi_div.outsign
.sym 80827 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[29]
.sym 80828 soc.cpu.pcpi_div.dividend[29]
.sym 81062 flash_io0_do
.sym 81064 soc.spimemio.config_do[2]
.sym 81066 soc.spimemio.config_do[0]
.sym 81170 soc.spimemio.config_ddr
.sym 81171 soc.spimemio.xfer_io1_90
.sym 81172 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 81173 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81176 $false
.sym 81177 soc.spimemio.config_en
.sym 81178 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:168$58_Y_new_inv_
.sym 81179 soc.spimemio.config_do[2]
.sym 81182 $false
.sym 81183 $false
.sym 81184 resetn$2
.sym 81185 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 81188 soc.spimemio.config_ddr
.sym 81189 soc.spimemio.xfer_io0_90
.sym 81190 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 81191 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81194 soc.spimemio.config_ddr
.sym 81195 soc.spimemio.xfer_io2_90
.sym 81196 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 81197 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81206 soc.spimemio.config_ddr
.sym 81207 soc.spimemio.xfer_io3_90
.sym 81208 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 81209 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81219 $abc$61060$new_n4154_
.sym 81220 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 81221 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 81222 soc.cpu.instr_xori
.sym 81223 soc.cpu.instr_addi
.sym 81224 soc.cpu.instr_and
.sym 81225 soc.cpu.instr_sll
.sym 81226 soc.cpu.instr_andi
.sym 81299 soc.cpu.mem_rdata_q[12]
.sym 81300 soc.cpu.mem_rdata_q[14]
.sym 81301 $abc$61060$new_n5320_
.sym 81302 soc.cpu.mem_rdata_q[13]
.sym 81329 soc.cpu.mem_rdata_q[12]
.sym 81330 $abc$61060$new_n5320_
.sym 81331 soc.cpu.mem_rdata_q[14]
.sym 81332 soc.cpu.mem_rdata_q[13]
.sym 81339 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 81340 clk_16mhz$2$2
.sym 81341 $false
.sym 81342 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_
.sym 81343 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][0]_new_
.sym 81344 $abc$61060$new_n4155_
.sym 81345 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.sym 81346 $abc$61060$new_n4158_
.sym 81347 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_
.sym 81348 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_
.sym 81349 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 81416 soc.cpu.instr_srli
.sym 81417 soc.cpu.instr_srai
.sym 81418 soc.cpu.instr_sh
.sym 81419 soc.cpu.instr_sw
.sym 81422 $abc$61060$new_n4154_
.sym 81423 $abc$61060$new_n4153_
.sym 81424 $abc$61060$new_n4151_
.sym 81425 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 81428 $false
.sym 81429 soc.cpu.mem_rdata_q[12]
.sym 81430 soc.cpu.mem_rdata_q[14]
.sym 81431 soc.cpu.mem_rdata_q[13]
.sym 81434 soc.cpu.instr_beq
.sym 81435 soc.cpu.instr_lb
.sym 81436 soc.cpu.instr_lbu
.sym 81437 soc.cpu.instr_sb
.sym 81440 soc.cpu.instr_srli
.sym 81441 soc.cpu.instr_srai
.sym 81442 soc.cpu.instr_srl
.sym 81443 soc.cpu.instr_sra
.sym 81446 soc.cpu.mem_rdata_q[12]
.sym 81447 soc.cpu.mem_rdata_q[14]
.sym 81448 $abc$61060$new_n5363_
.sym 81449 soc.cpu.mem_rdata_q[13]
.sym 81452 $false
.sym 81453 $false
.sym 81454 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 81455 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 81458 soc.cpu.mem_rdata_q[12]
.sym 81459 soc.cpu.mem_rdata_q[14]
.sym 81460 $abc$61060$new_n5360_
.sym 81461 soc.cpu.mem_rdata_q[13]
.sym 81462 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 81463 clk_16mhz$2$2
.sym 81464 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 81465 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[2]_new_inv_
.sym 81466 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24787[0]_new_
.sym 81467 $abc$61060$new_n6767_
.sym 81468 $abc$61060$new_n6939_
.sym 81469 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24755[1]_new_inv_
.sym 81470 $abc$61060$new_n6720_
.sym 81471 soc.cpu.alu_out_q[10]
.sym 81472 soc.cpu.alu_out_q[6]
.sym 81539 $false
.sym 81540 soc.cpu.reg_op2[2]
.sym 81541 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_
.sym 81542 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_
.sym 81545 $false
.sym 81546 soc.cpu.reg_op2[3]
.sym 81547 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_
.sym 81548 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.sym 81551 soc.cpu.reg_op2[4]
.sym 81552 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 81553 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][22]_new_inv_
.sym 81554 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][6]_new_inv_
.sym 81557 $false
.sym 81558 soc.cpu.reg_op2[3]
.sym 81559 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_
.sym 81560 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_
.sym 81563 $false
.sym 81564 soc.cpu.reg_op1[31]
.sym 81565 soc.cpu.instr_sra
.sym 81566 soc.cpu.instr_srai
.sym 81569 $abc$61060$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 81570 $false
.sym 81571 $false
.sym 81572 $false
.sym 81575 $false
.sym 81576 $false
.sym 81577 soc.cpu.is_sb_sh_sw
.sym 81578 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 81581 $false
.sym 81582 $false
.sym 81583 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 81584 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 81585 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 81586 clk_16mhz$2$2
.sym 81587 $false
.sym 81588 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][16]_new_
.sym 81589 $abc$61060$new_n6686_
.sym 81590 $abc$61060$new_n6691_
.sym 81591 $abc$61060$new_n4069_
.sym 81592 $abc$61060$new_n6854_
.sym 81593 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15913_Y[4]_new_
.sym 81594 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][24]_new_
.sym 81595 soc.cpu.alu_out_q[4]
.sym 81662 $false
.sym 81663 soc.cpu.reg_op2[3]
.sym 81664 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_
.sym 81665 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][4]_new_inv_
.sym 81668 $false
.sym 81669 soc.cpu.reg_op2[3]
.sym 81670 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][4]_new_
.sym 81671 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][4]_new_inv_
.sym 81674 soc.cpu.reg_op2[4]
.sym 81675 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 81676 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][20]_new_inv_
.sym 81677 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][4]_new_
.sym 81680 $false
.sym 81681 soc.cpu.reg_op2[2]
.sym 81682 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_
.sym 81683 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 81686 $false
.sym 81687 soc.cpu.reg_op2[1]
.sym 81688 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_
.sym 81689 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 81692 $false
.sym 81693 soc.cpu.reg_op2[3]
.sym 81694 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_
.sym 81695 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_
.sym 81698 $false
.sym 81699 $false
.sym 81700 $abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_
.sym 81701 $abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 81704 $abc$61060$new_n6896_
.sym 81705 $abc$61060$new_n6842_
.sym 81706 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][22]_new_inv_
.sym 81707 soc.cpu.reg_op2[4]
.sym 81711 $abc$61060$new_n6918_
.sym 81712 $abc$61060$new_n6838_
.sym 81713 $abc$61060$new_n6883_
.sym 81714 $abc$61060$new_n6832_
.sym 81716 soc.cpu.alu_out_q[16]
.sym 81717 soc.cpu.alu_out_q[20]
.sym 81718 soc.cpu.alu_out_q[26]
.sym 81785 $false
.sym 81786 soc.cpu.reg_op2[2]
.sym 81787 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_
.sym 81788 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 81791 $false
.sym 81792 soc.cpu.reg_op2[2]
.sym 81793 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_
.sym 81794 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_
.sym 81797 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 81798 $abc$61060$new_n6562_
.sym 81799 $abc$61060$new_n6547_
.sym 81800 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][16]_new_
.sym 81803 $false
.sym 81804 soc.cpu.reg_op2[3]
.sym 81805 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_
.sym 81806 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 81809 $false
.sym 81810 $abc$61060$new_n6842_
.sym 81811 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][20]_new_inv_
.sym 81812 soc.cpu.reg_op2[4]
.sym 81815 soc.cpu.reg_op2[4]
.sym 81816 soc.cpu.reg_op2[3]
.sym 81817 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_
.sym 81818 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_
.sym 81821 $false
.sym 81822 soc.cpu.reg_op2[1]
.sym 81823 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_
.sym 81824 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_
.sym 81827 soc.cpu.reg_op2[3]
.sym 81828 soc.cpu.reg_op2[4]
.sym 81829 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_
.sym 81830 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_
.sym 81834 $abc$61060$new_n6917_
.sym 81835 $abc$61060$new_n6915_
.sym 81836 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[12]_new_
.sym 81837 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24899[1]_new_inv_
.sym 81838 $abc$61060$new_n6922_
.sym 81839 soc.cpu.alu_out_q[28]
.sym 81840 soc.cpu.alu_out_q[8]
.sym 81841 soc.cpu.alu_out_q[24]
.sym 81908 $abc$61060$new_n4054_
.sym 81909 soc.spimemio.valid
.sym 81910 soc.memory.rdata[8]
.sym 81911 soc.ram_ready
.sym 81914 $false
.sym 81915 soc.cpu.reg_op2[3]
.sym 81916 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.sym 81917 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 81920 soc.cpu.reg_op2[4]
.sym 81921 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 81922 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_
.sym 81923 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][12]_new_
.sym 81926 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[22]
.sym 81927 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 81928 soc.cpu.cpu_state[4]
.sym 81929 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 81932 $abc$61060$new_n6580_
.sym 81933 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[0]_new_
.sym 81934 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][16]_new_
.sym 81935 $abc$61060$new_n6588_
.sym 81938 $false
.sym 81939 soc.cpu.reg_op2[3]
.sym 81940 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_
.sym 81941 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 81944 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 81945 $abc$61060$new_n6741_
.sym 81946 soc.cpu.reg_op2[4]
.sym 81947 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_
.sym 81950 $abc$61060$new_n4852_
.sym 81951 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.sym 81952 $abc$61060$new_n4649_
.sym 81953 soc.cpu.reg_op1[22]
.sym 81954 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 81955 clk_16mhz$2$2
.sym 81956 $false
.sym 81957 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24835[1]_new_inv_
.sym 81958 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_
.sym 81959 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_
.sym 81960 $abc$61060$new_n6834_
.sym 81961 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[14]_new_
.sym 81962 soc.cpu.alu_out_q[12]
.sym 81963 soc.cpu.alu_out_q[14]
.sym 81964 soc.cpu.alu_out_q[18]
.sym 82031 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[12]
.sym 82032 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 82033 soc.cpu.cpu_state[4]
.sym 82034 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 82043 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[5]
.sym 82044 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 82045 soc.cpu.cpu_state[4]
.sym 82046 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 82049 $false
.sym 82050 $false
.sym 82051 soc.cpu.cpu_state[2]
.sym 82052 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[22]_new_inv_
.sym 82055 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 82056 $abc$61060$new_n6810_
.sym 82057 soc.cpu.reg_op2[4]
.sym 82058 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][30]_new_
.sym 82061 $abc$61060$new_n6973_
.sym 82062 $abc$61060$new_n6842_
.sym 82063 soc.cpu.reg_op2[4]
.sym 82064 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][30]_new_
.sym 82067 $false
.sym 82068 $abc$61060$new_n6545_
.sym 82069 soc.cpu.is_compare
.sym 82070 $abc$61060$soc.cpu.alu_out_0_new_inv_
.sym 82073 $false
.sym 82074 $abc$61060$new_n6895_
.sym 82075 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_
.sym 82076 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 82077 $true
.sym 82078 clk_16mhz$2$2
.sym 82079 $false
.sym 82080 $abc$61060$new_n6793_
.sym 82081 flash_io2_oe
.sym 82082 $abc$61060$new_n6817_
.sym 82083 $abc$61060$new_n5694_
.sym 82084 $abc$61060$new_n5702_
.sym 82085 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24803[1]_new_inv_
.sym 82086 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24819[1]_new_inv_
.sym 82087 soc.spimemio.config_oe[2]
.sym 82154 $false
.sym 82155 $false
.sym 82156 soc.cpu.cpu_state[2]
.sym 82157 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[14]_new_inv_
.sym 82160 $false
.sym 82161 $false
.sym 82162 soc.cpu.cpu_state[2]
.sym 82163 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[27]_new_inv_
.sym 82172 $abc$61060$new_n4054_
.sym 82173 soc.spimemio.valid
.sym 82174 soc.memory.rdata[9]
.sym 82175 soc.ram_ready
.sym 82178 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[14]
.sym 82179 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 82180 soc.cpu.cpu_state[4]
.sym 82181 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 82184 $abc$61060$new_n4827_
.sym 82185 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.sym 82186 $abc$61060$new_n4649_
.sym 82187 soc.cpu.reg_op1[27]
.sym 82190 $abc$61060$new_n4709_
.sym 82191 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.sym 82192 $abc$61060$new_n4649_
.sym 82193 soc.cpu.reg_op1[14]
.sym 82196 $abc$61060$new_n4775_
.sym 82197 $abc$61060$techmap$techmap\soc.cpu.$procmux$4115.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.sym 82198 $abc$61060$new_n4649_
.sym 82199 soc.cpu.reg_op1[5]
.sym 82200 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 82201 clk_16mhz$2$2
.sym 82202 $false
.sym 82203 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 82204 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 82205 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 82206 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 82207 $abc$61060$new_n5698_
.sym 82210 soc.cpu.reg_pc[6]
.sym 82277 $false
.sym 82278 $abc$61060$new_n5794_
.sym 82279 soc.cpu.reg_next_pc[31]
.sym 82280 $abc$61060$new_n5666_
.sym 82283 soc.cpu.is_lui_auipc_jal
.sym 82284 soc.cpu.cpuregs_rs1[14]
.sym 82285 soc.cpu.reg_pc[14]
.sym 82286 soc.cpu.instr_lui
.sym 82289 $false
.sym 82290 $abc$61060$new_n5710_
.sym 82291 soc.cpu.reg_next_pc[10]
.sym 82292 $abc$61060$new_n5666_
.sym 82295 $false
.sym 82296 soc.cpu.latched_stalu
.sym 82297 soc.cpu.alu_out_q[4]
.sym 82298 soc.cpu.reg_out[4]
.sym 82301 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 82302 soc.cpu.latched_stalu
.sym 82303 soc.cpu.alu_out_q[7]
.sym 82304 soc.cpu.reg_out[7]
.sym 82307 $false
.sym 82308 $false
.sym 82309 soc.cpu.cpu_state[5]
.sym 82310 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 82313 soc.cpu.cpu_state[5]
.sym 82314 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 82315 soc.cpu.instr_lh
.sym 82316 soc.cpu.latched_is_lh
.sym 82319 soc.cpu.cpu_state[5]
.sym 82320 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 82321 soc.cpu.instr_lb
.sym 82322 soc.cpu.latched_is_lb
.sym 82323 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37213
.sym 82324 clk_16mhz$2$2
.sym 82325 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 82326 $abc$61060$new_n4276_
.sym 82327 $abc$61060$new_n5682_
.sym 82328 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 82329 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 82330 soc.cpu.reg_pc[2]
.sym 82331 soc.cpu.reg_pc[20]
.sym 82332 soc.cpu.reg_pc[8]
.sym 82333 soc.cpu.reg_pc[7]
.sym 82400 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 82401 soc.cpu.latched_stalu
.sym 82402 soc.cpu.alu_out_q[11]
.sym 82403 soc.cpu.reg_out[11]
.sym 82406 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 82407 soc.cpu.latched_stalu
.sym 82408 soc.cpu.alu_out_q[2]
.sym 82409 soc.cpu.reg_out[2]
.sym 82412 soc.cpu.cpu_state[5]
.sym 82413 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 82414 soc.cpu.cpu_state[4]
.sym 82415 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 82418 $false
.sym 82419 soc.cpu.latched_stalu
.sym 82420 soc.cpu.alu_out_q[18]
.sym 82421 soc.cpu.reg_out[18]
.sym 82424 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 82425 soc.cpu.latched_stalu
.sym 82426 soc.cpu.alu_out_q[11]
.sym 82427 soc.cpu.reg_out[11]
.sym 82430 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 82431 soc.cpu.latched_stalu
.sym 82432 soc.cpu.alu_out_q[2]
.sym 82433 soc.cpu.reg_out[2]
.sym 82436 $abc$61060$new_n4054_
.sym 82437 soc.spimemio.valid
.sym 82438 soc.memory.rdata[11]
.sym 82439 soc.ram_ready
.sym 82442 $false
.sym 82443 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 82444 soc.cpu.reg_op2[17]
.sym 82445 soc.cpu.reg_op2[1]
.sym 82446 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 82447 clk_16mhz$2$2
.sym 82448 $false
.sym 82449 $abc$61060$new_n5718_
.sym 82450 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 82451 $abc$61060$new_n5766_
.sym 82452 $abc$61060$new_n5722_
.sym 82453 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 82454 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 82455 $abc$61060$new_n5730_
.sym 82456 soc.cpu.reg_pc[13]
.sym 82523 $false
.sym 82524 $abc$61060$new_n5714_
.sym 82525 soc.cpu.reg_next_pc[11]
.sym 82526 $abc$61060$new_n5666_
.sym 82529 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 82530 $false
.sym 82531 $false
.sym 82532 $false
.sym 82535 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 82536 $false
.sym 82537 $false
.sym 82538 $false
.sym 82541 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 82542 $false
.sym 82543 $false
.sym 82544 $false
.sym 82547 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 82548 $false
.sym 82549 $false
.sym 82550 $false
.sym 82553 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 82554 $false
.sym 82555 $false
.sym 82556 $false
.sym 82559 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 82560 $false
.sym 82561 $false
.sym 82562 $false
.sym 82565 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 82566 $false
.sym 82567 $false
.sym 82568 $false
.sym 82569 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 82570 clk_16mhz$2$2
.sym 82571 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 82572 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.sym 82573 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 82574 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 82575 $abc$61060$new_n5754_
.sym 82576 $abc$61060$new_n5762_
.sym 82577 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 82578 soc.cpu.reg_pc[22]
.sym 82579 soc.cpu.reg_pc[23]
.sym 82646 $false
.sym 82647 $abc$61060$new_n5706_
.sym 82648 soc.cpu.reg_next_pc[9]
.sym 82649 $abc$61060$new_n5666_
.sym 82652 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 82653 soc.cpu.latched_stalu
.sym 82654 soc.cpu.alu_out_q[5]
.sym 82655 soc.cpu.reg_out[5]
.sym 82658 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 82659 soc.cpu.latched_stalu
.sym 82660 soc.cpu.alu_out_q[9]
.sym 82661 soc.cpu.reg_out[9]
.sym 82664 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 82665 soc.cpu.irq_state[0]
.sym 82666 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_
.sym 82667 soc.cpu.reg_next_pc[4]
.sym 82670 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 82671 soc.cpu.latched_stalu
.sym 82672 soc.cpu.alu_out_q[22]
.sym 82673 soc.cpu.reg_out[22]
.sym 82676 $false
.sym 82677 $abc$61060$new_n5690_
.sym 82678 soc.cpu.reg_next_pc[5]
.sym 82679 $abc$61060$new_n5666_
.sym 82682 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 82683 soc.cpu.latched_stalu
.sym 82684 soc.cpu.alu_out_q[5]
.sym 82685 soc.cpu.reg_out[5]
.sym 82688 $abc$61060$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 82689 soc.cpu.mem_rdata_q[12]
.sym 82690 $abc$61060$new_n5320_
.sym 82691 soc.cpu.mem_rdata_q[13]
.sym 82692 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 82693 clk_16mhz$2$2
.sym 82694 $false
.sym 82696 $abc$61060$new_n5782_
.sym 82697 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 82698 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 82699 $abc$61060$new_n5774_
.sym 82700 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.sym 82702 soc.simpleuart.cfg_divider[19]
.sym 82769 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 82770 soc.cpu.latched_stalu
.sym 82771 soc.cpu.alu_out_q[27]
.sym 82772 soc.cpu.reg_out[27]
.sym 82775 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 82776 soc.cpu.latched_stalu
.sym 82777 soc.cpu.alu_out_q[27]
.sym 82778 soc.cpu.reg_out[27]
.sym 82781 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 82782 soc.cpu.irq_state[0]
.sym 82783 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_
.sym 82784 soc.cpu.reg_next_pc[18]
.sym 82787 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 82788 $false
.sym 82789 $false
.sym 82790 $false
.sym 82793 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 82794 $false
.sym 82795 $false
.sym 82796 $false
.sym 82799 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 82800 $false
.sym 82801 $false
.sym 82802 $false
.sym 82805 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 82806 $false
.sym 82807 $false
.sym 82808 $false
.sym 82811 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 82812 $false
.sym 82813 $false
.sym 82814 $false
.sym 82815 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 82816 clk_16mhz$2$2
.sym 82817 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 82818 $abc$61060$new_n4395_
.sym 82821 $abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_
.sym 82822 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 82825 soc.cpu.mem_wdata[19]
.sym 82892 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[1]
.sym 82893 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 82894 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 82895 $abc$61060$new_n5673_
.sym 82904 $false
.sym 82905 $false
.sym 82906 soc.cpu.is_alu_reg_reg
.sym 82907 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 82910 $false
.sym 82911 $false
.sym 82912 soc.cpu.is_alu_reg_imm
.sym 82913 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 82916 $abc$61060$new_n4054_
.sym 82917 soc.spimemio.valid
.sym 82918 soc.memory.rdata[10]
.sym 82919 soc.ram_ready
.sym 82928 $false
.sym 82929 $abc$61060$new_n5778_
.sym 82930 soc.cpu.reg_next_pc[27]
.sym 82931 $abc$61060$new_n5666_
.sym 82934 $abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 82935 $false
.sym 82936 $false
.sym 82937 $false
.sym 82938 $true
.sym 82939 clk_16mhz$2$2
.sym 82940 $false
.sym 82941 $abc$61060$new_n4661_
.sym 82944 soc.cpu.decoded_imm[29]
.sym 83015 $false
.sym 83016 soc.cpu.instr_auipc
.sym 83017 soc.cpu.instr_lui
.sym 83018 soc.cpu.instr_jal
.sym 83021 soc.cpu.mem_rdata_q[30]
.sym 83022 $abc$61060$new_n5322_
.sym 83023 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1046$2236_Y_new_
.sym 83024 soc.cpu.mem_rdata_q[29]
.sym 83027 soc.cpu.mem_rdata_q[12]
.sym 83028 soc.cpu.mem_rdata_q[14]
.sym 83029 soc.cpu.is_alu_reg_imm
.sym 83030 soc.cpu.mem_rdata_q[13]
.sym 83039 $false
.sym 83040 $false
.sym 83041 $abc$61060$new_n4084_
.sym 83042 $abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 83045 soc.cpu.is_alu_reg_reg
.sym 83046 soc.cpu.mem_rdata_q[30]
.sym 83047 $abc$61060$new_n5322_
.sym 83048 soc.cpu.mem_rdata_q[29]
.sym 83057 $false
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 83062 clk_16mhz$2$2
.sym 83063 $false
.sym 83064 $abc$61060$new_n5129_
.sym 83066 $abc$61060$new_n4746_
.sym 83067 soc.cpu.decoded_imm[9]
.sym 83068 soc.cpu.decoded_imm[6]
.sym 83069 soc.cpu.decoded_imm[14]
.sym 83070 soc.cpu.decoded_imm[10]
.sym 83138 soc.cpu.mem_rdata_q[31]
.sym 83139 $abc$61060$new_n4084_
.sym 83140 soc.cpu.instr_auipc
.sym 83141 soc.cpu.instr_lui
.sym 83144 $false
.sym 83145 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 83146 soc.cpu.is_sb_sh_sw
.sym 83147 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 83150 $false
.sym 83151 soc.cpu.is_alu_reg_imm
.sym 83152 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 83153 soc.cpu.instr_jalr
.sym 83162 $abc$61060$new_n4054_
.sym 83163 soc.spimemio.valid
.sym 83164 soc.memory.rdata[31]
.sym 83165 soc.ram_ready
.sym 83168 $false
.sym 83169 $false
.sym 83170 soc.cpu.mem_rdata_q[31]
.sym 83171 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 83174 soc.cpu.mem_rdata_q[25]
.sym 83175 $abc$61060$new_n4084_
.sym 83176 soc.cpu.decoded_imm_uj[5]
.sym 83177 soc.cpu.instr_jal
.sym 83180 $false
.sym 83181 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26128_new_
.sym 83182 soc.cpu.decoded_imm_uj[31]
.sym 83183 soc.cpu.instr_jal
.sym 83184 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 83185 clk_16mhz$2$2
.sym 83186 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 83187 $abc$61060$new_n4642_
.sym 83188 $abc$61060$new_n4707_
.sym 83189 $abc$61060$new_n4677_
.sym 83192 soc.cpu.decoded_imm[30]
.sym 83193 soc.cpu.decoded_imm[26]
.sym 83194 soc.cpu.decoded_imm[21]
.sym 83261 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 83262 soc.cpu.mem_rdata_q[19]
.sym 83263 soc.cpu.instr_auipc
.sym 83264 soc.cpu.instr_lui
.sym 83267 soc.cpu.mem_rdata_q[21]
.sym 83268 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 83269 soc.cpu.decoded_imm_uj[1]
.sym 83270 soc.cpu.instr_jal
.sym 83273 soc.cpu.mem_rdata_q[23]
.sym 83274 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 83275 soc.cpu.decoded_imm_uj[3]
.sym 83276 soc.cpu.instr_jal
.sym 83279 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 83280 soc.cpu.mem_rdata_q[23]
.sym 83281 soc.cpu.instr_auipc
.sym 83282 soc.cpu.instr_lui
.sym 83285 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 83286 soc.cpu.mem_rdata_q[24]
.sym 83287 soc.cpu.instr_auipc
.sym 83288 soc.cpu.instr_lui
.sym 83291 $abc$61060$new_n4721_
.sym 83292 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 83293 soc.cpu.instr_jal
.sym 83294 soc.cpu.decoded_imm_uj[19]
.sym 83297 $abc$61060$new_n4693_
.sym 83298 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 83299 soc.cpu.instr_jal
.sym 83300 soc.cpu.decoded_imm_uj[23]
.sym 83303 $abc$61060$new_n4686_
.sym 83304 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 83305 soc.cpu.instr_jal
.sym 83306 soc.cpu.decoded_imm_uj[24]
.sym 83307 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 83308 clk_16mhz$2$2
.sym 83309 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 83310 soc.cpu.decoded_imm_uj[12]
.sym 83311 soc.cpu.decoded_imm_uj[10]
.sym 83312 soc.cpu.decoded_imm_uj[9]
.sym 83313 soc.cpu.decoded_imm_uj[22]
.sym 83314 soc.cpu.decoded_imm_uj[27]
.sym 83315 soc.cpu.decoded_imm_uj[31]
.sym 83316 soc.cpu.decoded_imm_uj[13]
.sym 83317 soc.cpu.decoded_imm_uj[15]
.sym 83384 $false
.sym 83385 $false
.sym 83386 $abc$61060$new_n5624_
.sym 83387 $abc$61060$new_n5618_
.sym 83390 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 83391 $false
.sym 83392 $false
.sym 83393 $false
.sym 83396 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 83397 $false
.sym 83398 $false
.sym 83399 $false
.sym 83402 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 83403 $abc$61060$new_n5623_
.sym 83404 soc.cpu.mem_rdata_latched[3]
.sym 83405 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 83408 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 83409 $abc$61060$new_n5618_
.sym 83410 $abc$61060$new_n5624_
.sym 83411 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 83414 $false
.sym 83415 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 83416 $abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 83417 soc.cpu.mem_rdata_latched[3]
.sym 83420 $false
.sym 83421 $false
.sym 83422 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 83423 $abc$61060$new_n5624_
.sym 83426 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 83427 $abc$61060$new_n5623_
.sym 83428 soc.cpu.mem_rdata_latched[4]
.sym 83429 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 83430 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 83431 clk_16mhz$2$2
.sym 83432 $false
.sym 83433 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_
.sym 83434 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.sym 83435 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_
.sym 83436 soc.cpu.is_alu_reg_reg
.sym 83437 soc.cpu.instr_lui
.sym 83438 soc.cpu.instr_auipc
.sym 83439 soc.cpu.decoded_imm_uj[14]
.sym 83440 soc.cpu.decoded_imm_uj[6]
.sym 83507 $false
.sym 83508 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 83509 $abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 83510 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 83513 $abc$61060$new_n4465_
.sym 83514 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 83515 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_
.sym 83516 soc.cpu.mem_rdata_latched[6]
.sym 83519 $false
.sym 83520 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 83521 $abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 83522 soc.cpu.mem_rdata_latched[2]
.sym 83531 $false
.sym 83532 $abc$61060$new_n5641_
.sym 83533 $abc$61060$new_n4593_
.sym 83534 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 83537 $false
.sym 83538 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 83539 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 83540 soc.cpu.mem_rdata_latched[6]
.sym 83543 $false
.sym 83544 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 83545 $abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 83546 soc.cpu.mem_rdata_latched[5]
.sym 83549 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 83550 $abc$61060$new_n5394_
.sym 83551 $abc$61060$new_n5395_
.sym 83552 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 83553 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 83554 clk_16mhz$2$2
.sym 83555 $false
.sym 83556 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[1]_new_
.sym 83557 $abc$61060$new_n5605_
.sym 83558 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 83559 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36196
.sym 83560 $abc$61060$new_n4573_
.sym 83561 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[1]_new_inv_
.sym 83562 $abc$61060$techmap$techmap\soc.cpu.$procmux$4482.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_
.sym 83563 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 83630 $false
.sym 83631 soc.cpu.mem_rdata_latched[5]
.sym 83632 soc.cpu.mem_rdata_latched[4]
.sym 83633 soc.cpu.mem_rdata_latched[6]
.sym 83636 $false
.sym 83637 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.sym 83638 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 83639 soc.cpu.mem_rdata_latched[12]
.sym 83642 $false
.sym 83643 $false
.sym 83644 soc.cpu.mem_rdata_latched[3]
.sym 83645 soc.cpu.mem_rdata_latched[2]
.sym 83648 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 83649 soc.cpu.mem_rdata_latched[12]
.sym 83650 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.sym 83651 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 83654 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 83655 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 83656 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 83657 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.sym 83660 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[1]_new_
.sym 83661 $abc$61060$new_n4574_
.sym 83662 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 83663 $abc$61060$new_n4593_
.sym 83666 $false
.sym 83667 $false
.sym 83668 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.sym 83669 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 83672 $false
.sym 83673 $false
.sym 83674 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 83675 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 83679 $abc$61060$new_n5495_
.sym 83680 $abc$61060$new_n8176_
.sym 83681 $abc$61060$new_n5493_
.sym 83682 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[4]_new_inv_
.sym 83683 $abc$61060$techmap\soc.cpu.$procmux$5405_Y[5]_new_inv_
.sym 83684 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 83685 $abc$61060$techmap$techmap\soc.cpu.$procmux$4482.$and$/usr/local/bin/../share/yosys/techmap.v:434$14069_Y_new_
.sym 83686 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_
.sym 83753 $false
.sym 83754 $false
.sym 83755 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 83756 $abc$61060$new_n4549_
.sym 83759 $false
.sym 83760 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 83761 $abc$61060$new_n4603_
.sym 83762 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 83765 soc.cpu.mem_rdata_latched[6]
.sym 83766 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 83767 $abc$61060$new_n4471_
.sym 83768 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 83771 $false
.sym 83772 soc.cpu.mem_xfer
.sym 83773 $abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 83774 soc.cpu.mem_rdata_q[24]
.sym 83777 $false
.sym 83778 soc.cpu.mem_xfer
.sym 83779 $abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 83780 soc.cpu.mem_rdata_q[23]
.sym 83783 $false
.sym 83784 $false
.sym 83785 $abc$61060$new_n4549_
.sym 83786 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 83789 $abc$61060$new_n5432_
.sym 83790 $abc$61060$new_n8179_
.sym 83791 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[4]_new_inv_
.sym 83792 $abc$61060$new_n5565_
.sym 83795 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[3]_new_inv_
.sym 83796 $abc$61060$new_n5565_
.sym 83797 $abc$61060$new_n5432_
.sym 83798 $abc$61060$new_n5571_
.sym 83799 $true
.sym 83800 clk_16mhz$2$2
.sym 83801 $false
.sym 83802 $abc$61060$new_n5492_
.sym 83803 $abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 83804 $abc$61060$new_n5480_
.sym 83805 $abc$61060$new_n5485_
.sym 83806 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13845_Y_new_inv_
.sym 83807 $abc$61060$new_n5490_
.sym 83808 soc.cpu.mem_rdata_q[29]
.sym 83809 soc.cpu.mem_rdata_q[30]
.sym 83876 soc.cpu.mem_rdata_latched[6]
.sym 83877 $abc$61060$new_n8177_
.sym 83878 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 83879 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 83882 $abc$61060$new_n5471_
.sym 83883 $abc$61060$new_n4593_
.sym 83884 $abc$61060$new_n5439_
.sym 83885 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 83888 $false
.sym 83889 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 83890 $abc$61060$new_n5439_
.sym 83891 $abc$61060$new_n4603_
.sym 83894 $abc$61060$new_n8178_
.sym 83895 $abc$61060$new_n5462_
.sym 83896 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 83897 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 83900 $abc$61060$new_n5462_
.sym 83901 $abc$61060$new_n5573_
.sym 83902 $abc$61060$new_n5572_
.sym 83903 soc.cpu.mem_rdata_latched[5]
.sym 83906 $false
.sym 83907 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 83908 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 83909 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 83912 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 83913 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 83914 soc.cpu.mem_rdata_latched[12]
.sym 83915 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 83918 $false
.sym 83919 $false
.sym 83920 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 83921 $abc$61060$new_n5549_
.sym 83925 $abc$61060$new_n5434_
.sym 83926 $abc$61060$new_n5445_
.sym 83927 $abc$61060$techmap$techmap\soc.cpu.$procmux$5394.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[1]_new_
.sym 83928 $abc$61060$new_n5453_
.sym 83929 $abc$61060$new_n5433_
.sym 83930 $abc$61060$new_n5443_
.sym 83931 $abc$61060$new_n5456_
.sym 83932 $abc$61060$new_n8238_
.sym 83999 $false
.sym 84000 $false
.sym 84001 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 84002 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 84005 $false
.sym 84006 $abc$61060$new_n5568_
.sym 84007 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 84008 soc.cpu.mem_rdata_latched[6]
.sym 84011 $abc$61060$new_n5455_
.sym 84012 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 84013 soc.cpu.mem_rdata_latched[4]
.sym 84014 $abc$61060$new_n5480_
.sym 84017 $false
.sym 84018 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 84019 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 84020 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84023 $false
.sym 84024 $abc$61060$new_n5432_
.sym 84025 $abc$61060$new_n5567_
.sym 84026 $abc$61060$new_n5462_
.sym 84029 $false
.sym 84030 soc.cpu.mem_xfer
.sym 84031 $abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 84032 soc.cpu.mem_rdata_q[25]
.sym 84035 soc.cpu.mem_rdata_latched[4]
.sym 84036 $abc$61060$new_n4593_
.sym 84037 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84038 $abc$61060$new_n5439_
.sym 84041 $false
.sym 84042 soc.cpu.mem_xfer
.sym 84043 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 84044 soc.cpu.mem_rdata_q[27]
.sym 84048 $abc$61060$new_n5450_
.sym 84049 $abc$61060$new_n5470_
.sym 84050 $abc$61060$new_n5457_
.sym 84051 $abc$61060$new_n8243_
.sym 84052 $abc$61060$new_n5427_
.sym 84053 $abc$61060$new_n8241_
.sym 84054 $abc$61060$new_n8237_
.sym 84055 soc.cpu.mem_rdata_q[26]
.sym 84122 $abc$61060$new_n5479_
.sym 84123 $abc$61060$new_n5432_
.sym 84124 $abc$61060$new_n5471_
.sym 84125 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 84128 soc.cpu.mem_rdata_latched[3]
.sym 84129 $abc$61060$new_n4593_
.sym 84130 $abc$61060$new_n4603_
.sym 84131 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84134 $false
.sym 84135 $false
.sym 84136 $abc$61060$new_n5478_
.sym 84137 $abc$61060$new_n5475_
.sym 84140 $false
.sym 84141 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84142 soc.cpu.mem_rdata_latched[12]
.sym 84143 $abc$61060$new_n5463_
.sym 84146 $abc$61060$new_n5432_
.sym 84147 $abc$61060$new_n8241_
.sym 84148 $abc$61060$new_n8240_
.sym 84149 $abc$61060$new_n5462_
.sym 84152 $false
.sym 84153 $false
.sym 84154 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84155 $abc$61060$new_n5432_
.sym 84158 $abc$61060$new_n5435_
.sym 84159 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.sym 84160 $abc$61060$new_n5427_
.sym 84161 $abc$61060$new_n5445_
.sym 84164 $false
.sym 84165 $abc$61060$new_n8242_
.sym 84166 $abc$61060$new_n8243_
.sym 84167 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_
.sym 84168 $true
.sym 84169 clk_16mhz$2$2
.sym 84170 $false
.sym 84172 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47720
.sym 84177 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[4]
.sym 84178 soc.cpu.pcpi_div.outsign
.sym 84245 $false
.sym 84246 $false
.sym 84247 $false
.sym 84248 soc.cpu.pcpi_div.dividend[6]
.sym 84251 $false
.sym 84252 soc.cpu.pcpi_div.outsign
.sym 84253 soc.cpu.pcpi_div.dividend[1]
.sym 84254 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[1]
.sym 84257 $false
.sym 84258 $false
.sym 84259 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1]
.sym 84260 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]
.sym 84263 $false
.sym 84264 soc.cpu.pcpi_div.outsign
.sym 84265 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[6]
.sym 84266 soc.cpu.pcpi_div.dividend[6]
.sym 84269 $false
.sym 84270 $false
.sym 84271 $false
.sym 84272 soc.cpu.pcpi_div.dividend[0]
.sym 84275 $false
.sym 84276 soc.cpu.pcpi_div.outsign
.sym 84277 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[4]
.sym 84278 soc.cpu.pcpi_div.dividend[4]
.sym 84281 $false
.sym 84282 $false
.sym 84283 $false
.sym 84284 soc.cpu.pcpi_div.dividend[1]
.sym 84287 $false
.sym 84288 soc.cpu.pcpi_div.outsign
.sym 84289 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[10]
.sym 84290 soc.cpu.pcpi_div.dividend[10]
.sym 84294 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[8]
.sym 84297 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[3]
.sym 84299 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[3]_new_inv_
.sym 84300 soc.cpu.pcpi_div.quotient[0]
.sym 84368 $false
.sym 84369 soc.cpu.pcpi_div.outsign
.sym 84370 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[28]
.sym 84371 soc.cpu.pcpi_div.dividend[28]
.sym 84374 $false
.sym 84375 $false
.sym 84376 $false
.sym 84377 soc.cpu.pcpi_div.dividend[11]
.sym 84380 $false
.sym 84381 soc.cpu.pcpi_div.outsign
.sym 84382 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[11]
.sym 84383 soc.cpu.pcpi_div.dividend[11]
.sym 84386 $false
.sym 84387 $false
.sym 84388 $false
.sym 84389 soc.cpu.pcpi_div.dividend[7]
.sym 84392 $false
.sym 84393 $false
.sym 84394 $false
.sym 84395 soc.cpu.pcpi_div.dividend[5]
.sym 84398 $false
.sym 84399 soc.cpu.pcpi_div.outsign
.sym 84400 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[5]
.sym 84401 soc.cpu.pcpi_div.dividend[5]
.sym 84404 $false
.sym 84405 soc.cpu.pcpi_div.outsign
.sym 84406 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[19]
.sym 84407 soc.cpu.pcpi_div.dividend[19]
.sym 84410 $false
.sym 84411 $false
.sym 84412 $false
.sym 84413 soc.cpu.pcpi_div.dividend[10]
.sym 84417 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[2]
.sym 84418 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[28]
.sym 84419 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[13]
.sym 84420 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[20]_new_inv_
.sym 84421 soc.cpu.pcpi_div.quotient[9]
.sym 84422 soc.cpu.pcpi_div.quotient[10]
.sym 84423 soc.cpu.pcpi_div.quotient[8]
.sym 84424 soc.cpu.pcpi_div.quotient[6]
.sym 84453 $true
.sym 84490 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]$2
.sym 84491 $false
.sym 84492 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]
.sym 84493 $false
.sym 84494 $false
.sym 84496 $auto$alumacc.cc:474:replace_alu$7323.C[2]
.sym 84498 $false
.sym 84499 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1]
.sym 84502 $auto$alumacc.cc:474:replace_alu$7323.C[3]
.sym 84503 $false
.sym 84504 $false
.sym 84505 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[2]
.sym 84506 $auto$alumacc.cc:474:replace_alu$7323.C[2]
.sym 84508 $auto$alumacc.cc:474:replace_alu$7323.C[4]
.sym 84509 $false
.sym 84510 $false
.sym 84511 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[3]
.sym 84512 $auto$alumacc.cc:474:replace_alu$7323.C[3]
.sym 84514 $auto$alumacc.cc:474:replace_alu$7323.C[5]
.sym 84515 $false
.sym 84516 $false
.sym 84517 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[4]
.sym 84518 $auto$alumacc.cc:474:replace_alu$7323.C[4]
.sym 84520 $auto$alumacc.cc:474:replace_alu$7323.C[6]
.sym 84521 $false
.sym 84522 $false
.sym 84523 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[5]
.sym 84524 $auto$alumacc.cc:474:replace_alu$7323.C[5]
.sym 84526 $auto$alumacc.cc:474:replace_alu$7323.C[7]
.sym 84527 $false
.sym 84528 $false
.sym 84529 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[6]
.sym 84530 $auto$alumacc.cc:474:replace_alu$7323.C[6]
.sym 84532 $auto$alumacc.cc:474:replace_alu$7323.C[8]
.sym 84533 $false
.sym 84534 $false
.sym 84535 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[7]
.sym 84536 $auto$alumacc.cc:474:replace_alu$7323.C[7]
.sym 84540 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[14]
.sym 84541 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[20]
.sym 84542 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[16]
.sym 84543 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[15]
.sym 84544 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[19]
.sym 84545 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[22]_new_inv_
.sym 84546 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[14]_new_inv_
.sym 84547 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[22]
.sym 84576 $auto$alumacc.cc:474:replace_alu$7323.C[8]
.sym 84613 $auto$alumacc.cc:474:replace_alu$7323.C[9]
.sym 84614 $false
.sym 84615 $false
.sym 84616 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[8]
.sym 84617 $auto$alumacc.cc:474:replace_alu$7323.C[8]
.sym 84619 $auto$alumacc.cc:474:replace_alu$7323.C[10]
.sym 84620 $false
.sym 84621 $false
.sym 84622 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[9]
.sym 84623 $auto$alumacc.cc:474:replace_alu$7323.C[9]
.sym 84625 $auto$alumacc.cc:474:replace_alu$7323.C[11]
.sym 84626 $false
.sym 84627 $false
.sym 84628 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[10]
.sym 84629 $auto$alumacc.cc:474:replace_alu$7323.C[10]
.sym 84631 $auto$alumacc.cc:474:replace_alu$7323.C[12]
.sym 84632 $false
.sym 84633 $false
.sym 84634 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[11]
.sym 84635 $auto$alumacc.cc:474:replace_alu$7323.C[11]
.sym 84637 $auto$alumacc.cc:474:replace_alu$7323.C[13]
.sym 84638 $false
.sym 84639 $false
.sym 84640 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[12]
.sym 84641 $auto$alumacc.cc:474:replace_alu$7323.C[12]
.sym 84643 $auto$alumacc.cc:474:replace_alu$7323.C[14]
.sym 84644 $false
.sym 84645 $false
.sym 84646 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[13]
.sym 84647 $auto$alumacc.cc:474:replace_alu$7323.C[13]
.sym 84649 $auto$alumacc.cc:474:replace_alu$7323.C[15]
.sym 84650 $false
.sym 84651 $false
.sym 84652 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[14]
.sym 84653 $auto$alumacc.cc:474:replace_alu$7323.C[14]
.sym 84655 $auto$alumacc.cc:474:replace_alu$7323.C[16]
.sym 84656 $false
.sym 84657 $false
.sym 84658 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[15]
.sym 84659 $auto$alumacc.cc:474:replace_alu$7323.C[15]
.sym 84663 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[25]_new_inv_
.sym 84664 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[17]
.sym 84665 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[18]
.sym 84666 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[25]
.sym 84667 soc.cpu.pcpi_div.quotient[22]
.sym 84668 soc.cpu.pcpi_div.quotient[17]
.sym 84669 soc.cpu.pcpi_div.quotient[18]
.sym 84670 soc.cpu.pcpi_div.quotient[19]
.sym 84699 $auto$alumacc.cc:474:replace_alu$7323.C[16]
.sym 84736 $auto$alumacc.cc:474:replace_alu$7323.C[17]
.sym 84737 $false
.sym 84738 $false
.sym 84739 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[16]
.sym 84740 $auto$alumacc.cc:474:replace_alu$7323.C[16]
.sym 84742 $auto$alumacc.cc:474:replace_alu$7323.C[18]
.sym 84743 $false
.sym 84744 $false
.sym 84745 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[17]
.sym 84746 $auto$alumacc.cc:474:replace_alu$7323.C[17]
.sym 84748 $auto$alumacc.cc:474:replace_alu$7323.C[19]
.sym 84749 $false
.sym 84750 $false
.sym 84751 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[18]
.sym 84752 $auto$alumacc.cc:474:replace_alu$7323.C[18]
.sym 84754 $auto$alumacc.cc:474:replace_alu$7323.C[20]
.sym 84755 $false
.sym 84756 $false
.sym 84757 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[19]
.sym 84758 $auto$alumacc.cc:474:replace_alu$7323.C[19]
.sym 84760 $auto$alumacc.cc:474:replace_alu$7323.C[21]
.sym 84761 $false
.sym 84762 $false
.sym 84763 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[20]
.sym 84764 $auto$alumacc.cc:474:replace_alu$7323.C[20]
.sym 84766 $auto$alumacc.cc:474:replace_alu$7323.C[22]
.sym 84767 $false
.sym 84768 $false
.sym 84769 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[21]
.sym 84770 $auto$alumacc.cc:474:replace_alu$7323.C[21]
.sym 84772 $auto$alumacc.cc:474:replace_alu$7323.C[23]
.sym 84773 $false
.sym 84774 $false
.sym 84775 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[22]
.sym 84776 $auto$alumacc.cc:474:replace_alu$7323.C[22]
.sym 84778 $auto$alumacc.cc:474:replace_alu$7323.C[24]
.sym 84779 $false
.sym 84780 $false
.sym 84781 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[23]
.sym 84782 $auto$alumacc.cc:474:replace_alu$7323.C[23]
.sym 84786 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[24]
.sym 84787 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[26]
.sym 84788 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[26]
.sym 84790 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[30]
.sym 84791 soc.cpu.pcpi_div.quotient[26]
.sym 84822 $auto$alumacc.cc:474:replace_alu$7323.C[24]
.sym 84859 $auto$alumacc.cc:474:replace_alu$7323.C[25]
.sym 84860 $false
.sym 84861 $false
.sym 84862 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[24]
.sym 84863 $auto$alumacc.cc:474:replace_alu$7323.C[24]
.sym 84865 $auto$alumacc.cc:474:replace_alu$7323.C[26]
.sym 84866 $false
.sym 84867 $false
.sym 84868 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[25]
.sym 84869 $auto$alumacc.cc:474:replace_alu$7323.C[25]
.sym 84871 $auto$alumacc.cc:474:replace_alu$7323.C[27]
.sym 84872 $false
.sym 84873 $false
.sym 84874 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[26]
.sym 84875 $auto$alumacc.cc:474:replace_alu$7323.C[26]
.sym 84877 $auto$alumacc.cc:474:replace_alu$7323.C[28]
.sym 84878 $false
.sym 84879 $false
.sym 84880 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[27]
.sym 84881 $auto$alumacc.cc:474:replace_alu$7323.C[27]
.sym 84883 $auto$alumacc.cc:474:replace_alu$7323.C[29]
.sym 84884 $false
.sym 84885 $false
.sym 84886 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[28]
.sym 84887 $auto$alumacc.cc:474:replace_alu$7323.C[28]
.sym 84889 $auto$alumacc.cc:474:replace_alu$7323.C[30]
.sym 84890 $false
.sym 84891 $false
.sym 84892 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[29]
.sym 84893 $auto$alumacc.cc:474:replace_alu$7323.C[29]
.sym 84895 $auto$alumacc.cc:474:replace_alu$7323.C[31]
.sym 84896 $false
.sym 84897 $false
.sym 84898 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[30]
.sym 84899 $auto$alumacc.cc:474:replace_alu$7323.C[30]
.sym 84902 soc.cpu.pcpi_div.outsign
.sym 84903 soc.cpu.pcpi_div.dividend[31]
.sym 84904 $false
.sym 84905 $auto$alumacc.cc:474:replace_alu$7323.C[31]
.sym 85140 soc.cpu.instr_ori
.sym 85259 $false
.sym 85260 soc.spimemio.config_en
.sym 85261 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:166$54_Y_new_inv_
.sym 85262 soc.spimemio.config_do[0]
.sym 85271 soc.cpu.mem_wdata[2]
.sym 85272 $false
.sym 85273 $false
.sym 85274 $false
.sym 85283 soc.cpu.mem_wdata[0]
.sym 85284 $false
.sym 85285 $false
.sym 85286 $false
.sym 85293 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 85294 clk_16mhz$2$2
.sym 85295 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 85296 flash_io0_oe
.sym 85297 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 85298 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 85299 $abc$61060$new_n4162_
.sym 85300 soc.cpu.instr_or
.sym 85301 soc.cpu.instr_add
.sym 85302 soc.cpu.instr_xor
.sym 85303 soc.cpu.instr_sub
.sym 85370 soc.cpu.instr_addi
.sym 85371 soc.cpu.instr_xori
.sym 85372 soc.cpu.instr_ori
.sym 85373 soc.cpu.instr_andi
.sym 85376 $false
.sym 85377 $false
.sym 85378 soc.cpu.instr_slli
.sym 85379 soc.cpu.instr_sll
.sym 85382 $false
.sym 85383 $false
.sym 85384 soc.cpu.instr_andi
.sym 85385 soc.cpu.instr_and
.sym 85388 soc.cpu.is_alu_reg_imm
.sym 85389 soc.cpu.mem_rdata_q[14]
.sym 85390 soc.cpu.mem_rdata_q[12]
.sym 85391 soc.cpu.mem_rdata_q[13]
.sym 85394 $false
.sym 85395 $false
.sym 85396 soc.cpu.is_alu_reg_imm
.sym 85397 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 85400 soc.cpu.mem_rdata_q[12]
.sym 85401 soc.cpu.mem_rdata_q[14]
.sym 85402 soc.cpu.mem_rdata_q[13]
.sym 85403 $abc$61060$new_n5360_
.sym 85406 soc.cpu.mem_rdata_q[12]
.sym 85407 $abc$61060$new_n5360_
.sym 85408 soc.cpu.mem_rdata_q[14]
.sym 85409 soc.cpu.mem_rdata_q[13]
.sym 85412 soc.cpu.mem_rdata_q[12]
.sym 85413 soc.cpu.mem_rdata_q[14]
.sym 85414 soc.cpu.mem_rdata_q[13]
.sym 85415 soc.cpu.is_alu_reg_imm
.sym 85416 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 85417 clk_16mhz$2$2
.sym 85418 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 85419 $abc$61060$new_n4161_
.sym 85420 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_
.sym 85421 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_
.sym 85422 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_
.sym 85423 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_
.sym 85424 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_
.sym 85425 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_
.sym 85426 soc.cpu.is_compare
.sym 85493 $false
.sym 85494 soc.cpu.reg_op2[2]
.sym 85495 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_
.sym 85496 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_
.sym 85499 $false
.sym 85500 $false
.sym 85501 soc.cpu.reg_op1[0]
.sym 85502 soc.cpu.reg_op2[0]
.sym 85505 $false
.sym 85506 $abc$61060$new_n4156_
.sym 85507 $abc$61060$new_n4157_
.sym 85508 soc.cpu.instr_and
.sym 85511 soc.cpu.reg_op2[2]
.sym 85512 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_
.sym 85513 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][0]_new_
.sym 85514 soc.cpu.reg_op2[1]
.sym 85517 $abc$61060$new_n4160_
.sym 85518 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 85519 soc.cpu.instr_srl
.sym 85520 soc.cpu.instr_sra
.sym 85523 $false
.sym 85524 soc.cpu.reg_op2[0]
.sym 85525 soc.cpu.reg_op1[3]
.sym 85526 soc.cpu.reg_op1[4]
.sym 85529 $false
.sym 85530 soc.cpu.reg_op2[1]
.sym 85531 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_
.sym 85532 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_
.sym 85535 $abc$61060$new_n4161_
.sym 85536 $abc$61060$new_n4158_
.sym 85537 $abc$61060$new_n4155_
.sym 85538 $abc$61060$new_n4146_
.sym 85542 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_
.sym 85543 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_
.sym 85544 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_
.sym 85545 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_
.sym 85546 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_
.sym 85547 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.sym 85548 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[6]_new_
.sym 85549 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_
.sym 85616 soc.cpu.reg_op2[4]
.sym 85617 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 85618 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_
.sym 85619 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][2]_new_inv_
.sym 85622 $abc$61060$new_n6767_
.sym 85623 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[10]_new_
.sym 85624 $abc$61060$new_n6768_
.sym 85625 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 85628 soc.cpu.reg_op2[4]
.sym 85629 soc.cpu.reg_op2[3]
.sym 85630 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_
.sym 85631 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 85634 soc.cpu.reg_op2[3]
.sym 85635 soc.cpu.reg_op2[4]
.sym 85636 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_
.sym 85637 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 85640 soc.cpu.reg_op1[6]
.sym 85641 soc.cpu.reg_op2[6]
.sym 85642 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 85643 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 85646 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24755[1]_new_inv_
.sym 85647 soc.cpu.reg_op1[6]
.sym 85648 soc.cpu.reg_op2[6]
.sym 85649 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 85652 $false
.sym 85653 $false
.sym 85654 $abc$61060$new_n6769_
.sym 85655 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24787[0]_new_
.sym 85658 $abc$61060$new_n6720_
.sym 85659 $abc$61060$new_n6719_
.sym 85660 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[6]_new_
.sym 85661 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[6]_new_
.sym 85662 $true
.sym 85663 clk_16mhz$2$2
.sym 85664 $false
.sym 85665 $abc$61060$new_n6855_
.sym 85666 $abc$61060$new_n6896_
.sym 85667 $abc$61060$new_n6860_
.sym 85668 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24851[1]_new_inv_
.sym 85669 $abc$61060$new_n6897_
.sym 85670 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_
.sym 85671 $abc$61060$new_n6856_
.sym 85672 $abc$61060$new_n6901_
.sym 85739 $false
.sym 85740 $abc$61060$new_n5410_
.sym 85741 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][0]_new_
.sym 85742 soc.cpu.reg_op2[3]
.sym 85745 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15913_Y[4]_new_
.sym 85746 $abc$61060$new_n6588_
.sym 85747 soc.cpu.reg_op2[3]
.sym 85748 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.sym 85751 soc.cpu.reg_op1[4]
.sym 85752 soc.cpu.reg_op2[4]
.sym 85753 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 85754 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 85757 soc.ram_ready
.sym 85758 $abc$61060$new_n4070_
.sym 85759 flash_io1_di
.sym 85760 $abc$61060$new_n3984_
.sym 85763 $abc$61060$new_n6855_
.sym 85764 $abc$61060$new_n6842_
.sym 85765 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_
.sym 85766 soc.cpu.reg_op2[4]
.sym 85769 $false
.sym 85770 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 85771 soc.cpu.reg_op2[4]
.sym 85772 soc.cpu.reg_op1[4]
.sym 85775 soc.cpu.reg_op2[3]
.sym 85776 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_
.sym 85777 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][0]_new_
.sym 85778 $abc$61060$new_n5410_
.sym 85781 $abc$61060$new_n6691_
.sym 85782 $abc$61060$new_n6686_
.sym 85783 $abc$61060$new_n6685_
.sym 85784 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[4]_new_
.sym 85785 $true
.sym 85786 clk_16mhz$2$2
.sym 85787 $false
.sym 85788 $abc$61060$new_n6935_
.sym 85789 $abc$61060$new_n6876_
.sym 85790 $abc$61060$new_n6956_
.sym 85791 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_
.sym 85792 $abc$61060$new_n6977_
.sym 85793 $abc$61060$new_n6879_
.sym 85794 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24867[1]_new_inv_
.sym 85795 $abc$61060$new_n6940_
.sym 85862 $abc$61060$new_n6588_
.sym 85863 soc.cpu.reg_op2[3]
.sym 85864 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_
.sym 85865 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][24]_new_inv_
.sym 85868 $abc$61060$new_n6588_
.sym 85869 soc.cpu.reg_op2[3]
.sym 85870 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_
.sym 85871 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_
.sym 85874 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 85875 soc.cpu.reg_op2[4]
.sym 85876 soc.cpu.reg_op2[3]
.sym 85877 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.sym 85880 $abc$61060$new_n6834_
.sym 85881 $abc$61060$new_n6833_
.sym 85882 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][16]_new_
.sym 85883 $abc$61060$new_n6836_
.sym 85892 $abc$61060$new_n6832_
.sym 85893 $abc$61060$new_n6838_
.sym 85894 $abc$61060$new_n6837_
.sym 85895 $abc$61060$new_n6842_
.sym 85898 $abc$61060$new_n6876_
.sym 85899 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[20]_new_
.sym 85900 $abc$61060$new_n6879_
.sym 85901 $abc$61060$new_n6883_
.sym 85904 $abc$61060$new_n6935_
.sym 85905 $abc$61060$new_n6940_
.sym 85906 $abc$61060$new_n6939_
.sym 85907 $abc$61060$new_n6842_
.sym 85908 $true
.sym 85909 clk_16mhz$2$2
.sym 85910 $false
.sym 85911 $abc$61060$new_n6937_
.sym 85912 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24915[1]_new_inv_
.sym 85913 $abc$61060$new_n6742_
.sym 85914 $abc$61060$new_n6955_
.sym 85915 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_
.sym 85916 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_
.sym 85917 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24771[1]_new_inv_
.sym 85918 soc.spimemio.config_oe[0]
.sym 85985 $abc$61060$new_n6922_
.sym 85986 $abc$61060$new_n6918_
.sym 85987 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][24]_new_
.sym 85988 $abc$61060$new_n6836_
.sym 85991 $abc$61060$new_n6916_
.sym 85992 $abc$61060$new_n6842_
.sym 85993 soc.cpu.reg_op2[4]
.sym 85994 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_
.sym 85997 $false
.sym 85998 $false
.sym 85999 $abc$61060$new_n6588_
.sym 86000 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_
.sym 86003 soc.cpu.reg_op1[24]
.sym 86004 soc.cpu.reg_op2[24]
.sym 86005 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 86006 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 86009 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24899[1]_new_inv_
.sym 86010 soc.cpu.reg_op1[24]
.sym 86011 soc.cpu.reg_op2[24]
.sym 86012 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 86015 $abc$61060$new_n6955_
.sym 86016 $abc$61060$new_n6842_
.sym 86017 soc.cpu.reg_op2[4]
.sym 86018 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_
.sym 86021 $abc$61060$new_n6742_
.sym 86022 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[8]_new_
.sym 86023 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][24]_new_
.sym 86024 $abc$61060$new_n6588_
.sym 86027 $false
.sym 86028 $false
.sym 86029 $abc$61060$new_n6917_
.sym 86030 $abc$61060$new_n6915_
.sym 86031 $true
.sym 86032 clk_16mhz$2$2
.sym 86033 $false
.sym 86034 $abc$61060$new_n6974_
.sym 86035 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24947[1]_new_inv_
.sym 86036 $abc$61060$new_n4913_
.sym 86037 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_
.sym 86038 $abc$61060$new_n4914_
.sym 86039 $abc$61060$new_n4921_
.sym 86040 $abc$61060$new_n6973_
.sym 86041 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_
.sym 86108 soc.cpu.reg_op1[16]
.sym 86109 soc.cpu.reg_op2[16]
.sym 86110 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 86111 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 86114 $false
.sym 86115 $false
.sym 86116 soc.cpu.reg_op1[22]
.sym 86117 soc.cpu.reg_op2[22]
.sym 86120 $false
.sym 86121 $false
.sym 86122 soc.cpu.reg_op1[18]
.sym 86123 soc.cpu.reg_op2[18]
.sym 86126 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24835[1]_new_inv_
.sym 86127 soc.cpu.reg_op1[16]
.sym 86128 soc.cpu.reg_op2[16]
.sym 86129 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 86132 $false
.sym 86133 $false
.sym 86134 $abc$61060$new_n6588_
.sym 86135 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_
.sym 86138 $abc$61060$new_n6793_
.sym 86139 $abc$61060$new_n6792_
.sym 86140 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[12]_new_
.sym 86141 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[12]_new_
.sym 86144 $abc$61060$new_n6817_
.sym 86145 $abc$61060$new_n6816_
.sym 86146 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[14]_new_
.sym 86147 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[14]_new_
.sym 86150 $false
.sym 86151 $abc$61060$new_n6854_
.sym 86152 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_
.sym 86153 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 86154 $true
.sym 86155 clk_16mhz$2$2
.sym 86156 $false
.sym 86157 $abc$61060$new_n4912_
.sym 86158 $abc$61060$new_n4925_
.sym 86159 $abc$61060$new_n4922_
.sym 86160 $abc$61060$new_n4924_
.sym 86161 $abc$61060$new_n4926_
.sym 86162 $abc$61060$new_n6588_
.sym 86163 $abc$61060$new_n6836_
.sym 86231 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24803[1]_new_inv_
.sym 86232 soc.cpu.reg_op1[12]
.sym 86233 soc.cpu.reg_op2[12]
.sym 86234 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 86237 $false
.sym 86238 $abc$61060$new_n4445_
.sym 86239 soc.spimemio.config_oe[2]
.sym 86240 soc.spimemio.config_en
.sym 86243 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24819[1]_new_inv_
.sym 86244 soc.cpu.reg_op1[14]
.sym 86245 soc.cpu.reg_op2[14]
.sym 86246 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 86249 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86250 soc.cpu.latched_stalu
.sym 86251 soc.cpu.alu_out_q[6]
.sym 86252 soc.cpu.reg_out[6]
.sym 86255 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86256 soc.cpu.latched_stalu
.sym 86257 soc.cpu.alu_out_q[8]
.sym 86258 soc.cpu.reg_out[8]
.sym 86261 soc.cpu.reg_op1[12]
.sym 86262 soc.cpu.reg_op2[12]
.sym 86263 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 86264 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 86267 soc.cpu.reg_op1[14]
.sym 86268 soc.cpu.reg_op2[14]
.sym 86269 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 86270 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 86273 soc.cpu.mem_wdata[10]
.sym 86274 $false
.sym 86275 $false
.sym 86276 $false
.sym 86277 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.sym 86278 clk_16mhz$2$2
.sym 86279 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 86280 $abc$61060$new_n6871_
.sym 86283 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[1]_new_inv_
.sym 86285 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 86287 soc.cpu.alu_out_q[19]
.sym 86354 $false
.sym 86355 $abc$61060$new_n5702_
.sym 86356 soc.cpu.reg_next_pc[8]
.sym 86357 $abc$61060$new_n5666_
.sym 86360 $false
.sym 86361 $abc$61060$new_n5698_
.sym 86362 soc.cpu.reg_next_pc[7]
.sym 86363 $abc$61060$new_n5666_
.sym 86366 $false
.sym 86367 $abc$61060$new_n5750_
.sym 86368 soc.cpu.reg_next_pc[20]
.sym 86369 $abc$61060$new_n5666_
.sym 86372 $false
.sym 86373 $abc$61060$new_n5694_
.sym 86374 soc.cpu.reg_next_pc[6]
.sym 86375 $abc$61060$new_n5666_
.sym 86378 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86379 soc.cpu.latched_stalu
.sym 86380 soc.cpu.alu_out_q[7]
.sym 86381 soc.cpu.reg_out[7]
.sym 86396 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 86397 $false
.sym 86398 $false
.sym 86399 $false
.sym 86400 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 86401 clk_16mhz$2$2
.sym 86402 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 86407 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 86408 soc.cpu.reg_pc[3]
.sym 86477 $false
.sym 86478 soc.ram_ready
.sym 86479 $abc$61060$new_n3999_
.sym 86480 soc.simpleuart.recv_buf_valid
.sym 86483 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86484 soc.cpu.latched_stalu
.sym 86485 soc.cpu.alu_out_q[3]
.sym 86486 soc.cpu.reg_out[3]
.sym 86489 $false
.sym 86490 $abc$61060$new_n5678_
.sym 86491 soc.cpu.reg_next_pc[2]
.sym 86492 $abc$61060$new_n5666_
.sym 86495 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 86496 soc.cpu.latched_stalu
.sym 86497 soc.cpu.alu_out_q[3]
.sym 86498 soc.cpu.reg_out[3]
.sym 86501 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 86502 $false
.sym 86503 $false
.sym 86504 $false
.sym 86507 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 86508 $false
.sym 86509 $false
.sym 86510 $false
.sym 86513 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 86514 $false
.sym 86515 $false
.sym 86516 $false
.sym 86519 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 86520 $false
.sym 86521 $false
.sym 86522 $false
.sym 86523 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 86524 clk_16mhz$2$2
.sym 86525 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 86526 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 86527 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 86528 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 86530 $abc$61060$new_n6551_
.sym 86531 soc.cpu.reg_pc[12]
.sym 86532 soc.cpu.reg_pc[15]
.sym 86600 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86601 soc.cpu.latched_stalu
.sym 86602 soc.cpu.alu_out_q[12]
.sym 86603 soc.cpu.reg_out[12]
.sym 86606 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 86607 soc.cpu.latched_stalu
.sym 86608 soc.cpu.alu_out_q[15]
.sym 86609 soc.cpu.reg_out[15]
.sym 86612 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86613 soc.cpu.latched_stalu
.sym 86614 soc.cpu.alu_out_q[24]
.sym 86615 soc.cpu.reg_out[24]
.sym 86618 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86619 soc.cpu.latched_stalu
.sym 86620 soc.cpu.alu_out_q[13]
.sym 86621 soc.cpu.reg_out[13]
.sym 86624 $false
.sym 86625 $abc$61060$new_n5722_
.sym 86626 soc.cpu.reg_next_pc[13]
.sym 86627 $abc$61060$new_n5666_
.sym 86630 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 86631 soc.cpu.latched_stalu
.sym 86632 soc.cpu.alu_out_q[24]
.sym 86633 soc.cpu.reg_out[24]
.sym 86636 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86637 soc.cpu.latched_stalu
.sym 86638 soc.cpu.alu_out_q[15]
.sym 86639 soc.cpu.reg_out[15]
.sym 86642 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 86643 $false
.sym 86644 $false
.sym 86645 $false
.sym 86646 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 86647 clk_16mhz$2$2
.sym 86648 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 86650 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 86652 soc.cpu.reg_pc[24]
.sym 86653 soc.cpu.reg_pc[21]
.sym 86723 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 86724 soc.cpu.latched_stalu
.sym 86725 soc.cpu.alu_out_q[23]
.sym 86726 soc.cpu.reg_out[23]
.sym 86729 $false
.sym 86730 $abc$61060$new_n5758_
.sym 86731 soc.cpu.reg_next_pc[22]
.sym 86732 $abc$61060$new_n5666_
.sym 86735 $false
.sym 86736 $abc$61060$new_n5762_
.sym 86737 soc.cpu.reg_next_pc[23]
.sym 86738 $abc$61060$new_n5666_
.sym 86741 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86742 soc.cpu.latched_stalu
.sym 86743 soc.cpu.alu_out_q[21]
.sym 86744 soc.cpu.reg_out[21]
.sym 86747 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86748 soc.cpu.latched_stalu
.sym 86749 soc.cpu.alu_out_q[23]
.sym 86750 soc.cpu.reg_out[23]
.sym 86753 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 86754 soc.cpu.latched_stalu
.sym 86755 soc.cpu.alu_out_q[21]
.sym 86756 soc.cpu.reg_out[21]
.sym 86759 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 86760 $false
.sym 86761 $false
.sym 86762 $false
.sym 86765 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 86766 $false
.sym 86767 $false
.sym 86768 $false
.sym 86769 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 86770 clk_16mhz$2$2
.sym 86771 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 86772 $abc$61060$new_n5744_
.sym 86773 $abc$61060$new_n5704_
.sym 86774 $abc$61060$new_n5692_
.sym 86775 $abc$61060$new_n5760_
.sym 86776 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 86777 soc.cpu.reg_next_pc[5]
.sym 86778 soc.cpu.reg_next_pc[22]
.sym 86779 soc.cpu.reg_next_pc[8]
.sym 86852 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86853 soc.cpu.latched_stalu
.sym 86854 soc.cpu.alu_out_q[28]
.sym 86855 soc.cpu.reg_out[28]
.sym 86858 $false
.sym 86859 $abc$61060$new_n5782_
.sym 86860 soc.cpu.reg_next_pc[28]
.sym 86861 $abc$61060$new_n5666_
.sym 86864 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 86865 soc.cpu.latched_stalu
.sym 86866 soc.cpu.alu_out_q[28]
.sym 86867 soc.cpu.reg_out[28]
.sym 86870 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 86871 soc.cpu.latched_stalu
.sym 86872 soc.cpu.alu_out_q[26]
.sym 86873 soc.cpu.reg_out[26]
.sym 86876 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 86877 soc.cpu.latched_stalu
.sym 86878 soc.cpu.alu_out_q[26]
.sym 86879 soc.cpu.reg_out[26]
.sym 86888 soc.cpu.mem_wdata[19]
.sym 86889 $false
.sym 86890 $false
.sym 86891 $false
.sym 86892 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 86893 clk_16mhz$2$2
.sym 86894 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 86895 $abc$61060$new_n5700_
.sym 86896 $abc$61060$new_n5752_
.sym 86897 $abc$61060$new_n5680_
.sym 86898 $abc$61060$new_n5684_
.sym 86899 soc.cpu.reg_next_pc[2]
.sym 86900 soc.cpu.reg_next_pc[7]
.sym 86901 soc.cpu.reg_next_pc[3]
.sym 86902 soc.cpu.reg_next_pc[20]
.sym 86969 soc.ram_ready
.sym 86970 $abc$61060$new_n4396_
.sym 86971 soc.spimemio.config_en
.sym 86972 $abc$61060$new_n3984_
.sym 86987 soc.cpu.mem_wstrb[3]
.sym 86988 soc.cpu.mem_wstrb[2]
.sym 86989 soc.cpu.mem_wstrb[1]
.sym 86990 soc.cpu.mem_wstrb[0]
.sym 86993 $false
.sym 86994 resetn$2
.sym 86995 soc.cpu.mem_wstrb[2]
.sym 86996 $abc$61060$new_n4002_
.sym 87011 $false
.sym 87012 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 87013 soc.cpu.reg_op2[19]
.sym 87014 soc.cpu.reg_op2[3]
.sym 87015 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 87016 clk_16mhz$2$2
.sym 87017 $false
.sym 87019 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[1]
.sym 87020 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[2]
.sym 87021 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[3]
.sym 87022 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[4]
.sym 87023 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[5]
.sym 87024 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[6]
.sym 87025 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[7]
.sym 87092 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 87093 soc.cpu.mem_rdata_q[29]
.sym 87094 soc.cpu.instr_auipc
.sym 87095 soc.cpu.instr_lui
.sym 87110 $abc$61060$new_n4661_
.sym 87111 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 87112 soc.cpu.instr_jal
.sym 87113 soc.cpu.decoded_imm_uj[29]
.sym 87138 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 87139 clk_16mhz$2$2
.sym 87140 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 87141 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[8]
.sym 87142 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[9]
.sym 87143 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[10]
.sym 87144 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[11]
.sym 87145 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[12]
.sym 87146 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[13]
.sym 87147 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[14]
.sym 87148 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[15]
.sym 87215 $abc$61060$new_n4002_
.sym 87216 soc.cpu.mem_wstrb[2]
.sym 87217 soc.cpu.mem_wstrb[1]
.sym 87218 soc.cpu.mem_wstrb[3]
.sym 87227 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 87228 soc.cpu.mem_rdata_q[14]
.sym 87229 soc.cpu.instr_auipc
.sym 87230 soc.cpu.instr_lui
.sym 87233 soc.cpu.mem_rdata_q[29]
.sym 87234 $abc$61060$new_n4084_
.sym 87235 soc.cpu.decoded_imm_uj[9]
.sym 87236 soc.cpu.instr_jal
.sym 87239 soc.cpu.mem_rdata_q[26]
.sym 87240 $abc$61060$new_n4084_
.sym 87241 soc.cpu.decoded_imm_uj[6]
.sym 87242 soc.cpu.instr_jal
.sym 87245 $abc$61060$new_n4746_
.sym 87246 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 87247 soc.cpu.instr_jal
.sym 87248 soc.cpu.decoded_imm_uj[14]
.sym 87251 soc.cpu.mem_rdata_q[30]
.sym 87252 $abc$61060$new_n4084_
.sym 87253 soc.cpu.decoded_imm_uj[10]
.sym 87254 soc.cpu.instr_jal
.sym 87261 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 87262 clk_16mhz$2$2
.sym 87263 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 87264 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[16]
.sym 87265 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[17]
.sym 87266 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[18]
.sym 87267 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[19]
.sym 87268 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[20]
.sym 87269 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[21]
.sym 87270 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[22]
.sym 87271 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[23]
.sym 87338 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 87339 soc.cpu.mem_rdata_q[30]
.sym 87340 soc.cpu.instr_auipc
.sym 87341 soc.cpu.instr_lui
.sym 87344 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 87345 soc.cpu.mem_rdata_q[21]
.sym 87346 soc.cpu.instr_auipc
.sym 87347 soc.cpu.instr_lui
.sym 87350 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 87351 soc.cpu.mem_rdata_q[26]
.sym 87352 soc.cpu.instr_auipc
.sym 87353 soc.cpu.instr_lui
.sym 87368 $abc$61060$new_n4642_
.sym 87369 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 87370 soc.cpu.instr_jal
.sym 87371 soc.cpu.decoded_imm_uj[30]
.sym 87374 $abc$61060$new_n4677_
.sym 87375 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 87376 soc.cpu.instr_jal
.sym 87377 soc.cpu.decoded_imm_uj[26]
.sym 87380 $abc$61060$new_n4707_
.sym 87381 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 87382 soc.cpu.instr_jal
.sym 87383 soc.cpu.decoded_imm_uj[21]
.sym 87384 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 87385 clk_16mhz$2$2
.sym 87386 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 87387 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[24]
.sym 87388 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[25]
.sym 87389 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[26]
.sym 87390 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[27]
.sym 87391 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[28]
.sym 87392 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[29]
.sym 87393 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[30]
.sym 87394 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[31]
.sym 87461 soc.cpu.mem_rdata_latched[12]
.sym 87462 $false
.sym 87463 $false
.sym 87464 $false
.sym 87467 $false
.sym 87468 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 87469 $abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 87470 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 87473 $false
.sym 87474 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 87475 $abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 87476 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 87479 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 87480 $false
.sym 87481 $false
.sym 87482 $false
.sym 87485 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 87486 $false
.sym 87487 $false
.sym 87488 $false
.sym 87491 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 87492 $false
.sym 87493 $false
.sym 87494 $false
.sym 87497 $false
.sym 87498 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 87499 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 87500 soc.cpu.mem_rdata_latched[12]
.sym 87503 $false
.sym 87504 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 87505 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 87506 soc.cpu.mem_rdata_latched[12]
.sym 87507 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 87508 clk_16mhz$2$2
.sym 87509 $false
.sym 87510 $abc$61060$new_n5310_
.sym 87511 $abc$61060$new_n5621_
.sym 87512 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.sym 87513 $abc$61060$new_n5624_
.sym 87514 $abc$61060$new_n5615_
.sym 87515 $abc$61060$new_n5614_
.sym 87516 soc.cpu.decoded_rd[0]
.sym 87517 soc.cpu.instr_jal
.sym 87584 $false
.sym 87585 soc.cpu.mem_rdata_latched[5]
.sym 87586 soc.cpu.mem_rdata_latched[4]
.sym 87587 soc.cpu.mem_rdata_latched[6]
.sym 87590 $false
.sym 87591 $false
.sym 87592 soc.cpu.mem_rdata_latched[6]
.sym 87593 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_
.sym 87596 $false
.sym 87597 $false
.sym 87598 soc.cpu.mem_rdata_latched[5]
.sym 87599 soc.cpu.mem_rdata_latched[4]
.sym 87602 $abc$61060$techmap$techmap\soc.cpu.$procmux$4482.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_
.sym 87603 $abc$61060$techmap$techmap\soc.cpu.$procmux$4482.$and$/usr/local/bin/../share/yosys/techmap.v:434$14069_Y_new_
.sym 87604 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 87605 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_
.sym 87608 $false
.sym 87609 $abc$61060$new_n5605_
.sym 87610 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_
.sym 87611 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.sym 87614 $false
.sym 87615 soc.cpu.mem_rdata_latched[4]
.sym 87616 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 87617 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.sym 87620 $false
.sym 87621 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 87622 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87623 soc.cpu.mem_rdata_latched[12]
.sym 87626 $false
.sym 87627 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 87628 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 87629 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 87630 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 87631 clk_16mhz$2$2
.sym 87632 $false
.sym 87633 $abc$61060$new_n5611_
.sym 87634 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:858$2135_Y_new_
.sym 87635 $abc$61060$new_n5619_
.sym 87636 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.sym 87637 $abc$61060$new_n5612_
.sym 87638 $abc$61060$techmap\soc.cpu.$procmux$4633_Y[0]_new_
.sym 87639 soc.cpu.is_alu_reg_imm
.sym 87640 soc.cpu.instr_jalr
.sym 87707 $false
.sym 87708 $abc$61060$new_n4573_
.sym 87709 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 87710 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 87713 $false
.sym 87714 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 87715 $abc$61060$new_n5463_
.sym 87716 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 87719 $false
.sym 87720 $false
.sym 87721 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 87722 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87725 $false
.sym 87726 $false
.sym 87727 resetn$2
.sym 87728 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 87731 $false
.sym 87732 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 87733 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87734 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 87737 $false
.sym 87738 soc.cpu.mem_xfer
.sym 87739 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 87740 soc.cpu.mem_rdata_q[26]
.sym 87743 $false
.sym 87744 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 87745 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 87746 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 87749 $false
.sym 87750 $abc$61060$new_n5480_
.sym 87751 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 87752 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.sym 87753 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36196
.sym 87754 clk_16mhz$2$2
.sym 87755 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 87756 $abc$61060$new_n5648_
.sym 87757 $abc$61060$new_n5647_
.sym 87758 $abc$61060$new_n5617_
.sym 87759 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14082_Y_new_
.sym 87760 $abc$61060$new_n8175_
.sym 87761 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_
.sym 87762 $abc$61060$new_n5556_
.sym 87763 $abc$61060$new_n5618_
.sym 87830 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 87831 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 87832 soc.cpu.mem_rdata_latched[12]
.sym 87833 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_
.sym 87836 $abc$61060$techmap$techmap\soc.cpu.$procmux$4482.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_
.sym 87837 $abc$61060$new_n5434_
.sym 87838 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 87839 $abc$61060$new_n8175_
.sym 87842 $false
.sym 87843 $abc$61060$new_n4371_
.sym 87844 $abc$61060$new_n5432_
.sym 87845 $abc$61060$techmap\soc.cpu.$procmux$5405_Y[5]_new_inv_
.sym 87848 $false
.sym 87849 soc.cpu.mem_xfer
.sym 87850 $abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 87851 soc.cpu.mem_rdata_q[29]
.sym 87854 $abc$61060$new_n5495_
.sym 87855 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 87856 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 87857 soc.cpu.mem_rdata_latched[12]
.sym 87860 $false
.sym 87861 $false
.sym 87862 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 87863 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87866 $false
.sym 87867 $abc$61060$new_n4371_
.sym 87868 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 87869 soc.cpu.mem_rdata_latched[12]
.sym 87872 $false
.sym 87873 soc.cpu.mem_xfer
.sym 87874 $abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 87875 soc.cpu.mem_rdata_q[30]
.sym 87879 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[2]_new_inv_
.sym 87880 $abc$61060$new_n8173_
.sym 87881 $abc$61060$new_n5483_
.sym 87882 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 87883 $abc$61060$new_n5429_
.sym 87884 $abc$61060$new_n5446_
.sym 87885 $abc$61060$new_n5430_
.sym 87886 soc.cpu.mem_rdata_q[14]
.sym 87953 $false
.sym 87954 $abc$61060$new_n5493_
.sym 87955 $abc$61060$new_n5476_
.sym 87956 $abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 87959 $false
.sym 87960 soc.cpu.mem_rdata_latched[12]
.sym 87961 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87962 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 87965 $false
.sym 87966 $false
.sym 87967 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 87968 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 87971 $false
.sym 87972 $abc$61060$new_n5490_
.sym 87973 $abc$61060$new_n5476_
.sym 87974 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13845_Y_new_inv_
.sym 87977 $abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 87978 $abc$61060$new_n5446_
.sym 87979 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[4]_new_inv_
.sym 87980 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 87983 $false
.sym 87984 $abc$61060$new_n5432_
.sym 87985 $abc$61060$new_n5471_
.sym 87986 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 87989 $abc$61060$new_n5485_
.sym 87990 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[4]_new_inv_
.sym 87991 $abc$61060$new_n5483_
.sym 87992 $abc$61060$new_n5431_
.sym 87995 $abc$61060$new_n5492_
.sym 87996 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_
.sym 87997 $abc$61060$new_n5483_
.sym 87998 $abc$61060$new_n5431_
.sym 87999 $true
.sym 88000 clk_16mhz$2$2
.sym 88001 $false
.sym 88002 $abc$61060$new_n4593_
.sym 88003 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 88004 $abc$61060$new_n5484_
.sym 88005 $abc$61060$new_n5523_
.sym 88006 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 88007 $abc$61060$new_n5522_
.sym 88008 $abc$61060$new_n5428_
.sym 88009 soc.cpu.mem_rdata_q[2]
.sym 88076 $false
.sym 88077 $false
.sym 88078 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 88079 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 88082 $false
.sym 88083 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 88084 $abc$61060$new_n5446_
.sym 88085 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 88088 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 88089 $abc$61060$new_n5453_
.sym 88090 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 88091 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 88094 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 88095 soc.cpu.mem_rdata_latched[5]
.sym 88096 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[1]_new_inv_
.sym 88097 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 88100 $false
.sym 88101 $false
.sym 88102 $abc$61060$new_n5434_
.sym 88103 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 88106 $false
.sym 88107 $false
.sym 88108 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 88109 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 88112 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[1]_new_inv_
.sym 88113 $abc$61060$new_n5431_
.sym 88114 $abc$61060$new_n5428_
.sym 88115 $abc$61060$new_n5445_
.sym 88118 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_
.sym 88119 $abc$61060$new_n5446_
.sym 88120 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 88121 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 88125 $abc$61060$new_n5442_
.sym 88126 $abc$61060$new_n5441_
.sym 88127 $abc$61060$new_n5451_
.sym 88128 $abc$61060$new_n5431_
.sym 88129 $abc$61060$new_n5471_
.sym 88130 $abc$61060$new_n5435_
.sym 88131 $abc$61060$new_n5436_
.sym 88132 soc.cpu.mem_rdata_q[6]
.sym 88199 $abc$61060$techmap$techmap\soc.cpu.$procmux$5394.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[1]_new_
.sym 88200 $abc$61060$new_n5451_
.sym 88201 $abc$61060$new_n5455_
.sym 88202 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 88205 $false
.sym 88206 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 88207 $abc$61060$new_n5471_
.sym 88208 $abc$61060$new_n5455_
.sym 88211 $false
.sym 88212 $false
.sym 88213 soc.cpu.mem_rdata_latched[2]
.sym 88214 $abc$61060$new_n4593_
.sym 88217 $abc$61060$new_n5431_
.sym 88218 $abc$61060$new_n5428_
.sym 88219 $abc$61060$new_n5432_
.sym 88220 $abc$61060$new_n5433_
.sym 88223 $false
.sym 88224 $abc$61060$new_n5431_
.sym 88225 $abc$61060$new_n5433_
.sym 88226 $abc$61060$new_n5428_
.sym 88229 $abc$61060$new_n5470_
.sym 88230 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 88231 $abc$61060$new_n8238_
.sym 88232 $abc$61060$new_n8237_
.sym 88235 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 88236 soc.cpu.mem_rdata_latched[12]
.sym 88237 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 88238 soc.cpu.mem_rdata_latched[6]
.sym 88241 $abc$61060$new_n5456_
.sym 88242 $abc$61060$new_n5432_
.sym 88243 $abc$61060$new_n5450_
.sym 88244 $abc$61060$new_n5457_
.sym 88245 $true
.sym 88246 clk_16mhz$2$2
.sym 88247 $false
.sym 88248 $abc$61060$new_n4111_
.sym 88250 soc.cpu.pcpi_insn[3]
.sym 88252 soc.cpu.pcpi_insn[2]
.sym 88253 soc.cpu.pcpi_insn[6]
.sym 88328 $false
.sym 88329 $false
.sym 88330 soc.cpu.pcpi_div.start$2
.sym 88331 resetn$2
.sym 88358 $false
.sym 88359 $false
.sym 88360 $false
.sym 88361 soc.cpu.pcpi_div.dividend[4]
.sym 88364 $false
.sym 88365 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1067_Y_new_
.sym 88366 soc.cpu.reg_op1[31]
.sym 88367 soc.cpu.pcpi_div.instr_rem
.sym 88368 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47720
.sym 88369 clk_16mhz$2$2
.sym 88370 $false
.sym 88371 soc.cpu.pcpi_div.quotient[4]
.sym 88372 soc.cpu.pcpi_div.quotient[5]
.sym 88375 soc.cpu.pcpi_div.quotient[1]
.sym 88377 soc.cpu.pcpi_div.quotient[3]
.sym 88378 soc.cpu.pcpi_div.quotient[2]
.sym 88445 $false
.sym 88446 $false
.sym 88447 $false
.sym 88448 soc.cpu.pcpi_div.dividend[8]
.sym 88463 $false
.sym 88464 $false
.sym 88465 $false
.sym 88466 soc.cpu.pcpi_div.dividend[3]
.sym 88475 $false
.sym 88476 soc.cpu.pcpi_div.outsign
.sym 88477 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[3]
.sym 88478 soc.cpu.pcpi_div.dividend[3]
.sym 88481 $false
.sym 88482 $false
.sym 88483 soc.cpu.pcpi_div.quotient[0]
.sym 88484 soc.cpu.pcpi_div.quotient_msk[0]
.sym 88491 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 88492 clk_16mhz$2$2
.sym 88493 soc.cpu.pcpi_div.start$2
.sym 88495 soc.cpu.pcpi_div.quotient_msk[31]
.sym 88568 $false
.sym 88569 $false
.sym 88570 $false
.sym 88571 soc.cpu.pcpi_div.dividend[2]
.sym 88574 $false
.sym 88575 $false
.sym 88576 $false
.sym 88577 soc.cpu.pcpi_div.dividend[28]
.sym 88580 $false
.sym 88581 $false
.sym 88582 $false
.sym 88583 soc.cpu.pcpi_div.dividend[13]
.sym 88586 $false
.sym 88587 soc.cpu.pcpi_div.outsign
.sym 88588 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[20]
.sym 88589 soc.cpu.pcpi_div.dividend[20]
.sym 88592 $false
.sym 88593 $false
.sym 88594 soc.cpu.pcpi_div.quotient[9]
.sym 88595 soc.cpu.pcpi_div.quotient_msk[9]
.sym 88598 $false
.sym 88599 $false
.sym 88600 soc.cpu.pcpi_div.quotient[10]
.sym 88601 soc.cpu.pcpi_div.quotient_msk[10]
.sym 88604 $false
.sym 88605 $false
.sym 88606 soc.cpu.pcpi_div.quotient[8]
.sym 88607 soc.cpu.pcpi_div.quotient_msk[8]
.sym 88610 $false
.sym 88611 $false
.sym 88612 soc.cpu.pcpi_div.quotient[6]
.sym 88613 soc.cpu.pcpi_div.quotient_msk[6]
.sym 88614 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 88615 clk_16mhz$2$2
.sym 88616 soc.cpu.pcpi_div.start$2
.sym 88617 $abc$61060$new_n5225_
.sym 88618 $abc$61060$new_n5223_
.sym 88619 soc.cpu.pcpi_div.quotient[14]
.sym 88620 soc.cpu.pcpi_div.quotient[11]
.sym 88621 soc.cpu.pcpi_div.quotient[16]
.sym 88624 soc.cpu.pcpi_div.quotient[15]
.sym 88691 $false
.sym 88692 $false
.sym 88693 $false
.sym 88694 soc.cpu.pcpi_div.dividend[14]
.sym 88697 $false
.sym 88698 $false
.sym 88699 $false
.sym 88700 soc.cpu.pcpi_div.dividend[20]
.sym 88703 $false
.sym 88704 $false
.sym 88705 $false
.sym 88706 soc.cpu.pcpi_div.dividend[16]
.sym 88709 $false
.sym 88710 $false
.sym 88711 $false
.sym 88712 soc.cpu.pcpi_div.dividend[15]
.sym 88715 $false
.sym 88716 $false
.sym 88717 $false
.sym 88718 soc.cpu.pcpi_div.dividend[19]
.sym 88721 $false
.sym 88722 soc.cpu.pcpi_div.outsign
.sym 88723 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[22]
.sym 88724 soc.cpu.pcpi_div.dividend[22]
.sym 88727 $false
.sym 88728 soc.cpu.pcpi_div.outsign
.sym 88729 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[14]
.sym 88730 soc.cpu.pcpi_div.dividend[14]
.sym 88733 $false
.sym 88734 $false
.sym 88735 $false
.sym 88736 soc.cpu.pcpi_div.dividend[22]
.sym 88740 $abc$61060$new_n5224_
.sym 88741 soc.cpu.pcpi_div.quotient_msk[18]
.sym 88742 soc.cpu.pcpi_div.quotient_msk[16]
.sym 88743 soc.cpu.pcpi_div.quotient_msk[21]
.sym 88744 soc.cpu.pcpi_div.quotient_msk[17]
.sym 88745 soc.cpu.pcpi_div.quotient_msk[19]
.sym 88746 soc.cpu.pcpi_div.quotient_msk[20]
.sym 88814 $false
.sym 88815 soc.cpu.pcpi_div.outsign
.sym 88816 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[25]
.sym 88817 soc.cpu.pcpi_div.dividend[25]
.sym 88820 $false
.sym 88821 $false
.sym 88822 $false
.sym 88823 soc.cpu.pcpi_div.quotient[17]
.sym 88826 $false
.sym 88827 $false
.sym 88828 $false
.sym 88829 soc.cpu.pcpi_div.dividend[18]
.sym 88832 $false
.sym 88833 $false
.sym 88834 $false
.sym 88835 soc.cpu.pcpi_div.dividend[25]
.sym 88838 $false
.sym 88839 $false
.sym 88840 soc.cpu.pcpi_div.quotient[22]
.sym 88841 soc.cpu.pcpi_div.quotient_msk[22]
.sym 88844 $false
.sym 88845 $false
.sym 88846 soc.cpu.pcpi_div.quotient[17]
.sym 88847 soc.cpu.pcpi_div.quotient_msk[17]
.sym 88850 $false
.sym 88851 $false
.sym 88852 soc.cpu.pcpi_div.quotient[18]
.sym 88853 soc.cpu.pcpi_div.quotient_msk[18]
.sym 88856 $false
.sym 88857 $false
.sym 88858 soc.cpu.pcpi_div.quotient[19]
.sym 88859 soc.cpu.pcpi_div.quotient_msk[19]
.sym 88860 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 88861 clk_16mhz$2$2
.sym 88862 soc.cpu.pcpi_div.start$2
.sym 88863 soc.cpu.pcpi_div.quotient[27]
.sym 88864 soc.cpu.pcpi_div.quotient[30]
.sym 88866 soc.cpu.pcpi_div.quotient[25]
.sym 88867 soc.cpu.pcpi_div.quotient[24]
.sym 88868 soc.cpu.pcpi_div.quotient[29]
.sym 88869 soc.cpu.pcpi_div.quotient[31]
.sym 88870 soc.cpu.pcpi_div.quotient[28]
.sym 88937 $false
.sym 88938 $false
.sym 88939 $false
.sym 88940 soc.cpu.pcpi_div.dividend[24]
.sym 88943 $false
.sym 88944 $false
.sym 88945 $false
.sym 88946 soc.cpu.pcpi_div.dividend[26]
.sym 88949 $false
.sym 88950 $false
.sym 88951 $false
.sym 88952 soc.cpu.pcpi_div.quotient[26]
.sym 88961 $false
.sym 88962 $false
.sym 88963 $false
.sym 88964 soc.cpu.pcpi_div.dividend[30]
.sym 88967 $false
.sym 88968 $false
.sym 88969 soc.cpu.pcpi_div.quotient[26]
.sym 88970 soc.cpu.pcpi_div.quotient_msk[26]
.sym 88983 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 88984 clk_16mhz$2$2
.sym 88985 soc.cpu.pcpi_div.start$2
.sym 89215 soc.cpu.instr_sltiu
.sym 89342 soc.cpu.is_alu_reg_imm
.sym 89343 soc.cpu.mem_rdata_q[14]
.sym 89344 soc.cpu.mem_rdata_q[13]
.sym 89345 soc.cpu.mem_rdata_q[12]
.sym 89370 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 89371 clk_16mhz$2$2
.sym 89372 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 89373 soc.cpu.instr_bltu
.sym 89374 soc.cpu.instr_blt
.sym 89375 soc.cpu.instr_bge
.sym 89376 soc.cpu.instr_bne
.sym 89377 soc.cpu.instr_bgeu
.sym 89378 soc.cpu.instr_slt
.sym 89379 soc.cpu.instr_slti
.sym 89380 soc.cpu.instr_sltu
.sym 89447 soc.spimemio.config_en
.sym 89448 $abc$61060$new_n4534_
.sym 89449 $abc$61060$new_n4536_
.sym 89450 soc.spimemio.config_oe[0]
.sym 89453 $false
.sym 89454 $false
.sym 89455 soc.cpu.instr_ori
.sym 89456 soc.cpu.instr_or
.sym 89459 $false
.sym 89460 $false
.sym 89461 soc.cpu.instr_xori
.sym 89462 soc.cpu.instr_xor
.sym 89465 soc.cpu.instr_add
.sym 89466 soc.cpu.instr_sub
.sym 89467 soc.cpu.instr_xor
.sym 89468 soc.cpu.instr_or
.sym 89471 $abc$61060$new_n5360_
.sym 89472 soc.cpu.mem_rdata_q[14]
.sym 89473 soc.cpu.mem_rdata_q[13]
.sym 89474 soc.cpu.mem_rdata_q[12]
.sym 89477 $false
.sym 89478 $false
.sym 89479 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 89480 $abc$61060$new_n5360_
.sym 89483 $abc$61060$new_n5360_
.sym 89484 soc.cpu.mem_rdata_q[14]
.sym 89485 soc.cpu.mem_rdata_q[12]
.sym 89486 soc.cpu.mem_rdata_q[13]
.sym 89489 $false
.sym 89490 $false
.sym 89491 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 89492 $abc$61060$new_n5363_
.sym 89493 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 89494 clk_16mhz$2$2
.sym 89495 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 89496 $abc$61060$new_n5639_
.sym 89497 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25703_new_inv_
.sym 89498 $abc$61060$new_n4157_
.sym 89499 $abc$61060$new_n4160_
.sym 89500 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25684_new_inv_
.sym 89501 $abc$61060$soc.cpu.alu_out_0_new_inv_
.sym 89502 soc.cpu.is_slti_blt_slt
.sym 89503 soc.cpu.is_sltiu_bltu_sltu
.sym 89570 $abc$61060$new_n4162_
.sym 89571 soc.cpu.instr_waitirq
.sym 89572 soc.cpu.instr_bne
.sym 89573 soc.cpu.instr_blt
.sym 89576 $false
.sym 89577 soc.cpu.reg_op2[1]
.sym 89578 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][0]_new_
.sym 89579 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_
.sym 89582 $false
.sym 89583 soc.cpu.reg_op2[2]
.sym 89584 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_
.sym 89585 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_
.sym 89588 $false
.sym 89589 soc.cpu.reg_op2[0]
.sym 89590 soc.cpu.reg_op1[1]
.sym 89591 soc.cpu.reg_op1[2]
.sym 89594 $false
.sym 89595 soc.cpu.reg_op2[0]
.sym 89596 soc.cpu.reg_op1[5]
.sym 89597 soc.cpu.reg_op1[6]
.sym 89600 $false
.sym 89601 soc.cpu.reg_op2[1]
.sym 89602 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_
.sym 89603 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_
.sym 89606 $false
.sym 89607 soc.cpu.reg_op2[1]
.sym 89608 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_
.sym 89609 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_
.sym 89612 $false
.sym 89613 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 89614 $abc$61060$new_n5639_
.sym 89615 soc.cpu.instr_slt
.sym 89616 $true
.sym 89617 clk_16mhz$2$2
.sym 89618 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 89619 $abc$61060$new_n8248_
.sym 89620 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_
.sym 89621 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_
.sym 89622 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_
.sym 89623 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_
.sym 89624 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_
.sym 89625 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_
.sym 89626 soc.cpu.alu_out_q[2]
.sym 89693 $false
.sym 89694 soc.cpu.reg_op2[2]
.sym 89695 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_
.sym 89696 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_
.sym 89699 $false
.sym 89700 soc.cpu.reg_op2[2]
.sym 89701 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_
.sym 89702 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_
.sym 89705 $false
.sym 89706 soc.cpu.reg_op2[2]
.sym 89707 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_
.sym 89708 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_
.sym 89711 $false
.sym 89712 soc.cpu.reg_op2[1]
.sym 89713 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_
.sym 89714 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_
.sym 89717 $false
.sym 89718 soc.cpu.reg_op2[3]
.sym 89719 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.sym 89720 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_
.sym 89723 $false
.sym 89724 $false
.sym 89725 soc.cpu.reg_op2[2]
.sym 89726 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_
.sym 89729 $false
.sym 89730 $abc$61060$new_n6588_
.sym 89731 soc.cpu.reg_op2[3]
.sym 89732 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_
.sym 89735 $false
.sym 89736 soc.cpu.reg_op2[0]
.sym 89737 soc.cpu.reg_op1[7]
.sym 89738 soc.cpu.reg_op1[8]
.sym 89742 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_
.sym 89743 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_
.sym 89744 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_
.sym 89745 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_
.sym 89746 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_
.sym 89747 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24883[1]_new_inv_
.sym 89748 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_
.sym 89749 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_
.sym 89816 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24851[1]_new_inv_
.sym 89817 $abc$61060$new_n6861_
.sym 89818 $abc$61060$new_n6860_
.sym 89819 $abc$61060$new_n6856_
.sym 89822 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24883[1]_new_inv_
.sym 89823 $abc$61060$new_n6902_
.sym 89824 $abc$61060$new_n6901_
.sym 89825 $abc$61060$new_n6897_
.sym 89828 $false
.sym 89829 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.sym 89830 $abc$61060$new_n6836_
.sym 89831 soc.cpu.reg_op2[3]
.sym 89834 soc.cpu.reg_op1[18]
.sym 89835 soc.cpu.reg_op2[18]
.sym 89836 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 89837 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 89840 $abc$61060$new_n6588_
.sym 89841 soc.cpu.reg_op2[3]
.sym 89842 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_
.sym 89843 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_
.sym 89846 $false
.sym 89847 soc.cpu.reg_op2[3]
.sym 89848 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_
.sym 89849 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_
.sym 89852 $abc$61060$new_n6588_
.sym 89853 soc.cpu.reg_op2[3]
.sym 89854 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_
.sym 89855 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_
.sym 89858 $false
.sym 89859 $abc$61060$new_n6836_
.sym 89860 soc.cpu.reg_op2[3]
.sym 89861 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_
.sym 89865 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_
.sym 89866 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_
.sym 89867 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_
.sym 89868 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_
.sym 89869 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][28]_new_inv_
.sym 89870 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][26]_new_inv_
.sym 89871 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_
.sym 89872 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][24]_new_inv_
.sym 89939 $abc$61060$new_n6937_
.sym 89940 $abc$61060$new_n6936_
.sym 89941 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_
.sym 89942 $abc$61060$new_n6836_
.sym 89945 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24867[1]_new_inv_
.sym 89946 $abc$61060$new_n6877_
.sym 89947 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_
.sym 89948 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 89951 $abc$61060$new_n6588_
.sym 89952 soc.cpu.reg_op2[3]
.sym 89953 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][28]_new_inv_
.sym 89954 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_
.sym 89957 $false
.sym 89958 soc.cpu.reg_op2[3]
.sym 89959 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.sym 89960 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_
.sym 89963 $abc$61060$new_n6588_
.sym 89964 soc.cpu.reg_op2[3]
.sym 89965 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_
.sym 89966 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][30]_new_inv_
.sym 89969 soc.cpu.reg_op2[3]
.sym 89970 soc.cpu.reg_op2[4]
.sym 89971 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_
.sym 89972 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_
.sym 89975 soc.cpu.reg_op1[20]
.sym 89976 soc.cpu.reg_op2[20]
.sym 89977 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 89978 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 89981 $abc$61060$new_n6588_
.sym 89982 soc.cpu.reg_op2[3]
.sym 89983 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_
.sym 89984 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][26]_new_inv_
.sym 89988 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[4]_new_
.sym 89989 $abc$61060$new_n4930_
.sym 89990 $abc$61060$new_n4933_
.sym 89991 $abc$61060$new_n6960_
.sym 89992 $abc$61060$new_n4927_
.sym 89993 $abc$61060$new_n4928_
.sym 89994 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[28]_new_
.sym 89995 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1234$2384_Y_new_inv_
.sym 90062 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24915[1]_new_inv_
.sym 90063 soc.cpu.reg_op1[26]
.sym 90064 soc.cpu.reg_op2[26]
.sym 90065 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 90068 soc.cpu.reg_op1[26]
.sym 90069 soc.cpu.reg_op2[26]
.sym 90070 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 90071 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 90074 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24771[1]_new_inv_
.sym 90075 $abc$61060$new_n6743_
.sym 90076 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_
.sym 90077 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 90080 $abc$61060$new_n6960_
.sym 90081 $abc$61060$new_n6956_
.sym 90082 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_
.sym 90083 $abc$61060$new_n6836_
.sym 90086 $false
.sym 90087 $false
.sym 90088 soc.cpu.reg_op1[20]
.sym 90089 soc.cpu.reg_op2[20]
.sym 90092 $false
.sym 90093 $false
.sym 90094 soc.cpu.reg_op1[9]
.sym 90095 soc.cpu.reg_op2[9]
.sym 90098 soc.cpu.reg_op1[8]
.sym 90099 soc.cpu.reg_op2[8]
.sym 90100 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 90101 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 90104 soc.cpu.mem_wdata[8]
.sym 90105 $false
.sym 90106 $false
.sym 90107 $false
.sym 90108 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.sym 90109 clk_16mhz$2$2
.sym 90110 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 90111 $abc$61060$new_n4934_
.sym 90112 $abc$61060$new_n4936_
.sym 90113 $abc$61060$new_n6965_
.sym 90114 $abc$61060$new_n6850_
.sym 90115 $abc$61060$new_n6851_
.sym 90116 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24939[1]_new_inv_
.sym 90117 $abc$61060$new_n6964_
.sym 90118 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24843[1]_new_inv_
.sym 90185 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24947[1]_new_inv_
.sym 90186 $abc$61060$new_n6975_
.sym 90187 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_
.sym 90188 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 90191 soc.cpu.reg_op1[30]
.sym 90192 soc.cpu.reg_op2[30]
.sym 90193 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 90194 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 90197 $abc$61060$new_n4921_
.sym 90198 $abc$61060$new_n4914_
.sym 90199 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_
.sym 90200 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_
.sym 90203 $false
.sym 90204 $false
.sym 90205 soc.cpu.reg_op1[8]
.sym 90206 soc.cpu.reg_op2[8]
.sym 90209 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_
.sym 90210 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_
.sym 90211 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_
.sym 90212 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_
.sym 90215 soc.cpu.reg_op1[24]
.sym 90216 soc.cpu.reg_op2[24]
.sym 90217 soc.cpu.reg_op2[1]
.sym 90218 soc.cpu.reg_op1[1]
.sym 90221 $abc$61060$new_n6974_
.sym 90222 $abc$61060$new_n6977_
.sym 90223 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_
.sym 90224 $abc$61060$new_n6836_
.sym 90227 $false
.sym 90228 $false
.sym 90229 soc.cpu.reg_op1[30]
.sym 90230 soc.cpu.reg_op2[30]
.sym 90234 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24955[1]_new_inv_
.sym 90235 $abc$61060$new_n6983_
.sym 90236 $abc$61060$new_n6829_
.sym 90237 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24827[1]_new_inv_
.sym 90238 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 90240 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][1]_new_
.sym 90241 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[13]_new_
.sym 90308 $abc$61060$new_n4926_
.sym 90309 $abc$61060$new_n4925_
.sym 90310 $abc$61060$new_n4922_
.sym 90311 $abc$61060$new_n4913_
.sym 90314 soc.cpu.reg_op2[13]
.sym 90315 soc.cpu.reg_op1[13]
.sym 90316 soc.cpu.reg_op1[14]
.sym 90317 soc.cpu.reg_op2[14]
.sym 90320 $abc$61060$new_n4924_
.sym 90321 soc.cpu.reg_op1[6]
.sym 90322 soc.cpu.reg_op2[6]
.sym 90323 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.sym 90326 soc.cpu.reg_op2[5]
.sym 90327 soc.cpu.reg_op1[5]
.sym 90328 soc.cpu.reg_op1[19]
.sym 90329 soc.cpu.reg_op2[19]
.sym 90332 soc.cpu.reg_op2[3]
.sym 90333 soc.cpu.reg_op1[3]
.sym 90334 soc.cpu.reg_op1[16]
.sym 90335 soc.cpu.reg_op2[16]
.sym 90338 $false
.sym 90339 $false
.sym 90340 soc.cpu.reg_op2[4]
.sym 90341 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 90344 $false
.sym 90345 $false
.sym 90346 soc.cpu.reg_op2[4]
.sym 90347 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 90357 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24811[1]_new_inv_
.sym 90358 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24715[1]_new_inv_
.sym 90359 $abc$61060$new_n6805_
.sym 90361 $abc$61060$new_n6623_
.sym 90363 $abc$61060$new_n6622_
.sym 90364 soc.cpu.alu_out_q[13]
.sym 90431 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[1]_new_inv_
.sym 90432 soc.cpu.reg_op1[19]
.sym 90433 soc.cpu.reg_op2[19]
.sym 90434 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 90449 soc.cpu.reg_op1[19]
.sym 90450 soc.cpu.reg_op2[19]
.sym 90451 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 90452 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 90461 $false
.sym 90462 resetn$2
.sym 90463 soc.cpu.mem_wstrb[0]
.sym 90464 $abc$61060$new_n3984_
.sym 90473 $false
.sym 90474 $abc$61060$new_n6871_
.sym 90475 $abc$61060$new_n8210_
.sym 90476 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[19]_new_inv_
.sym 90477 $true
.sym 90478 clk_16mhz$2$2
.sym 90479 $false
.sym 90480 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_
.sym 90481 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[13]_new_
.sym 90485 soc.cpu.alu_out_q[1]
.sym 90487 soc.cpu.alu_out_q[29]
.sym 90578 $false
.sym 90579 $abc$61060$new_n5682_
.sym 90580 soc.cpu.reg_next_pc[3]
.sym 90581 $abc$61060$new_n5666_
.sym 90584 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 90585 $false
.sym 90586 $false
.sym 90587 $false
.sym 90600 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 90601 clk_16mhz$2$2
.sym 90602 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 90603 $abc$61060$new_n5406_
.sym 90606 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[3]_new_inv_
.sym 90608 $abc$61060$new_n5403_
.sym 90609 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[5]_new_inv_
.sym 90610 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[4]_new_inv_
.sym 90677 $false
.sym 90678 $abc$61060$new_n5766_
.sym 90679 soc.cpu.reg_next_pc[24]
.sym 90680 $abc$61060$new_n5666_
.sym 90683 $false
.sym 90684 $abc$61060$new_n5718_
.sym 90685 soc.cpu.reg_next_pc[12]
.sym 90686 $abc$61060$new_n5666_
.sym 90689 $false
.sym 90690 $abc$61060$new_n5730_
.sym 90691 soc.cpu.reg_next_pc[15]
.sym 90692 $abc$61060$new_n5666_
.sym 90701 $false
.sym 90702 $false
.sym 90703 soc.cpu.reg_op2[1]
.sym 90704 soc.cpu.reg_op2[2]
.sym 90707 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 90708 $false
.sym 90709 $false
.sym 90710 $false
.sym 90713 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 90714 $false
.sym 90715 $false
.sym 90716 $false
.sym 90723 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 90724 clk_16mhz$2$2
.sym 90725 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 90728 $abc$61060$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1066_Y_new_inv_
.sym 90729 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[1]_new_inv_
.sym 90730 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[2]_new_inv_
.sym 90733 $abc$61060$new_n4459_
.sym 90806 $false
.sym 90807 $abc$61060$new_n5754_
.sym 90808 soc.cpu.reg_next_pc[21]
.sym 90809 $abc$61060$new_n5666_
.sym 90818 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 90819 $false
.sym 90820 $false
.sym 90821 $false
.sym 90824 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 90825 $false
.sym 90826 $false
.sym 90827 $false
.sym 90846 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 90847 clk_16mhz$2$2
.sym 90848 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 90849 $abc$61060$new_n5732_
.sym 90852 soc.cpu.reg_next_pc[18]
.sym 90854 soc.cpu.reg_next_pc[15]
.sym 90923 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[18]
.sym 90924 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 90925 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 90926 $abc$61060$new_n5673_
.sym 90929 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[8]
.sym 90930 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 90931 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 90932 $abc$61060$new_n5673_
.sym 90935 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[5]
.sym 90936 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 90937 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 90938 $abc$61060$new_n5673_
.sym 90941 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[22]
.sym 90942 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 90943 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 90944 $abc$61060$new_n5673_
.sym 90947 $false
.sym 90948 $abc$61060$new_n5774_
.sym 90949 soc.cpu.reg_next_pc[26]
.sym 90950 $abc$61060$new_n5666_
.sym 90953 $false
.sym 90954 $abc$61060$new_n5692_
.sym 90955 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[5]
.sym 90956 $abc$61060$new_n5676_
.sym 90959 $false
.sym 90960 $abc$61060$new_n5760_
.sym 90961 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[22]
.sym 90962 $abc$61060$new_n5676_
.sym 90965 $false
.sym 90966 $abc$61060$new_n5704_
.sym 90967 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[8]
.sym 90968 $abc$61060$new_n5676_
.sym 90969 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 90970 clk_16mhz$2$2
.sym 90971 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 90972 $abc$61060$new_n5696_
.sym 90973 $abc$61060$new_n5784_
.sym 90974 $abc$61060$new_n4345_
.sym 90975 $abc$61060$new_n5688_
.sym 90976 soc.cpu.reg_next_pc[6]
.sym 90977 soc.cpu.reg_next_pc[4]
.sym 90978 soc.cpu.reg_next_pc[28]
.sym 91046 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[7]
.sym 91047 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 91048 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 91049 $abc$61060$new_n5673_
.sym 91052 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[20]
.sym 91053 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 91054 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 91055 $abc$61060$new_n5673_
.sym 91058 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[2]
.sym 91059 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 91060 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 91061 $abc$61060$new_n5673_
.sym 91064 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[3]
.sym 91065 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 91066 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 91067 $abc$61060$new_n5673_
.sym 91070 $false
.sym 91071 $abc$61060$new_n5680_
.sym 91072 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[2]
.sym 91073 $abc$61060$new_n5676_
.sym 91076 $false
.sym 91077 $abc$61060$new_n5700_
.sym 91078 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[7]
.sym 91079 $abc$61060$new_n5676_
.sym 91082 $false
.sym 91083 $abc$61060$new_n5684_
.sym 91084 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[3]
.sym 91085 $abc$61060$new_n5676_
.sym 91088 $false
.sym 91089 $abc$61060$new_n5752_
.sym 91090 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[20]
.sym 91091 $abc$61060$new_n5676_
.sym 91092 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 91093 clk_16mhz$2$2
.sym 91094 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 91095 soc.cpu.reg_next_pc[12]
.sym 91096 soc.cpu.reg_next_pc[9]
.sym 91097 soc.cpu.reg_next_pc[17]
.sym 91098 soc.cpu.reg_next_pc[14]
.sym 91099 soc.cpu.reg_next_pc[29]
.sym 91100 soc.cpu.reg_next_pc[16]
.sym 91101 soc.cpu.reg_next_pc[13]
.sym 91102 soc.cpu.reg_next_pc[21]
.sym 91131 $false
.sym 91168 $auto$alumacc.cc:474:replace_alu$7267.C[1]
.sym 91170 soc.cpu.decoded_imm_uj[0]
.sym 91171 $abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.sym 91174 $auto$alumacc.cc:474:replace_alu$7267.C[2]
.sym 91175 $false
.sym 91176 soc.cpu.decoded_imm_uj[1]
.sym 91177 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 91178 $auto$alumacc.cc:474:replace_alu$7267.C[1]
.sym 91180 $auto$alumacc.cc:474:replace_alu$7267.C[3]
.sym 91181 $false
.sym 91182 soc.cpu.decoded_imm_uj[2]
.sym 91183 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 91184 $auto$alumacc.cc:474:replace_alu$7267.C[2]
.sym 91186 $auto$alumacc.cc:474:replace_alu$7267.C[4]
.sym 91187 $false
.sym 91188 soc.cpu.decoded_imm_uj[3]
.sym 91189 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 91190 $auto$alumacc.cc:474:replace_alu$7267.C[3]
.sym 91192 $auto$alumacc.cc:474:replace_alu$7267.C[5]
.sym 91193 $false
.sym 91194 soc.cpu.decoded_imm_uj[4]
.sym 91195 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 91196 $auto$alumacc.cc:474:replace_alu$7267.C[4]
.sym 91198 $auto$alumacc.cc:474:replace_alu$7267.C[6]
.sym 91199 $false
.sym 91200 soc.cpu.decoded_imm_uj[5]
.sym 91201 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 91202 $auto$alumacc.cc:474:replace_alu$7267.C[5]
.sym 91204 $auto$alumacc.cc:474:replace_alu$7267.C[7]
.sym 91205 $false
.sym 91206 soc.cpu.decoded_imm_uj[6]
.sym 91207 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 91208 $auto$alumacc.cc:474:replace_alu$7267.C[6]
.sym 91210 $auto$alumacc.cc:474:replace_alu$7267.C[8]
.sym 91211 $false
.sym 91212 soc.cpu.decoded_imm_uj[7]
.sym 91213 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 91214 $auto$alumacc.cc:474:replace_alu$7267.C[7]
.sym 91218 $abc$61060$new_n5788_
.sym 91219 $abc$61060$new_n5728_
.sym 91220 $abc$61060$new_n5708_
.sym 91221 $abc$61060$new_n5736_
.sym 91222 $abc$61060$new_n5720_
.sym 91223 $abc$61060$new_n5740_
.sym 91224 $abc$61060$new_n5724_
.sym 91225 gpio[15]
.sym 91254 $auto$alumacc.cc:474:replace_alu$7267.C[8]
.sym 91291 $auto$alumacc.cc:474:replace_alu$7267.C[9]
.sym 91292 $false
.sym 91293 soc.cpu.decoded_imm_uj[8]
.sym 91294 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 91295 $auto$alumacc.cc:474:replace_alu$7267.C[8]
.sym 91297 $auto$alumacc.cc:474:replace_alu$7267.C[10]
.sym 91298 $false
.sym 91299 soc.cpu.decoded_imm_uj[9]
.sym 91300 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 91301 $auto$alumacc.cc:474:replace_alu$7267.C[9]
.sym 91303 $auto$alumacc.cc:474:replace_alu$7267.C[11]
.sym 91304 $false
.sym 91305 soc.cpu.decoded_imm_uj[10]
.sym 91306 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 91307 $auto$alumacc.cc:474:replace_alu$7267.C[10]
.sym 91309 $auto$alumacc.cc:474:replace_alu$7267.C[12]
.sym 91310 $false
.sym 91311 soc.cpu.decoded_imm_uj[11]
.sym 91312 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 91313 $auto$alumacc.cc:474:replace_alu$7267.C[11]
.sym 91315 $auto$alumacc.cc:474:replace_alu$7267.C[13]
.sym 91316 $false
.sym 91317 soc.cpu.decoded_imm_uj[12]
.sym 91318 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 91319 $auto$alumacc.cc:474:replace_alu$7267.C[12]
.sym 91321 $auto$alumacc.cc:474:replace_alu$7267.C[14]
.sym 91322 $false
.sym 91323 soc.cpu.decoded_imm_uj[13]
.sym 91324 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 91325 $auto$alumacc.cc:474:replace_alu$7267.C[13]
.sym 91327 $auto$alumacc.cc:474:replace_alu$7267.C[15]
.sym 91328 $false
.sym 91329 soc.cpu.decoded_imm_uj[14]
.sym 91330 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 91331 $auto$alumacc.cc:474:replace_alu$7267.C[14]
.sym 91333 $auto$alumacc.cc:474:replace_alu$7267.C[16]
.sym 91334 $false
.sym 91335 soc.cpu.decoded_imm_uj[15]
.sym 91336 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 91337 $auto$alumacc.cc:474:replace_alu$7267.C[15]
.sym 91342 $abc$61060$new_n5756_
.sym 91343 $abc$61060$new_n5748_
.sym 91345 $abc$61060$new_n5764_
.sym 91346 soc.cpu.reg_next_pc[23]
.sym 91347 soc.cpu.reg_next_pc[19]
.sym 91348 soc.cpu.reg_pc[26]
.sym 91377 $auto$alumacc.cc:474:replace_alu$7267.C[16]
.sym 91414 $auto$alumacc.cc:474:replace_alu$7267.C[17]
.sym 91415 $false
.sym 91416 soc.cpu.decoded_imm_uj[16]
.sym 91417 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 91418 $auto$alumacc.cc:474:replace_alu$7267.C[16]
.sym 91420 $auto$alumacc.cc:474:replace_alu$7267.C[18]
.sym 91421 $false
.sym 91422 soc.cpu.decoded_imm_uj[17]
.sym 91423 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 91424 $auto$alumacc.cc:474:replace_alu$7267.C[17]
.sym 91426 $auto$alumacc.cc:474:replace_alu$7267.C[19]
.sym 91427 $false
.sym 91428 soc.cpu.decoded_imm_uj[18]
.sym 91429 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 91430 $auto$alumacc.cc:474:replace_alu$7267.C[18]
.sym 91432 $auto$alumacc.cc:474:replace_alu$7267.C[20]
.sym 91433 $false
.sym 91434 soc.cpu.decoded_imm_uj[19]
.sym 91435 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 91436 $auto$alumacc.cc:474:replace_alu$7267.C[19]
.sym 91438 $auto$alumacc.cc:474:replace_alu$7267.C[21]
.sym 91439 $false
.sym 91440 soc.cpu.decoded_imm_uj[20]
.sym 91441 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 91442 $auto$alumacc.cc:474:replace_alu$7267.C[20]
.sym 91444 $auto$alumacc.cc:474:replace_alu$7267.C[22]
.sym 91445 $false
.sym 91446 soc.cpu.decoded_imm_uj[21]
.sym 91447 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 91448 $auto$alumacc.cc:474:replace_alu$7267.C[21]
.sym 91450 $auto$alumacc.cc:474:replace_alu$7267.C[23]
.sym 91451 $false
.sym 91452 soc.cpu.decoded_imm_uj[22]
.sym 91453 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 91454 $auto$alumacc.cc:474:replace_alu$7267.C[22]
.sym 91456 $auto$alumacc.cc:474:replace_alu$7267.C[24]
.sym 91457 $false
.sym 91458 soc.cpu.decoded_imm_uj[23]
.sym 91459 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 91460 $auto$alumacc.cc:474:replace_alu$7267.C[23]
.sym 91465 $abc$61060$new_n5792_
.sym 91466 $abc$61060$new_n5780_
.sym 91467 soc.cpu.mem_la_wdata[11]
.sym 91468 $abc$61060$new_n5772_
.sym 91469 $abc$61060$new_n5796_
.sym 91470 soc.cpu.reg_next_pc[27]
.sym 91471 soc.cpu.reg_next_pc[25]
.sym 91500 $auto$alumacc.cc:474:replace_alu$7267.C[24]
.sym 91537 $auto$alumacc.cc:474:replace_alu$7267.C[25]
.sym 91538 $false
.sym 91539 soc.cpu.decoded_imm_uj[24]
.sym 91540 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 91541 $auto$alumacc.cc:474:replace_alu$7267.C[24]
.sym 91543 $auto$alumacc.cc:474:replace_alu$7267.C[26]
.sym 91544 $false
.sym 91545 soc.cpu.decoded_imm_uj[25]
.sym 91546 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 91547 $auto$alumacc.cc:474:replace_alu$7267.C[25]
.sym 91549 $auto$alumacc.cc:474:replace_alu$7267.C[27]
.sym 91550 $false
.sym 91551 soc.cpu.decoded_imm_uj[26]
.sym 91552 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 91553 $auto$alumacc.cc:474:replace_alu$7267.C[26]
.sym 91555 $auto$alumacc.cc:474:replace_alu$7267.C[28]
.sym 91556 $false
.sym 91557 soc.cpu.decoded_imm_uj[27]
.sym 91558 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 91559 $auto$alumacc.cc:474:replace_alu$7267.C[27]
.sym 91561 $auto$alumacc.cc:474:replace_alu$7267.C[29]
.sym 91562 $false
.sym 91563 soc.cpu.decoded_imm_uj[28]
.sym 91564 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 91565 $auto$alumacc.cc:474:replace_alu$7267.C[28]
.sym 91567 $auto$alumacc.cc:474:replace_alu$7267.C[30]
.sym 91568 $false
.sym 91569 soc.cpu.decoded_imm_uj[29]
.sym 91570 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 91571 $auto$alumacc.cc:474:replace_alu$7267.C[29]
.sym 91573 $auto$alumacc.cc:474:replace_alu$7267.C[31]
.sym 91574 $false
.sym 91575 soc.cpu.decoded_imm_uj[30]
.sym 91576 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 91577 $auto$alumacc.cc:474:replace_alu$7267.C[30]
.sym 91580 $false
.sym 91581 soc.cpu.decoded_imm_uj[31]
.sym 91582 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 91583 $auto$alumacc.cc:474:replace_alu$7267.C[31]
.sym 91589 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.sym 91592 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1067_Y_new_
.sym 91594 soc.simpleuart.cfg_divider[21]
.sym 91661 $false
.sym 91662 $false
.sym 91663 soc.cpu.mem_rdata_latched[2]
.sym 91664 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 91667 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 91668 $abc$61060$new_n5484_
.sym 91669 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 91670 soc.cpu.mem_rdata_latched[2]
.sym 91673 $false
.sym 91674 $false
.sym 91675 $abc$61060$new_n5310_
.sym 91676 soc.cpu.mem_rdata_latched[3]
.sym 91679 $false
.sym 91680 $abc$61060$new_n5615_
.sym 91681 $abc$61060$new_n5617_
.sym 91682 $abc$61060$techmap$techmap\soc.cpu.$procmux$4482.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_
.sym 91685 $false
.sym 91686 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 91687 $abc$61060$new_n4593_
.sym 91688 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.sym 91691 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 91692 $abc$61060$new_n5615_
.sym 91693 $abc$61060$new_n5618_
.sym 91694 $abc$61060$new_n5617_
.sym 91697 $false
.sym 91698 $abc$61060$new_n5621_
.sym 91699 $abc$61060$new_n5619_
.sym 91700 $abc$61060$new_n5614_
.sym 91703 $abc$61060$new_n5484_
.sym 91704 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.sym 91705 $abc$61060$new_n5310_
.sym 91706 soc.cpu.mem_rdata_latched[3]
.sym 91707 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 91708 clk_16mhz$2$2
.sym 91709 $false
.sym 91712 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 91715 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_
.sym 91784 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 91785 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 91786 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 91787 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 91790 $false
.sym 91791 soc.cpu.mem_rdata_latched[4]
.sym 91792 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 91793 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 91796 $false
.sym 91797 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 91798 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 91799 $abc$61060$techmap\soc.cpu.$procmux$4633_Y[0]_new_
.sym 91802 $false
.sym 91803 $false
.sym 91804 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 91805 $abc$61060$new_n4471_
.sym 91808 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.sym 91809 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.sym 91810 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_
.sym 91811 soc.cpu.mem_rdata_latched[12]
.sym 91814 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 91815 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 91816 soc.cpu.mem_rdata_latched[12]
.sym 91817 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 91820 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:858$2135_Y_new_
.sym 91821 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.sym 91822 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_
.sym 91823 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14082_Y_new_
.sym 91826 $false
.sym 91827 $false
.sym 91828 $abc$61060$new_n5612_
.sym 91829 $abc$61060$new_n5611_
.sym 91830 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 91831 clk_16mhz$2$2
.sym 91832 $false
.sym 91833 $abc$61060$new_n5534_
.sym 91834 $abc$61060$new_n4371_
.sym 91835 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 91836 $abc$61060$new_n5517_
.sym 91837 $abc$61060$new_n4471_
.sym 91838 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_
.sym 91839 $abc$61060$new_n5518_
.sym 91907 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 91908 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 91909 soc.cpu.mem_rdata_latched[12]
.sym 91910 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 91913 $abc$61060$new_n5648_
.sym 91914 $abc$61060$new_n4603_
.sym 91915 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 91916 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 91919 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 91920 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 91921 $abc$61060$new_n5556_
.sym 91922 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 91925 $false
.sym 91926 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 91927 $abc$61060$new_n5647_
.sym 91928 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 91931 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 91932 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 91933 $abc$61060$new_n5556_
.sym 91934 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_
.sym 91937 $abc$61060$new_n5471_
.sym 91938 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 91939 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 91940 soc.cpu.mem_rdata_latched[12]
.sym 91943 $false
.sym 91944 $false
.sym 91945 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 91946 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 91949 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 91950 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 91951 soc.cpu.mem_rdata_latched[12]
.sym 91952 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 91956 $abc$61060$new_n8171_
.sym 91957 $abc$61060$new_n5533_
.sym 91958 $abc$61060$new_n5527_
.sym 91960 $abc$61060$new_n8172_
.sym 91961 $abc$61060$new_n8170_
.sym 91962 $abc$61060$new_n5440_
.sym 91963 soc.cpu.mem_rdata_q[12]
.sym 92030 $false
.sym 92031 soc.cpu.mem_xfer
.sym 92032 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 92033 soc.cpu.mem_rdata_q[14]
.sym 92036 $abc$61060$new_n5432_
.sym 92037 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 92038 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92039 $abc$61060$new_n5430_
.sym 92042 $abc$61060$new_n5433_
.sym 92043 $abc$61060$new_n5484_
.sym 92044 $abc$61060$new_n5429_
.sym 92045 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 92048 $false
.sym 92049 $false
.sym 92050 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 92051 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 92054 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 92055 $abc$61060$new_n5430_
.sym 92056 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 92057 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 92060 $false
.sym 92061 $false
.sym 92062 $abc$61060$new_n5430_
.sym 92063 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 92066 $false
.sym 92067 $false
.sym 92068 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 92069 soc.cpu.mem_rdata_latched[12]
.sym 92072 $abc$61060$new_n5533_
.sym 92073 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[2]_new_inv_
.sym 92074 $abc$61060$new_n8173_
.sym 92075 $abc$61060$new_n5483_
.sym 92076 $true
.sym 92077 clk_16mhz$2$2
.sym 92078 $false
.sym 92080 $abc$61060$new_n5439_
.sym 92081 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 92082 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27853[1]_new_inv_
.sym 92083 $abc$61060$new_n5524_
.sym 92084 $abc$61060$techmap$techmap\soc.cpu.$procmux$5330.$and$/usr/local/bin/../share/yosys/techmap.v:434$13958_Y[1]_new_inv_
.sym 92085 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_
.sym 92086 soc.cpu.mem_rdata_q[13]
.sym 92153 $false
.sym 92154 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 92155 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 92156 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 92159 $false
.sym 92160 $false
.sym 92161 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 92162 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 92165 $false
.sym 92166 $false
.sym 92167 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92168 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 92171 $false
.sym 92172 $abc$61060$new_n5484_
.sym 92173 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 92174 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 92177 $false
.sym 92178 $false
.sym 92179 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 92180 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 92183 $abc$61060$new_n5523_
.sym 92184 $abc$61060$new_n5432_
.sym 92185 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 92186 $abc$61060$new_n5428_
.sym 92189 $false
.sym 92190 $false
.sym 92191 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 92192 $abc$61060$new_n5429_
.sym 92195 soc.cpu.mem_rdata_latched[2]
.sym 92196 $false
.sym 92197 $false
.sym 92198 $false
.sym 92199 soc.cpu.mem_xfer
.sym 92200 clk_16mhz$2$2
.sym 92201 $false
.sym 92203 $abc$61060$new_n5437_
.sym 92204 $abc$61060$new_n5463_
.sym 92206 $abc$61060$new_n5475_
.sym 92207 $abc$61060$new_n5477_
.sym 92208 soc.cpu.mem_rdata_q[4]
.sym 92276 $false
.sym 92277 soc.cpu.mem_rdata_latched[12]
.sym 92278 $abc$61060$new_n5443_
.sym 92279 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 92282 $false
.sym 92283 $false
.sym 92284 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 92285 $abc$61060$new_n4603_
.sym 92288 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92289 $abc$61060$new_n5437_
.sym 92290 soc.cpu.mem_rdata_latched[5]
.sym 92291 $abc$61060$new_n5441_
.sym 92294 $false
.sym 92295 $false
.sym 92296 $abc$61060$new_n5432_
.sym 92297 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 92300 $false
.sym 92301 $false
.sym 92302 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 92303 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 92306 $false
.sym 92307 $abc$61060$new_n5432_
.sym 92308 $abc$61060$new_n5436_
.sym 92309 $abc$61060$new_n5442_
.sym 92312 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92313 $abc$61060$new_n5437_
.sym 92314 soc.cpu.mem_rdata_latched[2]
.sym 92315 $abc$61060$new_n5441_
.sym 92318 soc.cpu.mem_rdata_latched[6]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 soc.cpu.mem_xfer
.sym 92323 clk_16mhz$2$2
.sym 92324 $false
.sym 92399 soc.cpu.pcpi_insn[25]
.sym 92400 soc.cpu.pcpi_insn[6]
.sym 92401 soc.cpu.pcpi_insn[3]
.sym 92402 soc.cpu.pcpi_insn[2]
.sym 92411 soc.cpu.mem_rdata_q[3]
.sym 92412 $false
.sym 92413 $false
.sym 92414 $false
.sym 92423 soc.cpu.mem_rdata_q[2]
.sym 92424 $false
.sym 92425 $false
.sym 92426 $false
.sym 92429 soc.cpu.mem_rdata_q[6]
.sym 92430 $false
.sym 92431 $false
.sym 92432 $false
.sym 92445 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 92446 clk_16mhz$2$2
.sym 92447 $false
.sym 92448 $abc$61060$new_n5221_
.sym 92449 $abc$61060$new_n5222_
.sym 92450 soc.cpu.pcpi_div.quotient_msk[3]
.sym 92451 soc.cpu.pcpi_div.quotient_msk[4]
.sym 92452 soc.cpu.pcpi_div.quotient_msk[5]
.sym 92453 soc.cpu.pcpi_div.quotient_msk[1]
.sym 92454 soc.cpu.pcpi_div.quotient_msk[2]
.sym 92455 soc.cpu.pcpi_div.quotient_msk[0]
.sym 92522 $false
.sym 92523 $false
.sym 92524 soc.cpu.pcpi_div.quotient[4]
.sym 92525 soc.cpu.pcpi_div.quotient_msk[4]
.sym 92528 $false
.sym 92529 $false
.sym 92530 soc.cpu.pcpi_div.quotient[5]
.sym 92531 soc.cpu.pcpi_div.quotient_msk[5]
.sym 92546 $false
.sym 92547 $false
.sym 92548 soc.cpu.pcpi_div.quotient[1]
.sym 92549 soc.cpu.pcpi_div.quotient_msk[1]
.sym 92558 $false
.sym 92559 $false
.sym 92560 soc.cpu.pcpi_div.quotient[3]
.sym 92561 soc.cpu.pcpi_div.quotient_msk[3]
.sym 92564 $false
.sym 92565 $false
.sym 92566 soc.cpu.pcpi_div.quotient[2]
.sym 92567 soc.cpu.pcpi_div.quotient_msk[2]
.sym 92568 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 92569 clk_16mhz$2$2
.sym 92570 soc.cpu.pcpi_div.start$2
.sym 92571 $abc$61060$new_n5226_
.sym 92572 $abc$61060$new_n5220_
.sym 92573 $abc$61060$new_n5227_
.sym 92574 soc.cpu.pcpi_div.quotient_msk[9]
.sym 92575 soc.cpu.pcpi_div.quotient_msk[7]
.sym 92576 soc.cpu.pcpi_div.quotient_msk[8]
.sym 92577 soc.cpu.pcpi_div.quotient_msk[10]
.sym 92578 soc.cpu.pcpi_div.quotient_msk[6]
.sym 92651 soc.cpu.pcpi_div.start$2
.sym 92652 $false
.sym 92653 $false
.sym 92654 $false
.sym 92691 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 92692 clk_16mhz$2$2
.sym 92693 $false
.sym 92695 soc.cpu.pcpi_div.quotient_msk[12]
.sym 92696 soc.cpu.pcpi_div.quotient_msk[13]
.sym 92697 soc.cpu.pcpi_div.quotient_msk[11]
.sym 92698 soc.cpu.pcpi_div.quotient_msk[15]
.sym 92701 soc.cpu.pcpi_div.quotient_msk[14]
.sym 92768 soc.cpu.pcpi_div.quotient_msk[17]
.sym 92769 soc.cpu.pcpi_div.quotient_msk[16]
.sym 92770 soc.cpu.pcpi_div.quotient_msk[15]
.sym 92771 soc.cpu.pcpi_div.quotient_msk[14]
.sym 92774 $false
.sym 92775 $false
.sym 92776 $abc$61060$new_n5225_
.sym 92777 $abc$61060$new_n5224_
.sym 92780 $false
.sym 92781 $false
.sym 92782 soc.cpu.pcpi_div.quotient[14]
.sym 92783 soc.cpu.pcpi_div.quotient_msk[14]
.sym 92786 $false
.sym 92787 $false
.sym 92788 soc.cpu.pcpi_div.quotient[11]
.sym 92789 soc.cpu.pcpi_div.quotient_msk[11]
.sym 92792 $false
.sym 92793 $false
.sym 92794 soc.cpu.pcpi_div.quotient[16]
.sym 92795 soc.cpu.pcpi_div.quotient_msk[16]
.sym 92810 $false
.sym 92811 $false
.sym 92812 soc.cpu.pcpi_div.quotient[15]
.sym 92813 soc.cpu.pcpi_div.quotient_msk[15]
.sym 92814 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 92815 clk_16mhz$2$2
.sym 92816 soc.cpu.pcpi_div.start$2
.sym 92817 $abc$61060$new_n5230_
.sym 92818 soc.cpu.pcpi_div.quotient_msk[24]
.sym 92820 soc.cpu.pcpi_div.quotient_msk[22]
.sym 92823 soc.cpu.pcpi_div.quotient_msk[23]
.sym 92891 soc.cpu.pcpi_div.quotient_msk[21]
.sym 92892 soc.cpu.pcpi_div.quotient_msk[20]
.sym 92893 soc.cpu.pcpi_div.quotient_msk[19]
.sym 92894 soc.cpu.pcpi_div.quotient_msk[18]
.sym 92897 soc.cpu.pcpi_div.quotient_msk[19]
.sym 92898 $false
.sym 92899 $false
.sym 92900 $false
.sym 92903 soc.cpu.pcpi_div.quotient_msk[17]
.sym 92904 $false
.sym 92905 $false
.sym 92906 $false
.sym 92909 soc.cpu.pcpi_div.quotient_msk[22]
.sym 92910 $false
.sym 92911 $false
.sym 92912 $false
.sym 92915 soc.cpu.pcpi_div.quotient_msk[18]
.sym 92916 $false
.sym 92917 $false
.sym 92918 $false
.sym 92921 soc.cpu.pcpi_div.quotient_msk[20]
.sym 92922 $false
.sym 92923 $false
.sym 92924 $false
.sym 92927 soc.cpu.pcpi_div.quotient_msk[21]
.sym 92928 $false
.sym 92929 $false
.sym 92930 $false
.sym 92937 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 92938 clk_16mhz$2$2
.sym 92939 soc.cpu.pcpi_div.start$2
.sym 92940 $abc$61060$new_n5229_
.sym 92941 $abc$61060$new_n5228_
.sym 92942 $abc$61060$new_n5219_
.sym 92943 soc.cpu.pcpi_div.quotient_msk[29]
.sym 92944 soc.cpu.pcpi_div.quotient_msk[28]
.sym 92945 soc.cpu.pcpi_div.quotient_msk[27]
.sym 92946 soc.cpu.pcpi_div.quotient_msk[30]
.sym 92947 soc.cpu.pcpi_div.quotient_msk[25]
.sym 93014 $false
.sym 93015 $false
.sym 93016 soc.cpu.pcpi_div.quotient[27]
.sym 93017 soc.cpu.pcpi_div.quotient_msk[27]
.sym 93020 $false
.sym 93021 $false
.sym 93022 soc.cpu.pcpi_div.quotient[30]
.sym 93023 soc.cpu.pcpi_div.quotient_msk[30]
.sym 93032 $false
.sym 93033 $false
.sym 93034 soc.cpu.pcpi_div.quotient[25]
.sym 93035 soc.cpu.pcpi_div.quotient_msk[25]
.sym 93038 $false
.sym 93039 $false
.sym 93040 soc.cpu.pcpi_div.quotient[24]
.sym 93041 soc.cpu.pcpi_div.quotient_msk[24]
.sym 93044 $false
.sym 93045 $false
.sym 93046 soc.cpu.pcpi_div.quotient[29]
.sym 93047 soc.cpu.pcpi_div.quotient_msk[29]
.sym 93050 $false
.sym 93051 $false
.sym 93052 soc.cpu.pcpi_div.quotient[31]
.sym 93053 soc.cpu.pcpi_div.quotient_msk[31]
.sym 93056 $false
.sym 93057 $false
.sym 93058 soc.cpu.pcpi_div.quotient[28]
.sym 93059 soc.cpu.pcpi_div.quotient_msk[28]
.sym 93060 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 93061 clk_16mhz$2$2
.sym 93062 soc.cpu.pcpi_div.start$2
.sym 93297 flash_csb$2
.sym 93407 soc.cpu.mem_rdata_q[12]
.sym 93408 soc.cpu.is_alu_reg_imm
.sym 93409 soc.cpu.mem_rdata_q[13]
.sym 93410 soc.cpu.mem_rdata_q[14]
.sym 93447 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 93448 clk_16mhz$2$2
.sym 93449 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 93524 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 93525 soc.cpu.mem_rdata_q[14]
.sym 93526 soc.cpu.mem_rdata_q[13]
.sym 93527 soc.cpu.mem_rdata_q[12]
.sym 93530 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 93531 soc.cpu.mem_rdata_q[14]
.sym 93532 soc.cpu.mem_rdata_q[12]
.sym 93533 soc.cpu.mem_rdata_q[13]
.sym 93536 soc.cpu.mem_rdata_q[12]
.sym 93537 soc.cpu.mem_rdata_q[14]
.sym 93538 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 93539 soc.cpu.mem_rdata_q[13]
.sym 93542 soc.cpu.mem_rdata_q[12]
.sym 93543 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 93544 soc.cpu.mem_rdata_q[14]
.sym 93545 soc.cpu.mem_rdata_q[13]
.sym 93548 soc.cpu.mem_rdata_q[12]
.sym 93549 soc.cpu.mem_rdata_q[14]
.sym 93550 soc.cpu.mem_rdata_q[13]
.sym 93551 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 93554 soc.cpu.mem_rdata_q[13]
.sym 93555 $abc$61060$new_n5360_
.sym 93556 soc.cpu.mem_rdata_q[12]
.sym 93557 soc.cpu.mem_rdata_q[14]
.sym 93560 soc.cpu.mem_rdata_q[13]
.sym 93561 soc.cpu.is_alu_reg_imm
.sym 93562 soc.cpu.mem_rdata_q[12]
.sym 93563 soc.cpu.mem_rdata_q[14]
.sym 93566 soc.cpu.mem_rdata_q[12]
.sym 93567 $abc$61060$new_n5360_
.sym 93568 soc.cpu.mem_rdata_q[13]
.sym 93569 soc.cpu.mem_rdata_q[14]
.sym 93570 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 93571 clk_16mhz$2$2
.sym 93572 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 93574 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.sym 93579 soc.spimemio.config_csb
.sym 93647 soc.cpu.instr_slti
.sym 93648 soc.cpu.instr_sltiu
.sym 93649 soc.cpu.instr_sltu
.sym 93650 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 93653 soc.cpu.instr_bge
.sym 93654 soc.cpu.instr_bgeu
.sym 93655 soc.cpu.is_slti_blt_slt
.sym 93656 soc.cpu.is_sltiu_bltu_sltu
.sym 93659 soc.cpu.instr_slti
.sym 93660 soc.cpu.instr_sltiu
.sym 93661 soc.cpu.instr_slt
.sym 93662 soc.cpu.instr_jalr
.sym 93665 soc.cpu.instr_bge
.sym 93666 soc.cpu.instr_bgeu
.sym 93667 soc.cpu.instr_bltu
.sym 93668 soc.cpu.instr_sltu
.sym 93671 $abc$61060$new_n4946_
.sym 93672 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1236$2385_Y_new_inv_
.sym 93673 soc.cpu.is_slti_blt_slt
.sym 93674 soc.cpu.instr_bge
.sym 93677 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25684_new_inv_
.sym 93678 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1234$2384_Y_new_inv_
.sym 93679 soc.cpu.instr_bne
.sym 93680 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25703_new_inv_
.sym 93683 $false
.sym 93684 soc.cpu.instr_slti
.sym 93685 soc.cpu.instr_blt
.sym 93686 soc.cpu.instr_slt
.sym 93689 $false
.sym 93690 soc.cpu.instr_sltiu
.sym 93691 soc.cpu.instr_bltu
.sym 93692 soc.cpu.instr_sltu
.sym 93693 $true
.sym 93694 clk_16mhz$2$2
.sym 93695 $false
.sym 93696 $abc$61060$new_n6644_
.sym 93698 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24723[1]_new_inv_
.sym 93700 $abc$61060$new_n6583_
.sym 93701 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_
.sym 93702 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24787[1]_new_inv_
.sym 93703 $abc$61060$new_n6769_
.sym 93770 $abc$61060$new_n6644_
.sym 93771 $abc$61060$new_n6588_
.sym 93772 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.sym 93773 soc.cpu.reg_op2[3]
.sym 93776 $false
.sym 93777 soc.cpu.reg_op2[0]
.sym 93778 soc.cpu.reg_op1[9]
.sym 93779 soc.cpu.reg_op1[10]
.sym 93782 $false
.sym 93783 soc.cpu.reg_op2[0]
.sym 93784 soc.cpu.reg_op1[11]
.sym 93785 soc.cpu.reg_op1[12]
.sym 93788 $false
.sym 93789 soc.cpu.reg_op2[2]
.sym 93790 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_
.sym 93791 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_
.sym 93794 $false
.sym 93795 soc.cpu.reg_op2[1]
.sym 93796 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_
.sym 93797 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_
.sym 93800 $false
.sym 93801 soc.cpu.reg_op2[1]
.sym 93802 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_
.sym 93803 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_
.sym 93806 $false
.sym 93807 soc.cpu.reg_op2[1]
.sym 93808 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_
.sym 93809 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_
.sym 93812 $false
.sym 93813 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[2]_new_inv_
.sym 93814 $abc$61060$new_n8248_
.sym 93815 $abc$61060$new_n6643_
.sym 93816 $true
.sym 93817 clk_16mhz$2$2
.sym 93818 $false
.sym 93819 flash_clk$2
.sym 93820 $abc$61060$new_n6776_
.sym 93821 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24795[1]_new_inv_
.sym 93822 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_
.sym 93823 $abc$61060$new_n6743_
.sym 93824 $abc$61060$new_n4359_
.sym 93825 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.sym 93826 soc.spimemio.config_clk
.sym 93893 $false
.sym 93894 soc.cpu.reg_op2[2]
.sym 93895 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_
.sym 93896 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_
.sym 93899 $false
.sym 93900 soc.cpu.reg_op2[1]
.sym 93901 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_
.sym 93902 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_
.sym 93905 $false
.sym 93906 soc.cpu.reg_op2[2]
.sym 93907 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_
.sym 93908 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_
.sym 93911 $false
.sym 93912 soc.cpu.reg_op2[0]
.sym 93913 soc.cpu.reg_op1[17]
.sym 93914 soc.cpu.reg_op1[18]
.sym 93917 $false
.sym 93918 soc.cpu.reg_op2[0]
.sym 93919 soc.cpu.reg_op1[19]
.sym 93920 soc.cpu.reg_op1[20]
.sym 93923 soc.cpu.reg_op1[22]
.sym 93924 soc.cpu.reg_op2[22]
.sym 93925 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 93926 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 93929 $false
.sym 93930 soc.cpu.reg_op2[1]
.sym 93931 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_
.sym 93932 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_
.sym 93935 $false
.sym 93936 soc.cpu.reg_op2[0]
.sym 93937 soc.cpu.reg_op1[15]
.sym 93938 soc.cpu.reg_op1[16]
.sym 93942 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_
.sym 93943 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][30]_new_inv_
.sym 93944 $abc$61060$new_n6958_
.sym 93945 $abc$61060$new_n4937_
.sym 93946 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24875[1]_new_inv_
.sym 93947 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_
.sym 93948 $abc$61060$new_n6959_
.sym 93949 $abc$61060$new_n6886_
.sym 94016 $false
.sym 94017 soc.cpu.reg_op2[0]
.sym 94018 soc.cpu.reg_op1[23]
.sym 94019 soc.cpu.reg_op1[24]
.sym 94022 $false
.sym 94023 soc.cpu.reg_op2[1]
.sym 94024 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_
.sym 94025 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_
.sym 94028 $false
.sym 94029 soc.cpu.reg_op2[0]
.sym 94030 soc.cpu.reg_op1[21]
.sym 94031 soc.cpu.reg_op1[22]
.sym 94034 $false
.sym 94035 soc.cpu.reg_op2[2]
.sym 94036 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_
.sym 94037 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_
.sym 94040 $false
.sym 94041 $abc$61060$new_n6958_
.sym 94042 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_
.sym 94043 soc.cpu.reg_op2[2]
.sym 94046 $false
.sym 94047 soc.cpu.reg_op2[2]
.sym 94048 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_
.sym 94049 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_
.sym 94052 $false
.sym 94053 soc.cpu.reg_op2[1]
.sym 94054 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_
.sym 94055 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_
.sym 94058 $false
.sym 94059 soc.cpu.reg_op2[2]
.sym 94060 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_
.sym 94061 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_
.sym 94065 $abc$61060$new_n6750_
.sym 94066 $abc$61060$new_n4532_
.sym 94067 $abc$61060$new_n6916_
.sym 94068 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24931[1]_new_inv_
.sym 94069 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_
.sym 94070 flash_io3_oe
.sym 94071 $abc$61060$new_n6979_
.sym 94072 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_
.sym 94139 $false
.sym 94140 $false
.sym 94141 soc.cpu.reg_op1[4]
.sym 94142 soc.cpu.reg_op2[4]
.sym 94145 soc.cpu.reg_op2[12]
.sym 94146 soc.cpu.reg_op1[12]
.sym 94147 soc.cpu.reg_op1[15]
.sym 94148 soc.cpu.reg_op2[15]
.sym 94151 soc.cpu.reg_op2[25]
.sym 94152 soc.cpu.reg_op1[25]
.sym 94153 soc.cpu.reg_op1[26]
.sym 94154 soc.cpu.reg_op2[26]
.sym 94157 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24931[1]_new_inv_
.sym 94158 $abc$61060$new_n6961_
.sym 94159 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[28]_new_
.sym 94160 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 94163 $abc$61060$new_n4933_
.sym 94164 $abc$61060$new_n4928_
.sym 94165 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[28]_new_
.sym 94166 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_
.sym 94169 $abc$61060$new_n4930_
.sym 94170 soc.cpu.reg_op1[2]
.sym 94171 soc.cpu.reg_op2[2]
.sym 94172 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[4]_new_
.sym 94175 $false
.sym 94176 $false
.sym 94177 soc.cpu.reg_op1[28]
.sym 94178 soc.cpu.reg_op2[28]
.sym 94181 $abc$61060$new_n4937_
.sym 94182 $abc$61060$new_n4934_
.sym 94183 $abc$61060$new_n4927_
.sym 94184 $abc$61060$new_n4912_
.sym 94188 $abc$61060$new_n6928_
.sym 94189 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24907[1]_new_inv_
.sym 94190 $abc$61060$new_n6932_
.sym 94191 $abc$61060$new_n6845_
.sym 94192 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_
.sym 94193 $abc$61060$new_n6844_
.sym 94194 $abc$61060$new_n6925_
.sym 94195 $abc$61060$new_n6970_
.sym 94262 $abc$61060$new_n4936_
.sym 94263 soc.cpu.reg_op1[23]
.sym 94264 soc.cpu.reg_op2[23]
.sym 94265 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_
.sym 94268 soc.cpu.reg_op2[7]
.sym 94269 soc.cpu.reg_op1[7]
.sym 94270 soc.cpu.reg_op1[27]
.sym 94271 soc.cpu.reg_op2[27]
.sym 94274 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24939[1]_new_inv_
.sym 94275 $abc$61060$new_n6966_
.sym 94276 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_
.sym 94277 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 94280 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24843[1]_new_inv_
.sym 94281 $abc$61060$new_n6851_
.sym 94282 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_
.sym 94283 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 94286 $false
.sym 94287 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][1]_new_
.sym 94288 $abc$61060$new_n6836_
.sym 94289 soc.cpu.reg_op2[3]
.sym 94292 soc.cpu.reg_op1[29]
.sym 94293 soc.cpu.reg_op2[29]
.sym 94294 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 94295 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 94298 $abc$61060$new_n6965_
.sym 94299 $abc$61060$new_n6968_
.sym 94300 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_
.sym 94301 $abc$61060$new_n6836_
.sym 94304 soc.cpu.reg_op1[17]
.sym 94305 soc.cpu.reg_op2[17]
.sym 94306 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 94307 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 94311 $abc$61060$new_n4560_
.sym 94312 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.sym 94313 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[19]_new_inv_
.sym 94314 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_
.sym 94315 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][27]_new_inv_
.sym 94316 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.sym 94317 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_
.sym 94318 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_
.sym 94385 soc.cpu.reg_op1[31]
.sym 94386 soc.cpu.reg_op2[31]
.sym 94387 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 94388 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 94391 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24955[1]_new_inv_
.sym 94392 $abc$61060$new_n6984_
.sym 94393 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.sym 94394 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 94397 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24827[1]_new_inv_
.sym 94398 soc.cpu.reg_op1[15]
.sym 94399 soc.cpu.reg_op2[15]
.sym 94400 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 94403 soc.cpu.reg_op1[15]
.sym 94404 soc.cpu.reg_op2[15]
.sym 94405 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 94406 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 94409 $false
.sym 94410 soc.cpu.reg_op2[0]
.sym 94411 soc.cpu.reg_op1[0]
.sym 94412 soc.cpu.reg_op1[1]
.sym 94421 $false
.sym 94422 $false
.sym 94423 $abc$61060$new_n5410_
.sym 94424 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 94427 $false
.sym 94428 $false
.sym 94429 $abc$61060$new_n6588_
.sym 94430 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_
.sym 94434 $abc$61060$new_n8210_
.sym 94435 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[9]_new_
.sym 94436 $abc$61060$new_n6885_
.sym 94437 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24763[2]_new_
.sym 94438 $abc$61060$new_n6705_
.sym 94439 soc.cpu.alu_out_q[11]
.sym 94440 soc.cpu.alu_out_q[27]
.sym 94441 soc.cpu.alu_out_q[31]
.sym 94508 soc.cpu.reg_op1[13]
.sym 94509 soc.cpu.reg_op2[13]
.sym 94510 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 94511 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 94514 soc.cpu.reg_op2[1]
.sym 94515 soc.cpu.reg_op1[1]
.sym 94516 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 94517 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 94520 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24811[1]_new_inv_
.sym 94521 soc.cpu.reg_op1[13]
.sym 94522 soc.cpu.reg_op2[13]
.sym 94523 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 94532 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24715[1]_new_inv_
.sym 94533 soc.cpu.reg_op2[1]
.sym 94534 soc.cpu.reg_op1[1]
.sym 94535 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 94544 $abc$61060$new_n6623_
.sym 94545 $abc$61060$new_n6588_
.sym 94546 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][1]_new_
.sym 94547 soc.cpu.reg_op2[3]
.sym 94550 $abc$61060$new_n6805_
.sym 94551 $abc$61060$new_n6804_
.sym 94552 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[13]_new_
.sym 94553 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[13]_new_
.sym 94554 $true
.sym 94555 clk_16mhz$2$2
.sym 94556 $false
.sym 94557 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_
.sym 94558 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[9]_new_
.sym 94559 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_
.sym 94560 soc.cpu.alu_out_q[9]
.sym 94561 soc.cpu.alu_out_q[25]
.sym 94562 soc.cpu.alu_out_q[15]
.sym 94563 soc.cpu.alu_out_q[17]
.sym 94564 soc.cpu.alu_out_q[3]
.sym 94631 $false
.sym 94632 soc.cpu.reg_op2[3]
.sym 94633 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_
.sym 94634 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 94637 soc.cpu.reg_op2[4]
.sym 94638 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 94639 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_
.sym 94640 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][13]_new_
.sym 94661 $false
.sym 94662 $abc$61060$new_n6622_
.sym 94663 $abc$61060$new_n6621_
.sym 94664 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[1]_new_
.sym 94673 $abc$61060$new_n6964_
.sym 94674 $abc$61060$new_n6842_
.sym 94675 soc.cpu.reg_op2[4]
.sym 94676 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_
.sym 94677 $true
.sym 94678 clk_16mhz$2$2
.sym 94679 $false
.sym 94680 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][13]_new_
.sym 94681 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[1]_new_
.sym 94682 $abc$61060$new_n5411_
.sym 94683 $abc$61060$new_n6656_
.sym 94684 $abc$61060$new_n4442_
.sym 94685 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_
.sym 94686 $abc$61060$new_n6657_
.sym 94687 $abc$61060$new_n6658_
.sym 94754 soc.cpu.reg_op2[0]
.sym 94755 soc.cpu.reg_op2[5]
.sym 94756 soc.cpu.reg_op2[6]
.sym 94757 soc.cpu.reg_op2[7]
.sym 94772 soc.cpu.reg_op2[16]
.sym 94773 soc.cpu.reg_op2[17]
.sym 94774 soc.cpu.reg_op2[18]
.sym 94775 soc.cpu.reg_op2[19]
.sym 94784 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[5]_new_inv_
.sym 94785 $abc$61060$new_n5406_
.sym 94786 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[3]_new_inv_
.sym 94787 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[4]_new_inv_
.sym 94790 soc.cpu.reg_op2[8]
.sym 94791 soc.cpu.reg_op2[9]
.sym 94792 soc.cpu.reg_op2[10]
.sym 94793 soc.cpu.reg_op2[11]
.sym 94796 soc.cpu.reg_op2[12]
.sym 94797 soc.cpu.reg_op2[13]
.sym 94798 soc.cpu.reg_op2[14]
.sym 94799 soc.cpu.reg_op2[15]
.sym 94803 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_
.sym 94806 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_
.sym 94807 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[24]_new_
.sym 94809 $abc$61060$new_n5408_
.sym 94810 $abc$61060$new_n4527_
.sym 94889 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[1]_new_inv_
.sym 94890 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[2]_new_inv_
.sym 94891 $abc$61060$new_n5408_
.sym 94892 $abc$61060$new_n5403_
.sym 94895 soc.cpu.reg_op2[24]
.sym 94896 soc.cpu.reg_op2[25]
.sym 94897 soc.cpu.reg_op2[26]
.sym 94898 soc.cpu.reg_op2[27]
.sym 94901 soc.cpu.reg_op2[20]
.sym 94902 soc.cpu.reg_op2[21]
.sym 94903 soc.cpu.reg_op2[22]
.sym 94904 soc.cpu.reg_op2[23]
.sym 94919 $abc$61060$new_n3999_
.sym 94920 soc.simpleuart.recv_buf_valid
.sym 94921 soc.simpleuart.cfg_divider[10]
.sym 94922 $abc$61060$new_n4002_
.sym 94927 soc.cpu.mem_wdata[9]
.sym 94930 soc.cpu.mem_wdata[10]
.sym 95000 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[15]
.sym 95001 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95002 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 95003 $abc$61060$new_n5673_
.sym 95018 $false
.sym 95019 $abc$61060$new_n5744_
.sym 95020 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[18]
.sym 95021 $abc$61060$new_n5676_
.sym 95030 $false
.sym 95031 $abc$61060$new_n5732_
.sym 95032 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[15]
.sym 95033 $abc$61060$new_n5676_
.sym 95046 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 95047 clk_16mhz$2$2
.sym 95048 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95049 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.BB[1]
.sym 95053 soc.cpu.mem_la_wdata[10]
.sym 95054 soc.cpu.reg_next_pc[26]
.sym 95056 soc.cpu.reg_next_pc[10]
.sym 95123 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[6]
.sym 95124 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95125 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 95126 $abc$61060$new_n5673_
.sym 95129 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[28]
.sym 95130 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95131 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 95132 $abc$61060$new_n5673_
.sym 95135 $abc$61060$new_n3999_
.sym 95136 soc.simpleuart.recv_buf_valid
.sym 95137 soc.simpleuart.cfg_divider[21]
.sym 95138 $abc$61060$new_n4002_
.sym 95141 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[4]
.sym 95142 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95143 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 95144 $abc$61060$new_n5673_
.sym 95147 $false
.sym 95148 $abc$61060$new_n5696_
.sym 95149 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[6]
.sym 95150 $abc$61060$new_n5676_
.sym 95153 $false
.sym 95154 $abc$61060$new_n5688_
.sym 95155 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[4]
.sym 95156 $abc$61060$new_n5676_
.sym 95159 $false
.sym 95160 $abc$61060$new_n5784_
.sym 95161 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[28]
.sym 95162 $abc$61060$new_n5676_
.sym 95169 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 95170 clk_16mhz$2$2
.sym 95171 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95173 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[2]
.sym 95174 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[3]
.sym 95175 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[4]
.sym 95176 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[5]
.sym 95177 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[6]
.sym 95178 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[7]
.sym 95179 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[8]
.sym 95246 $false
.sym 95247 $abc$61060$new_n5720_
.sym 95248 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[12]
.sym 95249 $abc$61060$new_n5676_
.sym 95252 $false
.sym 95253 $abc$61060$new_n5708_
.sym 95254 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[9]
.sym 95255 $abc$61060$new_n5676_
.sym 95258 $false
.sym 95259 $abc$61060$new_n5740_
.sym 95260 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[17]
.sym 95261 $abc$61060$new_n5676_
.sym 95264 $false
.sym 95265 $abc$61060$new_n5728_
.sym 95266 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[14]
.sym 95267 $abc$61060$new_n5676_
.sym 95270 $false
.sym 95271 $abc$61060$new_n5788_
.sym 95272 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[29]
.sym 95273 $abc$61060$new_n5676_
.sym 95276 $false
.sym 95277 $abc$61060$new_n5736_
.sym 95278 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[16]
.sym 95279 $abc$61060$new_n5676_
.sym 95282 $false
.sym 95283 $abc$61060$new_n5724_
.sym 95284 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[13]
.sym 95285 $abc$61060$new_n5676_
.sym 95288 $false
.sym 95289 $abc$61060$new_n5756_
.sym 95290 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[21]
.sym 95291 $abc$61060$new_n5676_
.sym 95292 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 95293 clk_16mhz$2$2
.sym 95294 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95295 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[9]
.sym 95296 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[10]
.sym 95297 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[11]
.sym 95298 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[12]
.sym 95299 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[13]
.sym 95300 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[14]
.sym 95301 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[15]
.sym 95302 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[16]
.sym 95369 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[29]
.sym 95370 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95371 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 95372 $abc$61060$new_n5673_
.sym 95375 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[14]
.sym 95376 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95377 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 95378 $abc$61060$new_n5673_
.sym 95381 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[9]
.sym 95382 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95383 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 95384 $abc$61060$new_n5673_
.sym 95387 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[16]
.sym 95388 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95389 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 95390 $abc$61060$new_n5673_
.sym 95393 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[12]
.sym 95394 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95395 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 95396 $abc$61060$new_n5673_
.sym 95399 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[17]
.sym 95400 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95401 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 95402 $abc$61060$new_n5673_
.sym 95405 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[13]
.sym 95406 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95407 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 95408 $abc$61060$new_n5673_
.sym 95411 soc.cpu.mem_wdata[15]
.sym 95412 $false
.sym 95413 $false
.sym 95414 $false
.sym 95415 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 95416 clk_16mhz$2$2
.sym 95417 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95418 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[17]
.sym 95419 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[18]
.sym 95420 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[19]
.sym 95421 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[20]
.sym 95422 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[21]
.sym 95423 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[22]
.sym 95424 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[23]
.sym 95425 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[24]
.sym 95498 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[21]
.sym 95499 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95500 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 95501 $abc$61060$new_n5673_
.sym 95504 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[19]
.sym 95505 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95506 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 95507 $abc$61060$new_n5673_
.sym 95516 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[23]
.sym 95517 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95518 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 95519 $abc$61060$new_n5673_
.sym 95522 $false
.sym 95523 $abc$61060$new_n5764_
.sym 95524 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[23]
.sym 95525 $abc$61060$new_n5676_
.sym 95528 $false
.sym 95529 $abc$61060$new_n5748_
.sym 95530 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[19]
.sym 95531 $abc$61060$new_n5676_
.sym 95534 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 95535 $false
.sym 95536 $false
.sym 95537 $false
.sym 95538 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 95539 clk_16mhz$2$2
.sym 95540 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95541 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[25]
.sym 95542 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[26]
.sym 95543 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[27]
.sym 95544 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[28]
.sym 95545 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[29]
.sym 95546 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[30]
.sym 95547 soc.cpu.reg_next_pc[31]
.sym 95621 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[30]
.sym 95622 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95623 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 95624 $abc$61060$new_n5673_
.sym 95627 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[27]
.sym 95628 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95629 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 95630 $abc$61060$new_n5673_
.sym 95633 $false
.sym 95634 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 95635 soc.cpu.reg_op2[3]
.sym 95636 soc.cpu.reg_op2[11]
.sym 95639 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[25]
.sym 95640 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95641 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 95642 $abc$61060$new_n5673_
.sym 95645 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[31]
.sym 95646 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 95647 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 95648 $abc$61060$new_n5673_
.sym 95651 $false
.sym 95652 $abc$61060$new_n5780_
.sym 95653 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[27]
.sym 95654 $abc$61060$new_n5676_
.sym 95657 $false
.sym 95658 $abc$61060$new_n5772_
.sym 95659 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[25]
.sym 95660 $abc$61060$new_n5676_
.sym 95661 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 95662 clk_16mhz$2$2
.sym 95663 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95664 $abc$61060$new_n4409_
.sym 95665 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[7]
.sym 95668 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[13]_new_
.sym 95669 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[29]_new_
.sym 95671 soc.simpleuart.cfg_divider[29]
.sym 95750 $false
.sym 95751 $false
.sym 95752 soc.cpu.reg_op1[31]
.sym 95753 soc.cpu.reg_op2[31]
.sym 95768 $false
.sym 95769 soc.cpu.pcpi_div.instr_div
.sym 95770 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.sym 95771 $abc$61060$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1066_Y_new_inv_
.sym 95780 soc.cpu.mem_wdata[21]
.sym 95781 $false
.sym 95782 $false
.sym 95783 $false
.sym 95784 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 95785 clk_16mhz$2$2
.sym 95786 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95789 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[12]_new_inv_
.sym 95790 $abc$61060$new_n4437_
.sym 95791 $abc$61060$new_n4403_
.sym 95792 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[9]
.sym 95793 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[28]_new_
.sym 95794 $abc$61060$new_n4277_
.sym 95873 $false
.sym 95874 $false
.sym 95875 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 95876 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 95891 $false
.sym 95892 $false
.sym 95893 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 95894 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 95910 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[15]_new_inv_
.sym 95911 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[19]
.sym 95912 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[18]
.sym 95916 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[23]
.sym 95984 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 95985 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 95986 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 95987 soc.cpu.mem_rdata_latched[12]
.sym 95990 $false
.sym 95991 $false
.sym 95992 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 95993 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 95996 $false
.sym 95997 $false
.sym 95998 soc.cpu.mem_rdata_latched[5]
.sym 95999 soc.cpu.mem_rdata_latched[6]
.sym 96002 $abc$61060$new_n4371_
.sym 96003 $abc$61060$new_n5518_
.sym 96004 soc.cpu.mem_rdata_latched[12]
.sym 96005 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_
.sym 96008 $false
.sym 96009 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 96010 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 96011 soc.cpu.mem_rdata_latched[12]
.sym 96014 $false
.sym 96015 soc.cpu.mem_xfer
.sym 96016 soc.cpu.mem_rdata_latched[12]
.sym 96017 soc.cpu.mem_rdata_q[12]
.sym 96020 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 96021 soc.cpu.mem_rdata_latched[5]
.sym 96022 soc.cpu.mem_rdata_latched[6]
.sym 96023 soc.cpu.mem_rdata_latched[12]
.sym 96034 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[25]
.sym 96036 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[26]
.sym 96037 soc.cpu.pcpi_div.divisor[31]
.sym 96107 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 96108 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 96109 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 96110 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 96113 $abc$61060$new_n5476_
.sym 96114 $abc$61060$new_n5534_
.sym 96115 $abc$61060$new_n5477_
.sym 96116 $abc$61060$techmap\soc.cpu.$procmux$4457_Y[1]_new_
.sym 96119 soc.cpu.mem_rdata_latched[6]
.sym 96120 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 96121 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 96122 soc.cpu.mem_rdata_latched[12]
.sym 96131 $abc$61060$new_n5432_
.sym 96132 $abc$61060$new_n5517_
.sym 96133 $abc$61060$new_n8170_
.sym 96134 $abc$61060$new_n8171_
.sym 96137 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 96138 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 96139 soc.cpu.mem_rdata_latched[2]
.sym 96140 $abc$61060$techmap\soc.cpu.$procmux$4457_Y[1]_new_
.sym 96143 $false
.sym 96144 $false
.sym 96145 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 96146 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 96149 $abc$61060$new_n8172_
.sym 96150 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_
.sym 96151 $abc$61060$new_n5483_
.sym 96152 $abc$61060$new_n5431_
.sym 96153 $true
.sym 96154 clk_16mhz$2$2
.sym 96155 $false
.sym 96158 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[24]_new_inv_
.sym 96161 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.sym 96162 soc.cpu.pcpi_timeout
.sym 96236 $false
.sym 96237 $false
.sym 96238 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 96239 $abc$61060$new_n5440_
.sym 96242 $false
.sym 96243 $false
.sym 96244 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 96245 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 96248 $false
.sym 96249 $abc$61060$techmap$techmap\soc.cpu.$procmux$5330.$and$/usr/local/bin/../share/yosys/techmap.v:434$13958_Y[1]_new_inv_
.sym 96250 $abc$61060$new_n5463_
.sym 96251 soc.cpu.mem_rdata_latched[3]
.sym 96254 $abc$61060$new_n5476_
.sym 96255 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27853[1]_new_inv_
.sym 96256 $abc$61060$new_n5432_
.sym 96257 $abc$61060$new_n5443_
.sym 96260 $abc$61060$new_n5527_
.sym 96261 $abc$61060$new_n5440_
.sym 96262 $abc$61060$new_n5446_
.sym 96263 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_
.sym 96266 $false
.sym 96267 soc.cpu.mem_xfer
.sym 96268 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 96269 soc.cpu.mem_rdata_q[13]
.sym 96272 $false
.sym 96273 $abc$61060$new_n5524_
.sym 96274 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_
.sym 96275 $abc$61060$new_n5522_
.sym 96276 $true
.sym 96277 clk_16mhz$2$2
.sym 96278 $false
.sym 96280 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[29]_new_inv_
.sym 96281 $abc$61060$new_n8233_
.sym 96283 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.sym 96284 soc.cpu.pcpi_div.divisor[1]
.sym 96286 soc.cpu.pcpi_div.divisor[0]
.sym 96359 soc.cpu.mem_rdata_latched[12]
.sym 96360 $abc$61060$new_n5439_
.sym 96361 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 96362 $abc$61060$techmap\soc.cpu.$procmux$4457_Y[1]_new_
.sym 96365 $false
.sym 96366 $false
.sym 96367 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 96368 $abc$61060$techmap\soc.cpu.$procmux$4457_Y[1]_new_
.sym 96377 $abc$61060$new_n5476_
.sym 96378 $abc$61060$new_n5437_
.sym 96379 $abc$61060$new_n5477_
.sym 96380 $abc$61060$techmap\soc.cpu.$procmux$4457_Y[1]_new_
.sym 96383 $false
.sym 96384 $false
.sym 96385 soc.cpu.mem_rdata_latched[4]
.sym 96386 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 96389 soc.cpu.mem_rdata_latched[4]
.sym 96390 $false
.sym 96391 $false
.sym 96392 $false
.sym 96399 soc.cpu.mem_xfer
.sym 96400 clk_16mhz$2$2
.sym 96401 $false
.sym 96404 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.sym 96405 soc.cpu.pcpi_div.dividend[16]
.sym 96406 soc.cpu.pcpi_div.dividend[24]
.sym 96409 soc.cpu.pcpi_div.dividend[29]
.sym 96525 soc.cpu.pcpi_div.divisor[10]
.sym 96526 soc.cpu.pcpi_div.divisor[9]
.sym 96527 soc.cpu.pcpi_div.divisor[8]
.sym 96529 soc.cpu.pcpi_div.divisor[11]
.sym 96599 $false
.sym 96600 $abc$61060$new_n5222_
.sym 96601 soc.cpu.pcpi_div.quotient_msk[1]
.sym 96602 soc.cpu.pcpi_div.quotient_msk[0]
.sym 96605 soc.cpu.pcpi_div.quotient_msk[5]
.sym 96606 soc.cpu.pcpi_div.quotient_msk[4]
.sym 96607 soc.cpu.pcpi_div.quotient_msk[3]
.sym 96608 soc.cpu.pcpi_div.quotient_msk[2]
.sym 96611 soc.cpu.pcpi_div.quotient_msk[4]
.sym 96612 $false
.sym 96613 $false
.sym 96614 $false
.sym 96617 soc.cpu.pcpi_div.quotient_msk[5]
.sym 96618 $false
.sym 96619 $false
.sym 96620 $false
.sym 96623 soc.cpu.pcpi_div.quotient_msk[6]
.sym 96624 $false
.sym 96625 $false
.sym 96626 $false
.sym 96629 soc.cpu.pcpi_div.quotient_msk[2]
.sym 96630 $false
.sym 96631 $false
.sym 96632 $false
.sym 96635 soc.cpu.pcpi_div.quotient_msk[3]
.sym 96636 $false
.sym 96637 $false
.sym 96638 $false
.sym 96641 soc.cpu.pcpi_div.quotient_msk[1]
.sym 96642 $false
.sym 96643 $false
.sym 96644 $false
.sym 96645 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 96646 clk_16mhz$2$2
.sym 96647 soc.cpu.pcpi_div.start$2
.sym 96653 soc.cpu.pcpi_div.divisor[20]
.sym 96722 soc.cpu.pcpi_div.quotient_msk[13]
.sym 96723 soc.cpu.pcpi_div.quotient_msk[12]
.sym 96724 soc.cpu.pcpi_div.quotient_msk[11]
.sym 96725 soc.cpu.pcpi_div.quotient_msk[10]
.sym 96728 $abc$61060$new_n5227_
.sym 96729 $abc$61060$new_n5226_
.sym 96730 $abc$61060$new_n5223_
.sym 96731 $abc$61060$new_n5221_
.sym 96734 soc.cpu.pcpi_div.quotient_msk[9]
.sym 96735 soc.cpu.pcpi_div.quotient_msk[8]
.sym 96736 soc.cpu.pcpi_div.quotient_msk[7]
.sym 96737 soc.cpu.pcpi_div.quotient_msk[6]
.sym 96740 soc.cpu.pcpi_div.quotient_msk[10]
.sym 96741 $false
.sym 96742 $false
.sym 96743 $false
.sym 96746 soc.cpu.pcpi_div.quotient_msk[8]
.sym 96747 $false
.sym 96748 $false
.sym 96749 $false
.sym 96752 soc.cpu.pcpi_div.quotient_msk[9]
.sym 96753 $false
.sym 96754 $false
.sym 96755 $false
.sym 96758 soc.cpu.pcpi_div.quotient_msk[11]
.sym 96759 $false
.sym 96760 $false
.sym 96761 $false
.sym 96764 soc.cpu.pcpi_div.quotient_msk[7]
.sym 96765 $false
.sym 96766 $false
.sym 96767 $false
.sym 96768 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 96769 clk_16mhz$2$2
.sym 96770 soc.cpu.pcpi_div.start$2
.sym 96851 soc.cpu.pcpi_div.quotient_msk[13]
.sym 96852 $false
.sym 96853 $false
.sym 96854 $false
.sym 96857 soc.cpu.pcpi_div.quotient_msk[14]
.sym 96858 $false
.sym 96859 $false
.sym 96860 $false
.sym 96863 soc.cpu.pcpi_div.quotient_msk[12]
.sym 96864 $false
.sym 96865 $false
.sym 96866 $false
.sym 96869 soc.cpu.pcpi_div.quotient_msk[16]
.sym 96870 $false
.sym 96871 $false
.sym 96872 $false
.sym 96887 soc.cpu.pcpi_div.quotient_msk[15]
.sym 96888 $false
.sym 96889 $false
.sym 96890 $false
.sym 96891 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 96892 clk_16mhz$2$2
.sym 96893 soc.cpu.pcpi_div.start$2
.sym 96968 soc.cpu.pcpi_div.quotient_msk[25]
.sym 96969 soc.cpu.pcpi_div.quotient_msk[24]
.sym 96970 soc.cpu.pcpi_div.quotient_msk[23]
.sym 96971 soc.cpu.pcpi_div.quotient_msk[22]
.sym 96974 soc.cpu.pcpi_div.quotient_msk[25]
.sym 96975 $false
.sym 96976 $false
.sym 96977 $false
.sym 96986 soc.cpu.pcpi_div.quotient_msk[23]
.sym 96987 $false
.sym 96988 $false
.sym 96989 $false
.sym 97004 soc.cpu.pcpi_div.quotient_msk[24]
.sym 97005 $false
.sym 97006 $false
.sym 97007 $false
.sym 97014 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 97015 clk_16mhz$2$2
.sym 97016 soc.cpu.pcpi_div.start$2
.sym 97091 soc.cpu.pcpi_div.quotient_msk[29]
.sym 97092 soc.cpu.pcpi_div.quotient_msk[28]
.sym 97093 soc.cpu.pcpi_div.quotient_msk[27]
.sym 97094 soc.cpu.pcpi_div.quotient_msk[26]
.sym 97097 $false
.sym 97098 soc.cpu.pcpi_div.running
.sym 97099 soc.cpu.pcpi_div.quotient_msk[31]
.sym 97100 soc.cpu.pcpi_div.quotient_msk[30]
.sym 97103 $abc$61060$new_n5230_
.sym 97104 $abc$61060$new_n5229_
.sym 97105 $abc$61060$new_n5228_
.sym 97106 $abc$61060$new_n5220_
.sym 97109 soc.cpu.pcpi_div.quotient_msk[30]
.sym 97110 $false
.sym 97111 $false
.sym 97112 $false
.sym 97115 soc.cpu.pcpi_div.quotient_msk[29]
.sym 97116 $false
.sym 97117 $false
.sym 97118 $false
.sym 97121 soc.cpu.pcpi_div.quotient_msk[28]
.sym 97122 $false
.sym 97123 $false
.sym 97124 $false
.sym 97127 soc.cpu.pcpi_div.quotient_msk[31]
.sym 97128 $false
.sym 97129 $false
.sym 97130 $false
.sym 97133 soc.cpu.pcpi_div.quotient_msk[26]
.sym 97134 $false
.sym 97135 $false
.sym 97136 $false
.sym 97137 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 97138 clk_16mhz$2$2
.sym 97139 soc.cpu.pcpi_div.start$2
.sym 97514 $false
.sym 97515 soc.spimemio.config_en
.sym 97516 soc.spimemio.xfer.flash_csb
.sym 97517 soc.spimemio.config_csb
.sym 97730 $false
.sym 97731 $false
.sym 97732 $false
.sym 97733 soc.cpu.reg_op2[4]
.sym 97760 soc.cpu.mem_wdata[5]
.sym 97761 $false
.sym 97762 $false
.sym 97763 $false
.sym 97770 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 97771 clk_16mhz$2$2
.sym 97772 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 97777 soc.memory.rdata[3]
.sym 97847 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24723[1]_new_inv_
.sym 97848 soc.cpu.reg_op1[2]
.sym 97849 soc.cpu.reg_op2[2]
.sym 97850 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 97859 soc.cpu.reg_op1[2]
.sym 97860 soc.cpu.reg_op2[2]
.sym 97861 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 97862 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 97871 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 97872 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 97873 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 97874 soc.cpu.is_compare
.sym 97877 $false
.sym 97878 $false
.sym 97879 soc.cpu.reg_op1[10]
.sym 97880 soc.cpu.reg_op2[10]
.sym 97883 soc.cpu.reg_op1[10]
.sym 97884 soc.cpu.reg_op2[10]
.sym 97885 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 97886 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 97889 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24787[1]_new_inv_
.sym 97890 $abc$61060$new_n6770_
.sym 97891 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_
.sym 97892 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 97900 soc.memory.rdata[2]
.sym 97970 $false
.sym 97971 soc.spimemio.config_en
.sym 97972 soc.spimemio.xfer.flash_clk
.sym 97973 soc.spimemio.config_clk
.sym 97976 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24795[1]_new_inv_
.sym 97977 $abc$61060$new_n6777_
.sym 97978 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_
.sym 97979 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 97982 soc.cpu.reg_op1[11]
.sym 97983 soc.cpu.reg_op2[11]
.sym 97984 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 97985 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 97988 $false
.sym 97989 $false
.sym 97990 soc.cpu.reg_op1[11]
.sym 97991 soc.cpu.reg_op2[11]
.sym 97994 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 97995 soc.cpu.instr_sub
.sym 97996 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[8]
.sym 97997 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[8]
.sym 98000 soc.ram_ready
.sym 98001 $abc$61060$new_n4360_
.sym 98002 flash_io3_di
.sym 98003 $abc$61060$new_n3984_
.sym 98006 $false
.sym 98007 $false
.sym 98008 $false
.sym 98009 soc.cpu.reg_op2[16]
.sym 98012 soc.cpu.mem_wdata[4]
.sym 98013 $false
.sym 98014 $false
.sym 98015 $false
.sym 98016 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 98017 clk_16mhz$2$2
.sym 98018 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 98023 soc.memory.rdata[9]
.sym 98093 $false
.sym 98094 soc.cpu.reg_op2[0]
.sym 98095 soc.cpu.reg_op1[25]
.sym 98096 soc.cpu.reg_op1[26]
.sym 98099 $abc$61060$new_n6979_
.sym 98100 $abc$61060$new_n6980_
.sym 98101 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_
.sym 98102 soc.cpu.reg_op2[2]
.sym 98105 $false
.sym 98106 $abc$61060$new_n6959_
.sym 98107 $abc$61060$new_n6551_
.sym 98108 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_
.sym 98111 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_
.sym 98112 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_
.sym 98113 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_
.sym 98114 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_
.sym 98117 soc.cpu.reg_op1[21]
.sym 98118 soc.cpu.reg_op2[21]
.sym 98119 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 98120 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 98123 $false
.sym 98124 soc.cpu.reg_op2[1]
.sym 98125 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_
.sym 98126 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_
.sym 98129 $abc$61060$new_n5410_
.sym 98130 soc.cpu.reg_op2[0]
.sym 98131 soc.cpu.reg_op1[27]
.sym 98132 soc.cpu.reg_op1[28]
.sym 98135 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24875[1]_new_inv_
.sym 98136 $abc$61060$new_n6887_
.sym 98137 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_
.sym 98138 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 98146 soc.memory.rdata[8]
.sym 98216 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24779[1]_new_inv_
.sym 98217 $abc$61060$new_n6751_
.sym 98218 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_
.sym 98219 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 98222 soc.ram_ready
.sym 98223 $abc$61060$new_n4538_
.sym 98224 $abc$61060$new_n3984_
.sym 98225 flash_io0_oe
.sym 98228 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 98229 soc.cpu.instr_sub
.sym 98230 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[24]
.sym 98231 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[24]
.sym 98234 soc.cpu.reg_op1[28]
.sym 98235 soc.cpu.reg_op2[28]
.sym 98236 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 98237 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 98240 $false
.sym 98241 $false
.sym 98242 soc.cpu.reg_op1[17]
.sym 98243 soc.cpu.reg_op2[17]
.sym 98246 $false
.sym 98247 $abc$61060$new_n4445_
.sym 98248 soc.spimemio.config_oe[3]
.sym 98249 soc.spimemio.config_en
.sym 98252 $abc$61060$new_n5410_
.sym 98253 soc.cpu.reg_op2[0]
.sym 98254 soc.cpu.reg_op1[29]
.sym 98255 soc.cpu.reg_op1[30]
.sym 98258 $false
.sym 98259 $false
.sym 98260 soc.cpu.reg_op2[0]
.sym 98261 soc.cpu.reg_op1[0]
.sym 98269 soc.memory.rdata[11]
.sym 98339 $abc$61060$new_n6588_
.sym 98340 soc.cpu.reg_op2[3]
.sym 98341 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_
.sym 98342 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][25]_new_
.sym 98345 soc.cpu.reg_op1[25]
.sym 98346 soc.cpu.reg_op2[25]
.sym 98347 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 98348 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 98351 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24907[1]_new_inv_
.sym 98352 soc.cpu.reg_op1[25]
.sym 98353 soc.cpu.reg_op2[25]
.sym 98354 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 98357 $abc$61060$new_n6588_
.sym 98358 soc.cpu.reg_op2[3]
.sym 98359 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_
.sym 98360 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_
.sym 98363 $false
.sym 98364 soc.cpu.reg_op2[2]
.sym 98365 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_
.sym 98366 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_
.sym 98369 $false
.sym 98370 $abc$61060$new_n6850_
.sym 98371 $abc$61060$new_n6849_
.sym 98372 $abc$61060$new_n6845_
.sym 98375 $abc$61060$new_n6932_
.sym 98376 $abc$61060$new_n6928_
.sym 98377 $abc$61060$new_n6927_
.sym 98378 $abc$61060$new_n6926_
.sym 98381 $false
.sym 98382 $false
.sym 98383 $abc$61060$new_n6551_
.sym 98384 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_
.sym 98392 soc.memory.rdata[10]
.sym 98462 soc.ram_ready
.sym 98463 $abc$61060$new_n4562_
.sym 98464 $abc$61060$new_n3984_
.sym 98465 flash_io1_oe
.sym 98468 $false
.sym 98469 $false
.sym 98470 soc.cpu.reg_op2[2]
.sym 98471 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_
.sym 98474 $abc$61060$new_n8208_
.sym 98475 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 98476 soc.cpu.reg_op2[4]
.sym 98477 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.sym 98480 $false
.sym 98481 soc.cpu.reg_op2[1]
.sym 98482 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 98483 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_
.sym 98486 $false
.sym 98487 soc.cpu.reg_op2[3]
.sym 98488 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.sym 98489 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_
.sym 98492 soc.cpu.reg_op2[2]
.sym 98493 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_
.sym 98494 soc.cpu.reg_op2[1]
.sym 98495 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 98498 $false
.sym 98499 soc.cpu.reg_op2[3]
.sym 98500 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.sym 98501 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_
.sym 98504 $false
.sym 98505 soc.cpu.reg_op2[0]
.sym 98506 soc.cpu.reg_op1[2]
.sym 98507 soc.cpu.reg_op1[3]
.sym 98515 soc.memory.rdata[7]
.sym 98585 $abc$61060$new_n6873_
.sym 98586 $abc$61060$new_n6842_
.sym 98587 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_
.sym 98588 soc.cpu.reg_op2[4]
.sym 98591 $abc$61060$new_n6588_
.sym 98592 soc.cpu.reg_op2[3]
.sym 98593 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_
.sym 98594 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][1]_new_
.sym 98597 $abc$61060$new_n6886_
.sym 98598 $abc$61060$new_n6842_
.sym 98599 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_
.sym 98600 soc.cpu.reg_op2[4]
.sym 98603 $false
.sym 98604 soc.cpu.reg_op1[7]
.sym 98605 soc.cpu.reg_op2[7]
.sym 98606 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 98609 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[1]_new_inv_
.sym 98610 soc.cpu.reg_op1[5]
.sym 98611 soc.cpu.reg_op2[5]
.sym 98612 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 98615 $abc$61060$new_n6776_
.sym 98616 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[11]_new_
.sym 98617 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][27]_new_inv_
.sym 98618 $abc$61060$new_n6588_
.sym 98621 $false
.sym 98622 $false
.sym 98623 $abc$61060$new_n6945_
.sym 98624 $abc$61060$new_n6950_
.sym 98627 $abc$61060$new_n6982_
.sym 98628 $abc$61060$new_n6986_
.sym 98629 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_
.sym 98630 $abc$61060$new_n6836_
.sym 98631 $true
.sym 98632 clk_16mhz$2$2
.sym 98633 $false
.sym 98638 soc.memory.rdata[6]
.sym 98708 $false
.sym 98709 soc.cpu.reg_op2[3]
.sym 98710 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_
.sym 98711 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 98714 soc.cpu.reg_op2[4]
.sym 98715 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 98716 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_
.sym 98717 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][9]_new_
.sym 98720 $false
.sym 98721 soc.cpu.reg_op2[3]
.sym 98722 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_
.sym 98723 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_
.sym 98726 $false
.sym 98727 $abc$61060$new_n6750_
.sym 98728 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[9]_new_
.sym 98729 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[9]_new_
.sym 98732 $abc$61060$new_n6925_
.sym 98733 $abc$61060$new_n6842_
.sym 98734 soc.cpu.reg_op2[4]
.sym 98735 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_
.sym 98738 $false
.sym 98739 $false
.sym 98740 $abc$61060$new_n6823_
.sym 98741 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[15]_new_
.sym 98744 $abc$61060$new_n6844_
.sym 98745 $abc$61060$new_n6842_
.sym 98746 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_
.sym 98747 soc.cpu.reg_op2[4]
.sym 98750 $abc$61060$new_n6670_
.sym 98751 $abc$61060$new_n6676_
.sym 98752 $abc$61060$new_n8206_
.sym 98753 $abc$61060$new_n6656_
.sym 98754 $true
.sym 98755 clk_16mhz$2$2
.sym 98756 $false
.sym 98761 soc.memory.rdata[25]
.sym 98831 $false
.sym 98832 soc.cpu.reg_op2[3]
.sym 98833 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_
.sym 98834 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_
.sym 98837 soc.cpu.reg_op2[4]
.sym 98838 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 98839 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_
.sym 98840 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][1]_new_
.sym 98843 $false
.sym 98844 $false
.sym 98845 soc.cpu.reg_op2[3]
.sym 98846 soc.cpu.reg_op2[4]
.sym 98849 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 98850 $abc$61060$new_n6657_
.sym 98851 soc.cpu.reg_op2[2]
.sym 98852 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_
.sym 98855 soc.ram_ready
.sym 98856 $abc$61060$new_n4443_
.sym 98857 flash_io3_oe
.sym 98858 $abc$61060$new_n3984_
.sym 98861 $false
.sym 98862 soc.cpu.reg_op2[3]
.sym 98863 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_
.sym 98864 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_
.sym 98867 $abc$61060$new_n5411_
.sym 98868 $abc$61060$new_n6658_
.sym 98869 $abc$61060$new_n6551_
.sym 98870 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_
.sym 98873 $abc$61060$new_n5410_
.sym 98874 soc.cpu.reg_op2[0]
.sym 98875 soc.cpu.reg_op1[4]
.sym 98876 soc.cpu.reg_op1[3]
.sym 98884 soc.memory.rdata[24]
.sym 98954 $false
.sym 98955 soc.cpu.reg_op2[0]
.sym 98956 soc.cpu.reg_op1[10]
.sym 98957 soc.cpu.reg_op1[9]
.sym 98972 $false
.sym 98973 soc.cpu.reg_op2[1]
.sym 98974 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_
.sym 98975 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_
.sym 98978 $abc$61060$new_n4527_
.sym 98979 $abc$61060$new_n4276_
.sym 98980 soc.simpleuart.cfg_divider[24]
.sym 98981 $abc$61060$new_n4002_
.sym 98990 $false
.sym 98991 $abc$61060$new_n5411_
.sym 98992 $abc$61060$new_n5410_
.sym 98993 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[0]_new_inv_
.sym 98996 $false
.sym 98997 $false
.sym 98998 soc.ram_ready
.sym 98999 soc.memory.rdata[24]
.sym 99007 soc.memory.rdata[15]
.sym 99083 soc.cpu.mem_la_wdata[9]
.sym 99084 $false
.sym 99085 $false
.sym 99086 $false
.sym 99101 soc.cpu.mem_la_wdata[10]
.sym 99102 $false
.sym 99103 $false
.sym 99104 $false
.sym 99123 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 99124 clk_16mhz$2$2
.sym 99125 $false
.sym 99130 soc.memory.rdata[14]
.sym 99200 $false
.sym 99201 $false
.sym 99202 $false
.sym 99203 soc.cpu.compressed_instr
.sym 99224 $false
.sym 99225 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 99226 soc.cpu.reg_op2[2]
.sym 99227 soc.cpu.reg_op2[10]
.sym 99230 $false
.sym 99231 $abc$61060$new_n5776_
.sym 99232 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[26]
.sym 99233 $abc$61060$new_n5676_
.sym 99242 $false
.sym 99243 $abc$61060$new_n5712_
.sym 99244 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[10]
.sym 99245 $abc$61060$new_n5676_
.sym 99246 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 99247 clk_16mhz$2$2
.sym 99248 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 99253 soc.memory.rdata[31]
.sym 99285 $false
.sym 99322 $auto$alumacc.cc:474:replace_alu$7261.C[1]
.sym 99324 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 99325 soc.cpu.compressed_instr
.sym 99328 $auto$alumacc.cc:474:replace_alu$7261.C[2]
.sym 99329 $false
.sym 99330 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 99331 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.BB[1]
.sym 99332 $auto$alumacc.cc:474:replace_alu$7261.C[1]
.sym 99334 $auto$alumacc.cc:474:replace_alu$7261.C[3]
.sym 99335 $false
.sym 99336 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 99337 $false
.sym 99338 $auto$alumacc.cc:474:replace_alu$7261.C[2]
.sym 99340 $auto$alumacc.cc:474:replace_alu$7261.C[4]
.sym 99341 $false
.sym 99342 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 99343 $false
.sym 99344 $auto$alumacc.cc:474:replace_alu$7261.C[3]
.sym 99346 $auto$alumacc.cc:474:replace_alu$7261.C[5]
.sym 99347 $false
.sym 99348 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 99349 $false
.sym 99350 $auto$alumacc.cc:474:replace_alu$7261.C[4]
.sym 99352 $auto$alumacc.cc:474:replace_alu$7261.C[6]
.sym 99353 $false
.sym 99354 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 99355 $false
.sym 99356 $auto$alumacc.cc:474:replace_alu$7261.C[5]
.sym 99358 $auto$alumacc.cc:474:replace_alu$7261.C[7]
.sym 99359 $false
.sym 99360 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 99361 $false
.sym 99362 $auto$alumacc.cc:474:replace_alu$7261.C[6]
.sym 99364 $auto$alumacc.cc:474:replace_alu$7261.C[8]
.sym 99365 $false
.sym 99366 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 99367 $false
.sym 99368 $auto$alumacc.cc:474:replace_alu$7261.C[7]
.sym 99376 soc.memory.rdata[30]
.sym 99408 $auto$alumacc.cc:474:replace_alu$7261.C[8]
.sym 99445 $auto$alumacc.cc:474:replace_alu$7261.C[9]
.sym 99446 $false
.sym 99447 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 99448 $false
.sym 99449 $auto$alumacc.cc:474:replace_alu$7261.C[8]
.sym 99451 $auto$alumacc.cc:474:replace_alu$7261.C[10]
.sym 99452 $false
.sym 99453 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 99454 $false
.sym 99455 $auto$alumacc.cc:474:replace_alu$7261.C[9]
.sym 99457 $auto$alumacc.cc:474:replace_alu$7261.C[11]
.sym 99458 $false
.sym 99459 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 99460 $false
.sym 99461 $auto$alumacc.cc:474:replace_alu$7261.C[10]
.sym 99463 $auto$alumacc.cc:474:replace_alu$7261.C[12]
.sym 99464 $false
.sym 99465 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 99466 $false
.sym 99467 $auto$alumacc.cc:474:replace_alu$7261.C[11]
.sym 99469 $auto$alumacc.cc:474:replace_alu$7261.C[13]
.sym 99470 $false
.sym 99471 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 99472 $false
.sym 99473 $auto$alumacc.cc:474:replace_alu$7261.C[12]
.sym 99475 $auto$alumacc.cc:474:replace_alu$7261.C[14]
.sym 99476 $false
.sym 99477 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 99478 $false
.sym 99479 $auto$alumacc.cc:474:replace_alu$7261.C[13]
.sym 99481 $auto$alumacc.cc:474:replace_alu$7261.C[15]
.sym 99482 $false
.sym 99483 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 99484 $false
.sym 99485 $auto$alumacc.cc:474:replace_alu$7261.C[14]
.sym 99487 $auto$alumacc.cc:474:replace_alu$7261.C[16]
.sym 99488 $false
.sym 99489 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 99490 $false
.sym 99491 $auto$alumacc.cc:474:replace_alu$7261.C[15]
.sym 99499 soc.memory.rdata[13]
.sym 99531 $auto$alumacc.cc:474:replace_alu$7261.C[16]
.sym 99568 $auto$alumacc.cc:474:replace_alu$7261.C[17]
.sym 99569 $false
.sym 99570 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 99571 $false
.sym 99572 $auto$alumacc.cc:474:replace_alu$7261.C[16]
.sym 99574 $auto$alumacc.cc:474:replace_alu$7261.C[18]
.sym 99575 $false
.sym 99576 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 99577 $false
.sym 99578 $auto$alumacc.cc:474:replace_alu$7261.C[17]
.sym 99580 $auto$alumacc.cc:474:replace_alu$7261.C[19]
.sym 99581 $false
.sym 99582 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 99583 $false
.sym 99584 $auto$alumacc.cc:474:replace_alu$7261.C[18]
.sym 99586 $auto$alumacc.cc:474:replace_alu$7261.C[20]
.sym 99587 $false
.sym 99588 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 99589 $false
.sym 99590 $auto$alumacc.cc:474:replace_alu$7261.C[19]
.sym 99592 $auto$alumacc.cc:474:replace_alu$7261.C[21]
.sym 99593 $false
.sym 99594 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 99595 $false
.sym 99596 $auto$alumacc.cc:474:replace_alu$7261.C[20]
.sym 99598 $auto$alumacc.cc:474:replace_alu$7261.C[22]
.sym 99599 $false
.sym 99600 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 99601 $false
.sym 99602 $auto$alumacc.cc:474:replace_alu$7261.C[21]
.sym 99604 $auto$alumacc.cc:474:replace_alu$7261.C[23]
.sym 99605 $false
.sym 99606 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 99607 $false
.sym 99608 $auto$alumacc.cc:474:replace_alu$7261.C[22]
.sym 99610 $auto$alumacc.cc:474:replace_alu$7261.C[24]
.sym 99611 $false
.sym 99612 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 99613 $false
.sym 99614 $auto$alumacc.cc:474:replace_alu$7261.C[23]
.sym 99622 soc.memory.rdata[12]
.sym 99654 $auto$alumacc.cc:474:replace_alu$7261.C[24]
.sym 99691 $auto$alumacc.cc:474:replace_alu$7261.C[25]
.sym 99692 $false
.sym 99693 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 99694 $false
.sym 99695 $auto$alumacc.cc:474:replace_alu$7261.C[24]
.sym 99697 $auto$alumacc.cc:474:replace_alu$7261.C[26]
.sym 99698 $false
.sym 99699 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 99700 $false
.sym 99701 $auto$alumacc.cc:474:replace_alu$7261.C[25]
.sym 99703 $auto$alumacc.cc:474:replace_alu$7261.C[27]
.sym 99704 $false
.sym 99705 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 99706 $false
.sym 99707 $auto$alumacc.cc:474:replace_alu$7261.C[26]
.sym 99709 $auto$alumacc.cc:474:replace_alu$7261.C[28]
.sym 99710 $false
.sym 99711 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 99712 $false
.sym 99713 $auto$alumacc.cc:474:replace_alu$7261.C[27]
.sym 99715 $auto$alumacc.cc:474:replace_alu$7261.C[29]
.sym 99716 $false
.sym 99717 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 99718 $false
.sym 99719 $auto$alumacc.cc:474:replace_alu$7261.C[28]
.sym 99721 $auto$alumacc.cc:474:replace_alu$7261.C[30]
.sym 99722 $false
.sym 99723 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 99724 $false
.sym 99725 $auto$alumacc.cc:474:replace_alu$7261.C[29]
.sym 99728 $abc$61060$new_n5796_
.sym 99729 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 99730 $abc$61060$new_n5676_
.sym 99731 $auto$alumacc.cc:474:replace_alu$7261.C[30]
.sym 99738 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 99739 clk_16mhz$2$2
.sym 99740 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 99745 soc.memory.rdata[29]
.sym 99815 $false
.sym 99816 $false
.sym 99817 soc.ram_ready
.sym 99818 soc.memory.rdata[13]
.sym 99821 $false
.sym 99822 $false
.sym 99823 $false
.sym 99824 soc.cpu.reg_op1[7]
.sym 99839 $abc$61060$new_n4409_
.sym 99840 $abc$61060$new_n4276_
.sym 99841 soc.simpleuart.cfg_divider[13]
.sym 99842 $abc$61060$new_n4002_
.sym 99845 $abc$61060$new_n4403_
.sym 99846 $abc$61060$new_n4276_
.sym 99847 soc.simpleuart.cfg_divider[29]
.sym 99848 $abc$61060$new_n4002_
.sym 99857 soc.cpu.mem_wdata[29]
.sym 99858 $false
.sym 99859 $false
.sym 99860 $false
.sym 99861 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 99862 clk_16mhz$2$2
.sym 99863 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 99868 soc.memory.rdata[28]
.sym 99950 $false
.sym 99951 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 99952 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[12]
.sym 99953 soc.cpu.reg_op1[12]
.sym 99956 $false
.sym 99957 $false
.sym 99958 soc.ram_ready
.sym 99959 soc.memory.rdata[27]
.sym 99962 $false
.sym 99963 $false
.sym 99964 soc.ram_ready
.sym 99965 soc.memory.rdata[29]
.sym 99968 $false
.sym 99969 $false
.sym 99970 $false
.sym 99971 soc.cpu.reg_op1[9]
.sym 99974 $abc$61060$new_n4277_
.sym 99975 $abc$61060$new_n4276_
.sym 99976 soc.simpleuart.cfg_divider[28]
.sym 99977 $abc$61060$new_n4002_
.sym 99980 $false
.sym 99981 $false
.sym 99982 soc.ram_ready
.sym 99983 soc.memory.rdata[28]
.sym 99991 soc.memory.rdata[27]
.sym 100061 $false
.sym 100062 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 100063 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[15]
.sym 100064 soc.cpu.reg_op1[15]
.sym 100067 $false
.sym 100068 $false
.sym 100069 $false
.sym 100070 soc.cpu.reg_op1[19]
.sym 100073 $false
.sym 100074 $false
.sym 100075 $false
.sym 100076 soc.cpu.reg_op1[18]
.sym 100097 $false
.sym 100098 $false
.sym 100099 $false
.sym 100100 soc.cpu.reg_op1[23]
.sym 100114 soc.memory.rdata[26]
.sym 100190 $false
.sym 100191 $false
.sym 100192 $false
.sym 100193 soc.cpu.reg_op1[25]
.sym 100202 $false
.sym 100203 $false
.sym 100204 $false
.sym 100205 soc.cpu.reg_op1[26]
.sym 100208 $false
.sym 100209 soc.cpu.pcpi_div.start$2
.sym 100210 soc.cpu.reg_op2[0]
.sym 100211 soc.cpu.pcpi_div.divisor[32]
.sym 100230 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 100231 clk_16mhz$2$2
.sym 100232 $false
.sym 100319 $false
.sym 100320 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 100321 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[24]
.sym 100322 soc.cpu.reg_op1[24]
.sym 100337 $false
.sym 100338 $false
.sym 100339 $false
.sym 100340 soc.cpu.pcpi_div.divisor[2]
.sym 100343 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y
.sym 100344 $false
.sym 100345 $false
.sym 100346 $false
.sym 100353 $true
.sym 100354 clk_16mhz$2$2
.sym 100355 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 100436 $false
.sym 100437 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 100438 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[29]
.sym 100439 soc.cpu.reg_op1[29]
.sym 100442 soc.cpu.pcpi_div.divisor[1]
.sym 100443 soc.cpu.pcpi_div.dividend[1]
.sym 100444 soc.cpu.pcpi_div.divisor[0]
.sym 100445 soc.cpu.pcpi_div.dividend[0]
.sym 100454 $false
.sym 100455 $false
.sym 100456 $false
.sym 100457 soc.cpu.pcpi_div.divisor[13]
.sym 100460 soc.cpu.pcpi_div.divisor[2]
.sym 100461 $false
.sym 100462 $false
.sym 100463 $false
.sym 100472 soc.cpu.pcpi_div.divisor[1]
.sym 100473 $false
.sym 100474 $false
.sym 100475 $false
.sym 100476 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 100477 clk_16mhz$2$2
.sym 100478 soc.cpu.pcpi_div.start$2
.sym 100565 $false
.sym 100566 $false
.sym 100567 $false
.sym 100568 soc.cpu.pcpi_div.divisor[20]
.sym 100571 $false
.sym 100572 soc.cpu.pcpi_div.start$2
.sym 100573 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[16]_new_inv_
.sym 100574 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[16]
.sym 100577 $false
.sym 100578 soc.cpu.pcpi_div.start$2
.sym 100579 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[24]_new_inv_
.sym 100580 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[24]
.sym 100595 $false
.sym 100596 soc.cpu.pcpi_div.start$2
.sym 100597 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[29]_new_inv_
.sym 100598 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[29]
.sym 100599 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 100600 clk_16mhz$2$2
.sym 100601 $false
.sym 100676 soc.cpu.pcpi_div.divisor[11]
.sym 100677 $false
.sym 100678 $false
.sym 100679 $false
.sym 100682 soc.cpu.pcpi_div.divisor[10]
.sym 100683 $false
.sym 100684 $false
.sym 100685 $false
.sym 100688 soc.cpu.pcpi_div.divisor[9]
.sym 100689 $false
.sym 100690 $false
.sym 100691 $false
.sym 100700 soc.cpu.pcpi_div.divisor[12]
.sym 100701 $false
.sym 100702 $false
.sym 100703 $false
.sym 100722 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 100723 clk_16mhz$2$2
.sym 100724 soc.cpu.pcpi_div.start$2
.sym 100829 soc.cpu.pcpi_div.divisor[21]
.sym 100830 $false
.sym 100831 $false
.sym 100832 $false
.sym 100845 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 100846 clk_16mhz$2$2
.sym 100847 soc.cpu.pcpi_div.start$2
.sym 101394 flash_io3_do
.sym 101395 flash_io1_do
.sym 101398 soc.spimemio.config_do[3]
.sym 101531 soc.spimemio.config_do[1]
.sym 101633 $abc$61060$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 101635 $abc$61060$new_n4946_
.sym 101637 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 101639 flash_io1_oe
.sym 101736 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 101737 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[10]_new_
.sym 101738 $abc$61060$new_n6643_
.sym 101739 $abc$61060$new_n6621_
.sym 101740 $abc$61060$new_n6676_
.sym 101741 $abc$61060$new_n6770_
.sym 101742 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_
.sym 101837 $abc$61060$new_n4101_
.sym 101838 $abc$61060$new_n6792_
.sym 101839 $abc$61060$new_n6777_
.sym 101840 $abc$61060$new_n6828_
.sym 101841 $abc$61060$new_n6902_
.sym 101842 $abc$61060$new_n6804_
.sym 101843 $abc$61060$new_n6751_
.sym 101844 $abc$61060$new_n6816_
.sym 101845 $undef
.sym 101846 $undef
.sym 101847 $undef
.sym 101848 $undef
.sym 101849 $undef
.sym 101850 $undef
.sym 101851 $undef
.sym 101852 $undef
.sym 101853 soc.cpu.mem_addr[2]
.sym 101854 soc.cpu.mem_addr[3]
.sym 101855 soc.cpu.mem_addr[12]
.sym 101856 soc.cpu.mem_addr[4]
.sym 101857 soc.cpu.mem_addr[5]
.sym 101858 soc.cpu.mem_addr[6]
.sym 101859 soc.cpu.mem_addr[7]
.sym 101860 soc.cpu.mem_addr[8]
.sym 101861 soc.cpu.mem_addr[9]
.sym 101862 soc.cpu.mem_addr[10]
.sym 101863 soc.cpu.mem_addr[11]
.sym 101864 clk_16mhz$2$2
.sym 101865 $true
.sym 101866 $true$2
.sym 101867 $undef
.sym 101868 soc.cpu.mem_wdata[3]
.sym 101869 $undef
.sym 101870 $undef
.sym 101871 $undef
.sym 101872 $undef
.sym 101873 $undef
.sym 101874 $undef
.sym 101939 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_
.sym 101940 $abc$61060$new_n4318_
.sym 101941 $abc$61060$new_n6887_
.sym 101942 $abc$61060$new_n6842_
.sym 101943 $abc$61060$new_n4335_
.sym 101944 $abc$61060$new_n6849_
.sym 101945 $abc$61060$new_n5410_
.sym 101946 $abc$61060$new_n6980_
.sym 101947 $undef
.sym 101948 $undef
.sym 101949 $undef
.sym 101950 $undef
.sym 101951 $undef
.sym 101952 $undef
.sym 101953 $undef
.sym 101954 $undef
.sym 101955 soc.cpu.mem_addr[2]
.sym 101956 soc.cpu.mem_addr[3]
.sym 101957 soc.cpu.mem_addr[12]
.sym 101958 soc.cpu.mem_addr[4]
.sym 101959 soc.cpu.mem_addr[5]
.sym 101960 soc.cpu.mem_addr[6]
.sym 101961 soc.cpu.mem_addr[7]
.sym 101962 soc.cpu.mem_addr[8]
.sym 101963 soc.cpu.mem_addr[9]
.sym 101964 soc.cpu.mem_addr[10]
.sym 101965 soc.cpu.mem_addr[11]
.sym 101966 clk_16mhz$2$2
.sym 101967 soc.memory.wen[0]
.sym 101968 $undef
.sym 101969 $undef
.sym 101970 $undef
.sym 101971 soc.cpu.mem_wdata[2]
.sym 101972 $undef
.sym 101973 $undef
.sym 101974 $undef
.sym 101975 $undef
.sym 101976 $true$2
.sym 102041 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24707[1]_new_inv_
.sym 102042 $abc$61060$new_n6946_
.sym 102043 $abc$61060$new_n6948_
.sym 102044 $abc$61060$new_n6949_
.sym 102045 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24779[1]_new_inv_
.sym 102046 $abc$61060$new_n6580_
.sym 102047 soc.spimemio.config_oe[3]
.sym 102048 soc.spimemio.config_oe[1]
.sym 102049 $undef
.sym 102050 $undef
.sym 102051 $undef
.sym 102052 $undef
.sym 102053 $undef
.sym 102054 $undef
.sym 102055 $undef
.sym 102056 $undef
.sym 102057 soc.cpu.mem_addr[2]
.sym 102058 soc.cpu.mem_addr[3]
.sym 102059 soc.cpu.mem_addr[12]
.sym 102060 soc.cpu.mem_addr[4]
.sym 102061 soc.cpu.mem_addr[5]
.sym 102062 soc.cpu.mem_addr[6]
.sym 102063 soc.cpu.mem_addr[7]
.sym 102064 soc.cpu.mem_addr[8]
.sym 102065 soc.cpu.mem_addr[9]
.sym 102066 soc.cpu.mem_addr[10]
.sym 102067 soc.cpu.mem_addr[11]
.sym 102068 clk_16mhz$2$2
.sym 102069 $true
.sym 102070 $true$2
.sym 102071 $undef
.sym 102072 soc.cpu.mem_wdata[9]
.sym 102073 $undef
.sym 102074 $undef
.sym 102075 $undef
.sym 102076 $undef
.sym 102077 $undef
.sym 102078 $undef
.sym 102143 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][29]_new_inv_
.sym 102144 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_
.sym 102145 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_
.sym 102146 $abc$61060$new_n6926_
.sym 102147 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][25]_new_
.sym 102148 $abc$61060$new_n6968_
.sym 102149 $abc$61060$new_n6889_
.sym 102150 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_
.sym 102151 $undef
.sym 102152 $undef
.sym 102153 $undef
.sym 102154 $undef
.sym 102155 $undef
.sym 102156 $undef
.sym 102157 $undef
.sym 102158 $undef
.sym 102159 soc.cpu.mem_addr[2]
.sym 102160 soc.cpu.mem_addr[3]
.sym 102161 soc.cpu.mem_addr[12]
.sym 102162 soc.cpu.mem_addr[4]
.sym 102163 soc.cpu.mem_addr[5]
.sym 102164 soc.cpu.mem_addr[6]
.sym 102165 soc.cpu.mem_addr[7]
.sym 102166 soc.cpu.mem_addr[8]
.sym 102167 soc.cpu.mem_addr[9]
.sym 102168 soc.cpu.mem_addr[10]
.sym 102169 soc.cpu.mem_addr[11]
.sym 102170 clk_16mhz$2$2
.sym 102171 soc.memory.wen[1]
.sym 102172 $undef
.sym 102173 $undef
.sym 102174 $undef
.sym 102175 soc.cpu.mem_wdata[8]
.sym 102176 $undef
.sym 102177 $undef
.sym 102178 $undef
.sym 102179 $undef
.sym 102180 $true$2
.sym 102245 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_
.sym 102246 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24731[1]_new_inv_
.sym 102247 $abc$61060$new_n6893_
.sym 102248 $abc$61060$new_n6670_
.sym 102249 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_
.sym 102250 $abc$61060$new_n6674_
.sym 102251 $abc$61060$new_n6823_
.sym 102252 soc.cpu.alu_out_q[21]
.sym 102253 $undef
.sym 102254 $undef
.sym 102255 $undef
.sym 102256 $undef
.sym 102257 $undef
.sym 102258 $undef
.sym 102259 $undef
.sym 102260 $undef
.sym 102261 soc.cpu.mem_addr[2]
.sym 102262 soc.cpu.mem_addr[3]
.sym 102263 soc.cpu.mem_addr[12]
.sym 102264 soc.cpu.mem_addr[4]
.sym 102265 soc.cpu.mem_addr[5]
.sym 102266 soc.cpu.mem_addr[6]
.sym 102267 soc.cpu.mem_addr[7]
.sym 102268 soc.cpu.mem_addr[8]
.sym 102269 soc.cpu.mem_addr[9]
.sym 102270 soc.cpu.mem_addr[10]
.sym 102271 soc.cpu.mem_addr[11]
.sym 102272 clk_16mhz$2$2
.sym 102273 $true
.sym 102274 $true$2
.sym 102275 $undef
.sym 102276 soc.cpu.mem_wdata[11]
.sym 102277 $undef
.sym 102278 $undef
.sym 102279 $undef
.sym 102280 $undef
.sym 102281 $undef
.sym 102282 $undef
.sym 102347 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[5]_new_
.sym 102348 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24891[1]_new_inv_
.sym 102349 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[1]_new_inv_
.sym 102350 $abc$61060$new_n6945_
.sym 102351 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24763[1]_new_inv_
.sym 102352 $abc$61060$new_n6982_
.sym 102353 $abc$61060$new_n6912_
.sym 102354 soc.cpu.alu_out_q[5]
.sym 102355 $undef
.sym 102356 $undef
.sym 102357 $undef
.sym 102358 $undef
.sym 102359 $undef
.sym 102360 $undef
.sym 102361 $undef
.sym 102362 $undef
.sym 102363 soc.cpu.mem_addr[2]
.sym 102364 soc.cpu.mem_addr[3]
.sym 102365 soc.cpu.mem_addr[12]
.sym 102366 soc.cpu.mem_addr[4]
.sym 102367 soc.cpu.mem_addr[5]
.sym 102368 soc.cpu.mem_addr[6]
.sym 102369 soc.cpu.mem_addr[7]
.sym 102370 soc.cpu.mem_addr[8]
.sym 102371 soc.cpu.mem_addr[9]
.sym 102372 soc.cpu.mem_addr[10]
.sym 102373 soc.cpu.mem_addr[11]
.sym 102374 clk_16mhz$2$2
.sym 102375 soc.memory.wen[1]
.sym 102376 $undef
.sym 102377 $undef
.sym 102378 $undef
.sym 102379 soc.cpu.mem_wdata[10]
.sym 102380 $undef
.sym 102381 $undef
.sym 102382 $undef
.sym 102383 $undef
.sym 102384 $true$2
.sym 102449 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[5]_new_
.sym 102450 $abc$61060$new_n8206_
.sym 102451 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][27]_new_
.sym 102452 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[11]_new_
.sym 102453 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_
.sym 102454 $abc$61060$new_n6775_
.sym 102455 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[7]_new_
.sym 102456 soc.ram_ready
.sym 102457 $undef
.sym 102458 $undef
.sym 102459 $undef
.sym 102460 $undef
.sym 102461 $undef
.sym 102462 $undef
.sym 102463 $undef
.sym 102464 $undef
.sym 102465 soc.cpu.mem_addr[2]
.sym 102466 soc.cpu.mem_addr[3]
.sym 102467 soc.cpu.mem_addr[12]
.sym 102468 soc.cpu.mem_addr[4]
.sym 102469 soc.cpu.mem_addr[5]
.sym 102470 soc.cpu.mem_addr[6]
.sym 102471 soc.cpu.mem_addr[7]
.sym 102472 soc.cpu.mem_addr[8]
.sym 102473 soc.cpu.mem_addr[9]
.sym 102474 soc.cpu.mem_addr[10]
.sym 102475 soc.cpu.mem_addr[11]
.sym 102476 clk_16mhz$2$2
.sym 102477 $true
.sym 102478 $true$2
.sym 102479 $undef
.sym 102480 soc.cpu.mem_wdata[7]
.sym 102481 $undef
.sym 102482 $undef
.sym 102483 $undef
.sym 102484 $undef
.sym 102485 $undef
.sym 102486 $undef
.sym 102551 $abc$61060$new_n6615_
.sym 102552 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][1]_new_
.sym 102553 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[6]_new_
.sym 102554 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][5]_new_inv_
.sym 102555 $abc$61060$new_n4443_
.sym 102556 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][9]_new_
.sym 102557 $abc$61060$new_n6619_
.sym 102558 $abc$61060$new_n6620_
.sym 102559 $undef
.sym 102560 $undef
.sym 102561 $undef
.sym 102562 $undef
.sym 102563 $undef
.sym 102564 $undef
.sym 102565 $undef
.sym 102566 $undef
.sym 102567 soc.cpu.mem_addr[2]
.sym 102568 soc.cpu.mem_addr[3]
.sym 102569 soc.cpu.mem_addr[12]
.sym 102570 soc.cpu.mem_addr[4]
.sym 102571 soc.cpu.mem_addr[5]
.sym 102572 soc.cpu.mem_addr[6]
.sym 102573 soc.cpu.mem_addr[7]
.sym 102574 soc.cpu.mem_addr[8]
.sym 102575 soc.cpu.mem_addr[9]
.sym 102576 soc.cpu.mem_addr[10]
.sym 102577 soc.cpu.mem_addr[11]
.sym 102578 clk_16mhz$2$2
.sym 102579 soc.memory.wen[0]
.sym 102580 $undef
.sym 102581 $undef
.sym 102582 $undef
.sym 102583 soc.cpu.mem_wdata[6]
.sym 102584 $undef
.sym 102585 $undef
.sym 102586 $undef
.sym 102587 $undef
.sym 102588 $true$2
.sym 102653 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_
.sym 102654 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_
.sym 102655 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_
.sym 102656 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_
.sym 102657 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_
.sym 102659 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$22380[0]_new_inv_
.sym 102660 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][5]_new_inv_
.sym 102661 $undef
.sym 102662 $undef
.sym 102663 $undef
.sym 102664 $undef
.sym 102665 $undef
.sym 102666 $undef
.sym 102667 $undef
.sym 102668 $undef
.sym 102669 soc.cpu.mem_addr[2]
.sym 102670 soc.cpu.mem_addr[3]
.sym 102671 soc.cpu.mem_addr[12]
.sym 102672 soc.cpu.mem_addr[4]
.sym 102673 soc.cpu.mem_addr[5]
.sym 102674 soc.cpu.mem_addr[6]
.sym 102675 soc.cpu.mem_addr[7]
.sym 102676 soc.cpu.mem_addr[8]
.sym 102677 soc.cpu.mem_addr[9]
.sym 102678 soc.cpu.mem_addr[10]
.sym 102679 soc.cpu.mem_addr[11]
.sym 102680 clk_16mhz$2$2
.sym 102681 $true
.sym 102682 $true$2
.sym 102683 $undef
.sym 102684 soc.cpu.mem_wdata[25]
.sym 102685 $undef
.sym 102686 $undef
.sym 102687 $undef
.sym 102688 $undef
.sym 102689 $undef
.sym 102690 $undef
.sym 102755 soc.cpu.mem_la_wdata[9]
.sym 102756 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[25]_new_
.sym 102758 $abc$61060$new_n4555_
.sym 102761 soc.cpu.mem_wdata[25]
.sym 102763 $undef
.sym 102764 $undef
.sym 102765 $undef
.sym 102766 $undef
.sym 102767 $undef
.sym 102768 $undef
.sym 102769 $undef
.sym 102770 $undef
.sym 102771 soc.cpu.mem_addr[2]
.sym 102772 soc.cpu.mem_addr[3]
.sym 102773 soc.cpu.mem_addr[12]
.sym 102774 soc.cpu.mem_addr[4]
.sym 102775 soc.cpu.mem_addr[5]
.sym 102776 soc.cpu.mem_addr[6]
.sym 102777 soc.cpu.mem_addr[7]
.sym 102778 soc.cpu.mem_addr[8]
.sym 102779 soc.cpu.mem_addr[9]
.sym 102780 soc.cpu.mem_addr[10]
.sym 102781 soc.cpu.mem_addr[11]
.sym 102782 clk_16mhz$2$2
.sym 102783 soc.memory.wen[3]
.sym 102784 $undef
.sym 102785 $undef
.sym 102786 $undef
.sym 102787 soc.cpu.mem_wdata[24]
.sym 102788 $undef
.sym 102789 $undef
.sym 102790 $undef
.sym 102791 $undef
.sym 102792 $true$2
.sym 102857 $abc$61060$new_n4389_
.sym 102858 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45824
.sym 102859 soc.memory.wen[1]
.sym 102860 soc.memory.wen[3]
.sym 102861 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[14]_new_
.sym 102862 $abc$61060$new_n5712_
.sym 102863 $abc$61060$new_n4378_
.sym 102864 soc.spimemio.config_en
.sym 102865 $undef
.sym 102866 $undef
.sym 102867 $undef
.sym 102868 $undef
.sym 102869 $undef
.sym 102870 $undef
.sym 102871 $undef
.sym 102872 $undef
.sym 102873 soc.cpu.mem_addr[2]
.sym 102874 soc.cpu.mem_addr[3]
.sym 102875 soc.cpu.mem_addr[12]
.sym 102876 soc.cpu.mem_addr[4]
.sym 102877 soc.cpu.mem_addr[5]
.sym 102878 soc.cpu.mem_addr[6]
.sym 102879 soc.cpu.mem_addr[7]
.sym 102880 soc.cpu.mem_addr[8]
.sym 102881 soc.cpu.mem_addr[9]
.sym 102882 soc.cpu.mem_addr[10]
.sym 102883 soc.cpu.mem_addr[11]
.sym 102884 clk_16mhz$2$2
.sym 102885 $true
.sym 102886 $true$2
.sym 102887 $undef
.sym 102888 soc.cpu.mem_wdata[15]
.sym 102889 $undef
.sym 102890 $undef
.sym 102891 $undef
.sym 102892 $undef
.sym 102893 $undef
.sym 102894 $undef
.sym 102959 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 102961 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 102962 soc.simpleuart.cfg_divider[10]
.sym 102965 soc.simpleuart.cfg_divider[14]
.sym 102967 $undef
.sym 102968 $undef
.sym 102969 $undef
.sym 102970 $undef
.sym 102971 $undef
.sym 102972 $undef
.sym 102973 $undef
.sym 102974 $undef
.sym 102975 soc.cpu.mem_addr[2]
.sym 102976 soc.cpu.mem_addr[3]
.sym 102977 soc.cpu.mem_addr[12]
.sym 102978 soc.cpu.mem_addr[4]
.sym 102979 soc.cpu.mem_addr[5]
.sym 102980 soc.cpu.mem_addr[6]
.sym 102981 soc.cpu.mem_addr[7]
.sym 102982 soc.cpu.mem_addr[8]
.sym 102983 soc.cpu.mem_addr[9]
.sym 102984 soc.cpu.mem_addr[10]
.sym 102985 soc.cpu.mem_addr[11]
.sym 102986 clk_16mhz$2$2
.sym 102987 soc.memory.wen[1]
.sym 102988 $undef
.sym 102989 $undef
.sym 102990 $undef
.sym 102991 soc.cpu.mem_wdata[14]
.sym 102992 $undef
.sym 102993 $undef
.sym 102994 $undef
.sym 102995 $undef
.sym 102996 $true$2
.sym 103061 $abc$61060$new_n5716_
.sym 103062 $abc$61060$new_n4383_
.sym 103063 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[30]_new_
.sym 103064 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[15]_new_
.sym 103066 $abc$61060$new_n5768_
.sym 103067 soc.cpu.reg_next_pc[11]
.sym 103068 soc.cpu.reg_next_pc[24]
.sym 103069 $undef
.sym 103070 $undef
.sym 103071 $undef
.sym 103072 $undef
.sym 103073 $undef
.sym 103074 $undef
.sym 103075 $undef
.sym 103076 $undef
.sym 103077 soc.cpu.mem_addr[2]
.sym 103078 soc.cpu.mem_addr[3]
.sym 103079 soc.cpu.mem_addr[12]
.sym 103080 soc.cpu.mem_addr[4]
.sym 103081 soc.cpu.mem_addr[5]
.sym 103082 soc.cpu.mem_addr[6]
.sym 103083 soc.cpu.mem_addr[7]
.sym 103084 soc.cpu.mem_addr[8]
.sym 103085 soc.cpu.mem_addr[9]
.sym 103086 soc.cpu.mem_addr[10]
.sym 103087 soc.cpu.mem_addr[11]
.sym 103088 clk_16mhz$2$2
.sym 103089 $true
.sym 103090 $true$2
.sym 103091 $undef
.sym 103092 soc.cpu.mem_wdata[31]
.sym 103093 $undef
.sym 103094 $undef
.sym 103095 $undef
.sym 103096 $undef
.sym 103097 $undef
.sym 103098 $undef
.sym 103163 soc.cpu.decoded_imm_uj[21]
.sym 103165 soc.cpu.decoded_imm_uj[28]
.sym 103166 soc.cpu.decoded_imm_uj[30]
.sym 103167 soc.cpu.decoded_imm_uj[26]
.sym 103168 soc.cpu.decoded_imm_uj[24]
.sym 103169 soc.cpu.decoded_imm_uj[23]
.sym 103170 soc.cpu.decoded_imm_uj[29]
.sym 103171 $undef
.sym 103172 $undef
.sym 103173 $undef
.sym 103174 $undef
.sym 103175 $undef
.sym 103176 $undef
.sym 103177 $undef
.sym 103178 $undef
.sym 103179 soc.cpu.mem_addr[2]
.sym 103180 soc.cpu.mem_addr[3]
.sym 103181 soc.cpu.mem_addr[12]
.sym 103182 soc.cpu.mem_addr[4]
.sym 103183 soc.cpu.mem_addr[5]
.sym 103184 soc.cpu.mem_addr[6]
.sym 103185 soc.cpu.mem_addr[7]
.sym 103186 soc.cpu.mem_addr[8]
.sym 103187 soc.cpu.mem_addr[9]
.sym 103188 soc.cpu.mem_addr[10]
.sym 103189 soc.cpu.mem_addr[11]
.sym 103190 clk_16mhz$2$2
.sym 103191 soc.memory.wen[3]
.sym 103192 $undef
.sym 103193 $undef
.sym 103194 $undef
.sym 103195 soc.cpu.mem_wdata[30]
.sym 103196 $undef
.sym 103197 $undef
.sym 103198 $undef
.sym 103199 $undef
.sym 103200 $true$2
.sym 103265 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[27]_new_
.sym 103266 $abc$61060$new_n5776_
.sym 103267 $abc$61060$new_n4282_
.sym 103268 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[6]
.sym 103269 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[2]
.sym 103270 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[12]_new_
.sym 103271 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[5]
.sym 103272 soc.cpu.reg_next_pc[30]
.sym 103273 $undef
.sym 103274 $undef
.sym 103275 $undef
.sym 103276 $undef
.sym 103277 $undef
.sym 103278 $undef
.sym 103279 $undef
.sym 103280 $undef
.sym 103281 soc.cpu.mem_addr[2]
.sym 103282 soc.cpu.mem_addr[3]
.sym 103283 soc.cpu.mem_addr[12]
.sym 103284 soc.cpu.mem_addr[4]
.sym 103285 soc.cpu.mem_addr[5]
.sym 103286 soc.cpu.mem_addr[6]
.sym 103287 soc.cpu.mem_addr[7]
.sym 103288 soc.cpu.mem_addr[8]
.sym 103289 soc.cpu.mem_addr[9]
.sym 103290 soc.cpu.mem_addr[10]
.sym 103291 soc.cpu.mem_addr[11]
.sym 103292 clk_16mhz$2$2
.sym 103293 $true
.sym 103294 $true$2
.sym 103295 $undef
.sym 103296 soc.cpu.mem_wdata[13]
.sym 103297 $undef
.sym 103298 $undef
.sym 103299 $undef
.sym 103300 $undef
.sym 103301 $undef
.sym 103302 $undef
.sym 103369 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[2]
.sym 103370 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[3]
.sym 103371 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[4]
.sym 103372 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[5]
.sym 103373 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[6]
.sym 103374 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[7]
.sym 103375 $undef
.sym 103376 $undef
.sym 103377 $undef
.sym 103378 $undef
.sym 103379 $undef
.sym 103380 $undef
.sym 103381 $undef
.sym 103382 $undef
.sym 103383 soc.cpu.mem_addr[2]
.sym 103384 soc.cpu.mem_addr[3]
.sym 103385 soc.cpu.mem_addr[12]
.sym 103386 soc.cpu.mem_addr[4]
.sym 103387 soc.cpu.mem_addr[5]
.sym 103388 soc.cpu.mem_addr[6]
.sym 103389 soc.cpu.mem_addr[7]
.sym 103390 soc.cpu.mem_addr[8]
.sym 103391 soc.cpu.mem_addr[9]
.sym 103392 soc.cpu.mem_addr[10]
.sym 103393 soc.cpu.mem_addr[11]
.sym 103394 clk_16mhz$2$2
.sym 103395 soc.memory.wen[1]
.sym 103396 $undef
.sym 103397 $undef
.sym 103398 $undef
.sym 103399 soc.cpu.mem_wdata[12]
.sym 103400 $undef
.sym 103401 $undef
.sym 103402 $undef
.sym 103403 $undef
.sym 103404 $true$2
.sym 103469 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[8]
.sym 103470 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[9]
.sym 103471 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[10]
.sym 103472 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[11]
.sym 103473 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[12]
.sym 103474 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[13]
.sym 103475 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[14]
.sym 103476 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[15]
.sym 103477 $undef
.sym 103478 $undef
.sym 103479 $undef
.sym 103480 $undef
.sym 103481 $undef
.sym 103482 $undef
.sym 103483 $undef
.sym 103484 $undef
.sym 103485 soc.cpu.mem_addr[2]
.sym 103486 soc.cpu.mem_addr[3]
.sym 103487 soc.cpu.mem_addr[12]
.sym 103488 soc.cpu.mem_addr[4]
.sym 103489 soc.cpu.mem_addr[5]
.sym 103490 soc.cpu.mem_addr[6]
.sym 103491 soc.cpu.mem_addr[7]
.sym 103492 soc.cpu.mem_addr[8]
.sym 103493 soc.cpu.mem_addr[9]
.sym 103494 soc.cpu.mem_addr[10]
.sym 103495 soc.cpu.mem_addr[11]
.sym 103496 clk_16mhz$2$2
.sym 103497 $true
.sym 103498 $true$2
.sym 103499 $undef
.sym 103500 soc.cpu.mem_wdata[29]
.sym 103501 $undef
.sym 103502 $undef
.sym 103503 $undef
.sym 103504 $undef
.sym 103505 $undef
.sym 103506 $undef
.sym 103571 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[16]
.sym 103572 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[17]
.sym 103573 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[18]
.sym 103574 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[19]
.sym 103575 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[20]
.sym 103576 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[21]
.sym 103577 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[22]
.sym 103578 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[23]
.sym 103579 $undef
.sym 103580 $undef
.sym 103581 $undef
.sym 103582 $undef
.sym 103583 $undef
.sym 103584 $undef
.sym 103585 $undef
.sym 103586 $undef
.sym 103587 soc.cpu.mem_addr[2]
.sym 103588 soc.cpu.mem_addr[3]
.sym 103589 soc.cpu.mem_addr[12]
.sym 103590 soc.cpu.mem_addr[4]
.sym 103591 soc.cpu.mem_addr[5]
.sym 103592 soc.cpu.mem_addr[6]
.sym 103593 soc.cpu.mem_addr[7]
.sym 103594 soc.cpu.mem_addr[8]
.sym 103595 soc.cpu.mem_addr[9]
.sym 103596 soc.cpu.mem_addr[10]
.sym 103597 soc.cpu.mem_addr[11]
.sym 103598 clk_16mhz$2$2
.sym 103599 soc.memory.wen[3]
.sym 103600 $undef
.sym 103601 $undef
.sym 103602 $undef
.sym 103603 soc.cpu.mem_wdata[28]
.sym 103604 $undef
.sym 103605 $undef
.sym 103606 $undef
.sym 103607 $undef
.sym 103608 $true$2
.sym 103673 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[24]
.sym 103674 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[25]
.sym 103675 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[26]
.sym 103676 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[27]
.sym 103677 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[28]
.sym 103678 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[29]
.sym 103679 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[30]
.sym 103680 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[31]_new_
.sym 103681 $undef
.sym 103682 $undef
.sym 103683 $undef
.sym 103684 $undef
.sym 103685 $undef
.sym 103686 $undef
.sym 103687 $undef
.sym 103688 $undef
.sym 103689 soc.cpu.mem_addr[2]
.sym 103690 soc.cpu.mem_addr[3]
.sym 103691 soc.cpu.mem_addr[12]
.sym 103692 soc.cpu.mem_addr[4]
.sym 103693 soc.cpu.mem_addr[5]
.sym 103694 soc.cpu.mem_addr[6]
.sym 103695 soc.cpu.mem_addr[7]
.sym 103696 soc.cpu.mem_addr[8]
.sym 103697 soc.cpu.mem_addr[9]
.sym 103698 soc.cpu.mem_addr[10]
.sym 103699 soc.cpu.mem_addr[11]
.sym 103700 clk_16mhz$2$2
.sym 103701 $true
.sym 103702 $true$2
.sym 103703 $undef
.sym 103704 soc.cpu.mem_wdata[27]
.sym 103705 $undef
.sym 103706 $undef
.sym 103707 $undef
.sym 103708 $undef
.sym 103709 $undef
.sym 103710 $undef
.sym 103775 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[25]_new_inv_
.sym 103776 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[20]_new_inv_
.sym 103777 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[16]_new_inv_
.sym 103778 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[19]_new_inv_
.sym 103779 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[17]_new_inv_
.sym 103780 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[18]_new_inv_
.sym 103781 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[22]_new_inv_
.sym 103782 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[28]
.sym 103783 $undef
.sym 103784 $undef
.sym 103785 $undef
.sym 103786 $undef
.sym 103787 $undef
.sym 103788 $undef
.sym 103789 $undef
.sym 103790 $undef
.sym 103791 soc.cpu.mem_addr[2]
.sym 103792 soc.cpu.mem_addr[3]
.sym 103793 soc.cpu.mem_addr[12]
.sym 103794 soc.cpu.mem_addr[4]
.sym 103795 soc.cpu.mem_addr[5]
.sym 103796 soc.cpu.mem_addr[6]
.sym 103797 soc.cpu.mem_addr[7]
.sym 103798 soc.cpu.mem_addr[8]
.sym 103799 soc.cpu.mem_addr[9]
.sym 103800 soc.cpu.mem_addr[10]
.sym 103801 soc.cpu.mem_addr[11]
.sym 103802 clk_16mhz$2$2
.sym 103803 soc.memory.wen[3]
.sym 103804 $undef
.sym 103805 $undef
.sym 103806 $undef
.sym 103807 soc.cpu.mem_wdata[26]
.sym 103808 $undef
.sym 103809 $undef
.sym 103810 $undef
.sym 103811 $undef
.sym 103812 $true$2
.sym 103877 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[27]_new_inv_
.sym 103878 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.sym 103879 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.sym 103880 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[26]_new_inv_
.sym 103881 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[30]_new_inv_
.sym 103882 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[28]_new_inv_
.sym 103883 soc.cpu.pcpi_div.dividend[12]
.sym 103884 soc.cpu.pcpi_div.dividend[15]
.sym 103979 soc.cpu.pcpi_div.dividend[22]
.sym 103980 soc.cpu.pcpi_div.dividend[19]
.sym 103983 soc.cpu.pcpi_div.dividend[20]
.sym 103984 soc.cpu.pcpi_div.dividend[17]
.sym 103985 soc.cpu.pcpi_div.dividend[18]
.sym 104081 $abc$61060$new_n5262_
.sym 104083 soc.cpu.pcpi_div.dividend[27]
.sym 104084 soc.cpu.pcpi_div.dividend[28]
.sym 104085 soc.cpu.pcpi_div.dividend[26]
.sym 104086 soc.cpu.pcpi_div.dividend[31]
.sym 104087 soc.cpu.pcpi_div.dividend[25]
.sym 104088 soc.cpu.pcpi_div.dividend[30]
.sym 104286 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[21]
.sym 104291 soc.cpu.pcpi_mul.rs1[49]
.sym 104394 soc.cpu.pcpi_div.quotient_msk[26]
.sym 104492 soc.cpu.pcpi_mul.rs1[45]
.sym 104493 soc.cpu.pcpi_mul.rs1[47]
.sym 104494 soc.cpu.pcpi_mul.rs1[48]
.sym 104495 soc.cpu.pcpi_mul.rs1[46]
.sym 104965 $false
.sym 104966 soc.spimemio.config_en
.sym 104967 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:169$60_Y_new_inv_
.sym 104968 soc.spimemio.config_do[3]
.sym 104971 $false
.sym 104972 soc.spimemio.config_en
.sym 104973 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:167$56_Y_new_inv_
.sym 104974 soc.spimemio.config_do[1]
.sym 104989 soc.cpu.mem_wdata[3]
.sym 104990 $false
.sym 104991 $false
.sym 104992 $false
.sym 105005 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 105006 clk_16mhz$2$2
.sym 105007 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 105011 soc.simpleuart.recv_buf_data[0]
.sym 105082 soc.cpu.mem_wdata[1]
.sym 105083 $false
.sym 105084 $false
.sym 105085 $false
.sym 105128 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 105129 clk_16mhz$2$2
.sym 105130 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 105132 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[1]
.sym 105133 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[2]
.sym 105134 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[3]
.sym 105135 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[4]
.sym 105136 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[5]
.sym 105137 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[6]
.sym 105138 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[7]
.sym 105205 $false
.sym 105206 $false
.sym 105207 soc.simpleuart.recv_buf_valid
.sym 105208 soc.simpleuart.recv_buf_data[0]
.sym 105217 $false
.sym 105218 $abc$61060$auto$alumacc.cc:491:replace_alu$7297[31]
.sym 105219 soc.cpu.is_sltiu_bltu_sltu
.sym 105220 soc.cpu.instr_bgeu
.sym 105229 $false
.sym 105230 $false
.sym 105231 $false
.sym 105232 soc.cpu.reg_op2[1]
.sym 105241 $false
.sym 105242 $abc$61060$new_n4534_
.sym 105243 soc.spimemio.config_oe[1]
.sym 105244 soc.spimemio.config_en
.sym 105254 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[8]
.sym 105255 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[9]
.sym 105256 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[10]
.sym 105257 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[11]
.sym 105258 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[12]
.sym 105259 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[13]
.sym 105260 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[14]
.sym 105261 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[15]
.sym 105334 $false
.sym 105335 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 105336 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 105337 $abc$61060$new_n6583_
.sym 105340 $false
.sym 105341 $false
.sym 105342 $abc$61060$new_n6588_
.sym 105343 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_
.sym 105346 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105347 soc.cpu.instr_sub
.sym 105348 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[2]
.sym 105349 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[2]
.sym 105352 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105353 soc.cpu.instr_sub
.sym 105354 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[1]
.sym 105355 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[1]
.sym 105358 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105359 soc.cpu.instr_sub
.sym 105360 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[3]
.sym 105361 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[3]
.sym 105364 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105365 soc.cpu.instr_sub
.sym 105366 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[10]
.sym 105367 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[10]
.sym 105370 $false
.sym 105371 soc.cpu.reg_op2[0]
.sym 105372 soc.cpu.reg_op1[13]
.sym 105373 soc.cpu.reg_op1[14]
.sym 105377 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[16]
.sym 105378 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[17]
.sym 105379 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[18]
.sym 105380 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[19]
.sym 105381 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[20]
.sym 105382 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[21]
.sym 105383 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[22]
.sym 105384 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[23]
.sym 105451 $abc$61060$new_n3999_
.sym 105452 $abc$61060$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 105453 soc.simpleuart.cfg_divider[0]
.sym 105454 $abc$61060$new_n4002_
.sym 105457 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105458 soc.cpu.instr_sub
.sym 105459 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[12]
.sym 105460 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[12]
.sym 105463 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105464 soc.cpu.instr_sub
.sym 105465 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[11]
.sym 105466 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[11]
.sym 105469 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105470 soc.cpu.instr_sub
.sym 105471 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[15]
.sym 105472 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[15]
.sym 105475 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105476 soc.cpu.instr_sub
.sym 105477 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[22]
.sym 105478 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[22]
.sym 105481 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105482 soc.cpu.instr_sub
.sym 105483 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[13]
.sym 105484 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[13]
.sym 105487 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105488 soc.cpu.instr_sub
.sym 105489 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[9]
.sym 105490 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[9]
.sym 105493 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105494 soc.cpu.instr_sub
.sym 105495 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[14]
.sym 105496 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[14]
.sym 105500 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[24]
.sym 105501 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[25]
.sym 105502 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[26]
.sym 105503 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[27]
.sym 105504 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[28]
.sym 105505 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[29]
.sym 105506 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[30]
.sym 105507 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[31]
.sym 105574 $false
.sym 105575 $false
.sym 105576 soc.cpu.reg_op1[21]
.sym 105577 soc.cpu.reg_op2[21]
.sym 105580 soc.ram_ready
.sym 105581 $abc$61060$new_n4319_
.sym 105582 flash_clk$2
.sym 105583 $abc$61060$new_n3984_
.sym 105586 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105587 soc.cpu.instr_sub
.sym 105588 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[21]
.sym 105589 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[21]
.sym 105592 $false
.sym 105593 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 105594 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 105595 soc.cpu.reg_op2[4]
.sym 105598 soc.ram_ready
.sym 105599 $abc$61060$new_n4336_
.sym 105600 flash_csb$2
.sym 105601 $abc$61060$new_n3984_
.sym 105604 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 105605 soc.cpu.instr_sub
.sym 105606 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[17]
.sym 105607 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[17]
.sym 105610 $false
.sym 105611 $false
.sym 105612 soc.cpu.reg_op2[1]
.sym 105613 soc.cpu.reg_op2[2]
.sym 105616 $abc$61060$new_n6551_
.sym 105617 soc.cpu.reg_op2[0]
.sym 105618 soc.cpu.reg_op1[27]
.sym 105619 soc.cpu.reg_op1[28]
.sym 105623 $abc$61060$new_n6873_
.sym 105624 $abc$61060$new_n6984_
.sym 105625 $abc$61060$new_n6947_
.sym 105626 $abc$61060$new_n6966_
.sym 105627 $abc$61060$new_n6911_
.sym 105628 $abc$61060$new_n6975_
.sym 105629 $abc$61060$new_n6927_
.sym 105630 $abc$61060$new_n6961_
.sym 105697 soc.cpu.reg_op2[0]
.sym 105698 soc.cpu.reg_op1[0]
.sym 105699 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 105700 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 105703 $abc$61060$new_n6948_
.sym 105704 $abc$61060$new_n6947_
.sym 105705 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][27]_new_inv_
.sym 105706 $abc$61060$new_n6836_
.sym 105709 $abc$61060$new_n6949_
.sym 105710 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 105711 soc.cpu.reg_op1[27]
.sym 105712 soc.cpu.reg_op2[27]
.sym 105715 soc.cpu.reg_op1[27]
.sym 105716 soc.cpu.reg_op2[27]
.sym 105717 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 105718 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 105721 soc.cpu.reg_op1[9]
.sym 105722 soc.cpu.reg_op2[9]
.sym 105723 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 105724 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 105727 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24707[1]_new_inv_
.sym 105728 $abc$61060$new_n6581_
.sym 105729 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_
.sym 105730 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 105733 soc.cpu.mem_wdata[11]
.sym 105734 $false
.sym 105735 $false
.sym 105736 $false
.sym 105739 soc.cpu.mem_wdata[9]
.sym 105740 $false
.sym 105741 $false
.sym 105742 $false
.sym 105743 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.sym 105744 clk_16mhz$2$2
.sym 105745 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 105746 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_
.sym 105747 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_
.sym 105748 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_
.sym 105749 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_
.sym 105750 $abc$61060$new_n6971_
.sym 105751 $abc$61060$new_n4538_
.sym 105752 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_
.sym 105753 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_
.sym 105820 $abc$61060$new_n6970_
.sym 105821 $abc$61060$new_n6971_
.sym 105822 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_
.sym 105823 soc.cpu.reg_op2[2]
.sym 105826 $false
.sym 105827 soc.cpu.reg_op2[2]
.sym 105828 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_
.sym 105829 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_
.sym 105832 $false
.sym 105833 soc.cpu.reg_op2[2]
.sym 105834 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_
.sym 105835 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_
.sym 105838 $abc$61060$new_n6836_
.sym 105839 soc.cpu.reg_op2[3]
.sym 105840 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_
.sym 105841 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][1]_new_
.sym 105844 $false
.sym 105845 soc.cpu.reg_op2[2]
.sym 105846 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_
.sym 105847 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_
.sym 105850 $abc$61060$new_n6588_
.sym 105851 soc.cpu.reg_op2[3]
.sym 105852 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_
.sym 105853 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][29]_new_inv_
.sym 105856 soc.cpu.reg_op2[3]
.sym 105857 soc.cpu.reg_op2[4]
.sym 105858 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_
.sym 105859 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_
.sym 105862 $false
.sym 105863 $false
.sym 105864 soc.cpu.reg_op1[29]
.sym 105865 soc.cpu.reg_op2[29]
.sym 105869 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_
.sym 105870 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_
.sym 105871 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.sym 105872 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_
.sym 105873 $abc$61060$new_n8208_
.sym 105874 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_
.sym 105875 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_
.sym 105876 $abc$61060$new_n4562_
.sym 105943 $false
.sym 105944 soc.cpu.reg_op2[1]
.sym 105945 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_
.sym 105946 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_
.sym 105949 soc.cpu.reg_op1[3]
.sym 105950 soc.cpu.reg_op2[3]
.sym 105951 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 105952 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 105955 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 105956 soc.cpu.reg_op2[4]
.sym 105957 soc.cpu.reg_op2[3]
.sym 105958 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.sym 105961 $abc$61060$new_n6674_
.sym 105962 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.sym 105963 $abc$61060$new_n6588_
.sym 105964 soc.cpu.reg_op2[3]
.sym 105967 $false
.sym 105968 soc.cpu.reg_op2[2]
.sym 105969 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_
.sym 105970 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_
.sym 105973 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24731[1]_new_inv_
.sym 105974 soc.cpu.reg_op1[3]
.sym 105975 soc.cpu.reg_op2[3]
.sym 105976 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 105979 $abc$61060$new_n6829_
.sym 105980 $abc$61060$new_n6828_
.sym 105981 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_
.sym 105982 $abc$61060$new_n6588_
.sym 105985 $false
.sym 105986 $abc$61060$new_n6885_
.sym 105987 $abc$61060$new_n6893_
.sym 105988 $abc$61060$new_n6889_
.sym 105989 $true
.sym 105990 clk_16mhz$2$2
.sym 105991 $false
.sym 105992 $abc$61060$new_n6910_
.sym 105993 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_
.sym 105994 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[7]_new_
.sym 105995 $abc$61060$new_n6730_
.sym 105996 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][31]_new_
.sym 105997 $abc$61060$new_n6905_
.sym 105998 $abc$61060$new_n6906_
.sym 105999 soc.cpu.alu_out_q[7]
.sym 106066 $false
.sym 106067 $abc$61060$new_n6588_
.sym 106068 soc.cpu.reg_op2[3]
.sym 106069 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.sym 106072 soc.cpu.reg_op1[23]
.sym 106073 soc.cpu.reg_op2[23]
.sym 106074 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 106075 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 106078 soc.cpu.reg_op1[5]
.sym 106079 soc.cpu.reg_op2[5]
.sym 106080 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 106081 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 106084 $abc$61060$new_n6946_
.sym 106085 $abc$61060$new_n6842_
.sym 106086 soc.cpu.reg_op2[4]
.sym 106087 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][27]_new_
.sym 106090 soc.cpu.reg_op1[7]
.sym 106091 soc.cpu.reg_op2[7]
.sym 106092 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 106093 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 106096 $false
.sym 106097 $abc$61060$new_n6983_
.sym 106098 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][31]_new_
.sym 106099 $abc$61060$new_n6842_
.sym 106102 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24891[1]_new_inv_
.sym 106103 soc.cpu.reg_op1[23]
.sym 106104 soc.cpu.reg_op2[23]
.sym 106105 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 106108 $abc$61060$new_n6705_
.sym 106109 $abc$61060$new_n6704_
.sym 106110 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[5]_new_
.sym 106111 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[5]_new_
.sym 106112 $true
.sym 106113 clk_16mhz$2$2
.sym 106114 $false
.sym 106115 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[7]_new_
.sym 106116 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[15]_new_
.sym 106117 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][7]_new_inv_
.sym 106118 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_
.sym 106119 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_
.sym 106120 $abc$61060$new_n6822_
.sym 106121 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_
.sym 106122 soc.cpu.alu_out_q[23]
.sym 106189 soc.cpu.reg_op2[4]
.sym 106190 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 106191 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][5]_new_inv_
.sym 106192 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_
.sym 106195 soc.cpu.reg_op2[4]
.sym 106196 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_
.sym 106197 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][3]_new_inv_
.sym 106198 soc.cpu.reg_op2[3]
.sym 106201 $false
.sym 106202 soc.cpu.reg_op2[3]
.sym 106203 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_
.sym 106204 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 106207 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 106208 $abc$61060$new_n6775_
.sym 106209 soc.cpu.reg_op2[4]
.sym 106210 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][27]_new_
.sym 106213 $false
.sym 106214 soc.cpu.reg_op2[3]
.sym 106215 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_
.sym 106216 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_
.sym 106219 soc.cpu.reg_op2[3]
.sym 106220 soc.cpu.reg_op2[4]
.sym 106221 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_
.sym 106222 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][3]_new_inv_
.sym 106225 $abc$61060$new_n4517_
.sym 106226 $abc$61060$new_n4276_
.sym 106227 soc.ram_ready
.sym 106228 soc.memory.rdata[7]
.sym 106231 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 106232 $false
.sym 106233 $false
.sym 106234 $false
.sym 106235 $true
.sym 106236 clk_16mhz$2$2
.sym 106237 $false
.sym 106238 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][3]_new_inv_
.sym 106239 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_
.sym 106240 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_
.sym 106241 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_
.sym 106242 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_
.sym 106243 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_
.sym 106244 $abc$61060$new_n6729_
.sym 106245 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_
.sym 106312 $false
.sym 106313 $abc$61060$new_n6619_
.sym 106314 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_
.sym 106315 soc.cpu.reg_op2[2]
.sym 106318 soc.cpu.reg_op2[3]
.sym 106319 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_
.sym 106320 $abc$61060$new_n6615_
.sym 106321 $abc$61060$new_n6620_
.sym 106324 $abc$61060$new_n4288_
.sym 106325 $abc$61060$new_n4276_
.sym 106326 soc.ram_ready
.sym 106327 soc.memory.rdata[6]
.sym 106330 $false
.sym 106331 soc.cpu.reg_op2[3]
.sym 106332 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][5]_new_inv_
.sym 106333 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_
.sym 106336 $abc$61060$new_n3999_
.sym 106337 soc.simpleuart.recv_buf_valid
.sym 106338 soc.simpleuart.cfg_divider[11]
.sym 106339 $abc$61060$new_n4002_
.sym 106342 $false
.sym 106343 soc.cpu.reg_op2[3]
.sym 106344 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_
.sym 106345 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_
.sym 106348 $abc$61060$new_n6551_
.sym 106349 soc.cpu.reg_op2[0]
.sym 106350 soc.cpu.reg_op1[4]
.sym 106351 soc.cpu.reg_op1[3]
.sym 106354 $abc$61060$new_n5410_
.sym 106355 soc.cpu.reg_op2[0]
.sym 106356 soc.cpu.reg_op1[1]
.sym 106357 soc.cpu.reg_op1[2]
.sym 106361 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_
.sym 106362 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_
.sym 106363 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_
.sym 106364 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_
.sym 106365 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_
.sym 106366 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_
.sym 106367 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_
.sym 106368 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_
.sym 106435 $false
.sym 106436 soc.cpu.reg_op2[2]
.sym 106437 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_
.sym 106438 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_
.sym 106441 $false
.sym 106442 soc.cpu.reg_op2[0]
.sym 106443 soc.cpu.reg_op1[6]
.sym 106444 soc.cpu.reg_op1[5]
.sym 106447 $false
.sym 106448 soc.cpu.reg_op2[1]
.sym 106449 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_
.sym 106450 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_
.sym 106453 $false
.sym 106454 soc.cpu.reg_op2[1]
.sym 106455 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_
.sym 106456 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_
.sym 106459 $false
.sym 106460 soc.cpu.reg_op2[0]
.sym 106461 soc.cpu.reg_op1[8]
.sym 106462 soc.cpu.reg_op1[7]
.sym 106471 soc.cpu.reg_op2[28]
.sym 106472 soc.cpu.reg_op2[29]
.sym 106473 soc.cpu.reg_op2[30]
.sym 106474 soc.cpu.reg_op2[31]
.sym 106477 $false
.sym 106478 soc.cpu.reg_op2[2]
.sym 106479 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_
.sym 106480 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_
.sym 106488 soc.cpu.mem_wdata[4]
.sym 106558 $false
.sym 106559 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 106560 soc.cpu.reg_op2[1]
.sym 106561 soc.cpu.reg_op2[9]
.sym 106564 $abc$61060$new_n4555_
.sym 106565 $abc$61060$new_n4276_
.sym 106566 soc.simpleuart.cfg_divider[25]
.sym 106567 $abc$61060$new_n4002_
.sym 106576 $false
.sym 106577 $false
.sym 106578 soc.ram_ready
.sym 106579 soc.memory.rdata[25]
.sym 106594 $false
.sym 106595 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 106596 soc.cpu.mem_la_wdata[9]
.sym 106597 soc.cpu.reg_op2[25]
.sym 106604 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 106605 clk_16mhz$2$2
.sym 106606 $false
.sym 106607 soc.cpu.mem_la_wdata[15]
.sym 106608 soc.cpu.mem_la_wdata[8]
.sym 106610 $abc$61060$new_n4396_
.sym 106611 soc.cpu.mem_wdata[8]
.sym 106612 soc.cpu.mem_wdata[31]
.sym 106613 soc.cpu.mem_wdata[24]
.sym 106614 soc.cpu.mem_wdata[15]
.sym 106681 $false
.sym 106682 $false
.sym 106683 soc.ram_ready
.sym 106684 soc.memory.rdata[15]
.sym 106687 $false
.sym 106688 resetn$2
.sym 106689 soc.cpu.mem_wstrb[3]
.sym 106690 $abc$61060$new_n3984_
.sym 106693 $false
.sym 106694 $false
.sym 106695 soc.cpu.mem_wstrb[1]
.sym 106696 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 106699 $false
.sym 106700 $false
.sym 106701 soc.cpu.mem_wstrb[3]
.sym 106702 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 106705 $abc$61060$new_n4378_
.sym 106706 $abc$61060$new_n4276_
.sym 106707 soc.simpleuart.cfg_divider[14]
.sym 106708 $abc$61060$new_n4002_
.sym 106711 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[10]
.sym 106712 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 106713 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 106714 $abc$61060$new_n5673_
.sym 106717 $false
.sym 106718 $false
.sym 106719 soc.ram_ready
.sym 106720 soc.memory.rdata[14]
.sym 106723 soc.cpu.mem_wdata[31]
.sym 106724 $false
.sym 106725 $false
.sym 106726 $false
.sym 106727 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45824
.sym 106728 clk_16mhz$2$2
.sym 106729 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 106730 soc.simpleuart.cfg_divider[24]
.sym 106804 $false
.sym 106805 resetn$2
.sym 106806 soc.cpu.mem_wstrb[3]
.sym 106807 $abc$61060$new_n4002_
.sym 106816 $false
.sym 106817 resetn$2
.sym 106818 soc.cpu.mem_wstrb[1]
.sym 106819 $abc$61060$new_n4002_
.sym 106822 soc.cpu.mem_wdata[10]
.sym 106823 $false
.sym 106824 $false
.sym 106825 $false
.sym 106840 soc.cpu.mem_wdata[14]
.sym 106841 $false
.sym 106842 $false
.sym 106843 $false
.sym 106850 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 106851 clk_16mhz$2$2
.sym 106852 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 106853 soc.simpleuart.cfg_divider[9]
.sym 106855 soc.simpleuart.cfg_divider[8]
.sym 106858 soc.simpleuart.cfg_divider[15]
.sym 106859 soc.simpleuart.cfg_divider[11]
.sym 106927 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[11]
.sym 106928 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 106929 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 106930 $abc$61060$new_n5673_
.sym 106933 $false
.sym 106934 $false
.sym 106935 soc.ram_ready
.sym 106936 soc.memory.rdata[30]
.sym 106939 $abc$61060$new_n4383_
.sym 106940 $abc$61060$new_n4276_
.sym 106941 soc.simpleuart.cfg_divider[30]
.sym 106942 $abc$61060$new_n4002_
.sym 106945 $abc$61060$new_n4389_
.sym 106946 $abc$61060$new_n4276_
.sym 106947 soc.simpleuart.cfg_divider[15]
.sym 106948 $abc$61060$new_n4002_
.sym 106957 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[24]
.sym 106958 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 106959 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 106960 $abc$61060$new_n5673_
.sym 106963 $false
.sym 106964 $abc$61060$new_n5716_
.sym 106965 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[11]
.sym 106966 $abc$61060$new_n5676_
.sym 106969 $false
.sym 106970 $abc$61060$new_n5768_
.sym 106971 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[24]
.sym 106972 $abc$61060$new_n5676_
.sym 106973 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 106974 clk_16mhz$2$2
.sym 106975 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 106978 soc.cpu.mem_la_wdata[13]
.sym 106979 soc.simpleuart.cfg_divider[30]
.sym 106980 soc.simpleuart.cfg_divider[31]
.sym 106982 soc.simpleuart.cfg_divider[28]
.sym 106983 soc.simpleuart.cfg_divider[25]
.sym 107050 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 107051 $false
.sym 107052 $false
.sym 107053 $false
.sym 107062 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 107063 $false
.sym 107064 $false
.sym 107065 $false
.sym 107068 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 107069 $false
.sym 107070 $false
.sym 107071 $false
.sym 107074 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 107075 $false
.sym 107076 $false
.sym 107077 $false
.sym 107080 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 107081 $false
.sym 107082 $false
.sym 107083 $false
.sym 107086 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 107087 $false
.sym 107088 $false
.sym 107089 $false
.sym 107092 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 107093 $false
.sym 107094 $false
.sym 107095 $false
.sym 107096 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 107097 clk_16mhz$2$2
.sym 107098 $false
.sym 107099 soc.cpu.mem_la_wdata[12]
.sym 107100 soc.cpu.mem_wdata[11]
.sym 107101 soc.cpu.mem_wdata[27]
.sym 107102 soc.cpu.mem_wdata[12]
.sym 107103 soc.cpu.mem_wdata[28]
.sym 107104 soc.cpu.mem_wdata[26]
.sym 107105 soc.cpu.mem_wdata[13]
.sym 107106 soc.cpu.mem_wdata[29]
.sym 107173 $abc$61060$new_n4437_
.sym 107174 $abc$61060$new_n4276_
.sym 107175 soc.simpleuart.cfg_divider[27]
.sym 107176 $abc$61060$new_n4002_
.sym 107179 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[26]
.sym 107180 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 107181 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 107182 $abc$61060$new_n5673_
.sym 107185 $false
.sym 107186 $false
.sym 107187 soc.ram_ready
.sym 107188 soc.memory.rdata[12]
.sym 107191 $false
.sym 107192 $false
.sym 107193 $false
.sym 107194 soc.cpu.reg_op1[6]
.sym 107197 $false
.sym 107198 $false
.sym 107199 $false
.sym 107200 soc.cpu.reg_op1[2]
.sym 107203 $abc$61060$new_n4282_
.sym 107204 $abc$61060$new_n4276_
.sym 107205 soc.simpleuart.cfg_divider[12]
.sym 107206 $abc$61060$new_n4002_
.sym 107209 $false
.sym 107210 $false
.sym 107211 $false
.sym 107212 soc.cpu.reg_op1[5]
.sym 107215 $false
.sym 107216 $abc$61060$new_n5792_
.sym 107217 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[30]
.sym 107218 $abc$61060$new_n5676_
.sym 107219 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 107220 clk_16mhz$2$2
.sym 107221 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 107222 $abc$61060$new_n4453_
.sym 107223 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]
.sym 107224 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[26]_new_
.sym 107225 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[2]_new_inv_
.sym 107226 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[4]
.sym 107227 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[7]_new_inv_
.sym 107228 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[3]
.sym 107229 soc.simpleuart.cfg_divider[16]
.sym 107258 $true
.sym 107295 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]$2
.sym 107296 $false
.sym 107297 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]
.sym 107298 $false
.sym 107299 $false
.sym 107301 $auto$alumacc.cc:474:replace_alu$7314.C[2]
.sym 107303 $false
.sym 107304 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1]
.sym 107307 $auto$alumacc.cc:474:replace_alu$7314.C[3]
.sym 107308 $false
.sym 107309 $false
.sym 107310 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[2]
.sym 107311 $auto$alumacc.cc:474:replace_alu$7314.C[2]
.sym 107313 $auto$alumacc.cc:474:replace_alu$7314.C[4]
.sym 107314 $false
.sym 107315 $false
.sym 107316 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[3]
.sym 107317 $auto$alumacc.cc:474:replace_alu$7314.C[3]
.sym 107319 $auto$alumacc.cc:474:replace_alu$7314.C[5]
.sym 107320 $false
.sym 107321 $false
.sym 107322 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[4]
.sym 107323 $auto$alumacc.cc:474:replace_alu$7314.C[4]
.sym 107325 $auto$alumacc.cc:474:replace_alu$7314.C[6]
.sym 107326 $false
.sym 107327 $false
.sym 107328 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[5]
.sym 107329 $auto$alumacc.cc:474:replace_alu$7314.C[5]
.sym 107331 $auto$alumacc.cc:474:replace_alu$7314.C[7]
.sym 107332 $false
.sym 107333 $false
.sym 107334 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[6]
.sym 107335 $auto$alumacc.cc:474:replace_alu$7314.C[6]
.sym 107337 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 107338 $false
.sym 107339 $false
.sym 107340 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[7]
.sym 107341 $auto$alumacc.cc:474:replace_alu$7314.C[7]
.sym 107345 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[14]
.sym 107346 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[13]
.sym 107347 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[15]
.sym 107348 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[13]_new_inv_
.sym 107349 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[12]
.sym 107350 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[10]
.sym 107351 soc.simpleuart.cfg_divider[27]
.sym 107352 soc.simpleuart.cfg_divider[26]
.sym 107381 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 107418 $auto$alumacc.cc:474:replace_alu$7314.C[9]
.sym 107419 $false
.sym 107420 $false
.sym 107421 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[8]
.sym 107422 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 107424 $auto$alumacc.cc:474:replace_alu$7314.C[10]
.sym 107425 $false
.sym 107426 $false
.sym 107427 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[9]
.sym 107428 $auto$alumacc.cc:474:replace_alu$7314.C[9]
.sym 107430 $auto$alumacc.cc:474:replace_alu$7314.C[11]
.sym 107431 $false
.sym 107432 $false
.sym 107433 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[10]
.sym 107434 $auto$alumacc.cc:474:replace_alu$7314.C[10]
.sym 107436 $auto$alumacc.cc:474:replace_alu$7314.C[12]
.sym 107437 $false
.sym 107438 $false
.sym 107439 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[11]
.sym 107440 $auto$alumacc.cc:474:replace_alu$7314.C[11]
.sym 107442 $auto$alumacc.cc:474:replace_alu$7314.C[13]
.sym 107443 $false
.sym 107444 $false
.sym 107445 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[12]
.sym 107446 $auto$alumacc.cc:474:replace_alu$7314.C[12]
.sym 107448 $auto$alumacc.cc:474:replace_alu$7314.C[14]
.sym 107449 $false
.sym 107450 $false
.sym 107451 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[13]
.sym 107452 $auto$alumacc.cc:474:replace_alu$7314.C[13]
.sym 107454 $auto$alumacc.cc:474:replace_alu$7314.C[15]
.sym 107455 $false
.sym 107456 $false
.sym 107457 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[14]
.sym 107458 $auto$alumacc.cc:474:replace_alu$7314.C[14]
.sym 107460 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 107461 $false
.sym 107462 $false
.sym 107463 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[15]
.sym 107464 $auto$alumacc.cc:474:replace_alu$7314.C[15]
.sym 107468 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[22]
.sym 107469 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[14]_new_inv_
.sym 107470 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[8]_new_inv_
.sym 107471 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[20]
.sym 107472 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[4]_new_inv_
.sym 107473 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[9]_new_inv_
.sym 107474 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[16]
.sym 107475 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[17]
.sym 107504 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 107541 $auto$alumacc.cc:474:replace_alu$7314.C[17]
.sym 107542 $false
.sym 107543 $false
.sym 107544 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[16]
.sym 107545 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 107547 $auto$alumacc.cc:474:replace_alu$7314.C[18]
.sym 107548 $false
.sym 107549 $false
.sym 107550 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[17]
.sym 107551 $auto$alumacc.cc:474:replace_alu$7314.C[17]
.sym 107553 $auto$alumacc.cc:474:replace_alu$7314.C[19]
.sym 107554 $false
.sym 107555 $false
.sym 107556 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[18]
.sym 107557 $auto$alumacc.cc:474:replace_alu$7314.C[18]
.sym 107559 $auto$alumacc.cc:474:replace_alu$7314.C[20]
.sym 107560 $false
.sym 107561 $false
.sym 107562 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[19]
.sym 107563 $auto$alumacc.cc:474:replace_alu$7314.C[19]
.sym 107565 $auto$alumacc.cc:474:replace_alu$7314.C[21]
.sym 107566 $false
.sym 107567 $false
.sym 107568 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[20]
.sym 107569 $auto$alumacc.cc:474:replace_alu$7314.C[20]
.sym 107571 $auto$alumacc.cc:474:replace_alu$7314.C[22]
.sym 107572 $false
.sym 107573 $false
.sym 107574 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[21]
.sym 107575 $auto$alumacc.cc:474:replace_alu$7314.C[21]
.sym 107577 $auto$alumacc.cc:474:replace_alu$7314.C[23]
.sym 107578 $false
.sym 107579 $false
.sym 107580 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[22]
.sym 107581 $auto$alumacc.cc:474:replace_alu$7314.C[22]
.sym 107583 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 107584 $false
.sym 107585 $false
.sym 107586 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[23]
.sym 107587 $auto$alumacc.cc:474:replace_alu$7314.C[23]
.sym 107591 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[30]
.sym 107592 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[27]
.sym 107593 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[11]_new_inv_
.sym 107594 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[3]_new_inv_
.sym 107595 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[29]
.sym 107596 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[24]
.sym 107597 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[10]_new_inv_
.sym 107598 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[5]_new_inv_
.sym 107627 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 107664 $auto$alumacc.cc:474:replace_alu$7314.C[25]
.sym 107665 $false
.sym 107666 $false
.sym 107667 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[24]
.sym 107668 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 107670 $auto$alumacc.cc:474:replace_alu$7314.C[26]
.sym 107671 $false
.sym 107672 $false
.sym 107673 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[25]
.sym 107674 $auto$alumacc.cc:474:replace_alu$7314.C[25]
.sym 107676 $auto$alumacc.cc:474:replace_alu$7314.C[27]
.sym 107677 $false
.sym 107678 $false
.sym 107679 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[26]
.sym 107680 $auto$alumacc.cc:474:replace_alu$7314.C[26]
.sym 107682 $auto$alumacc.cc:474:replace_alu$7314.C[28]
.sym 107683 $false
.sym 107684 $false
.sym 107685 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[27]
.sym 107686 $auto$alumacc.cc:474:replace_alu$7314.C[27]
.sym 107688 $auto$alumacc.cc:474:replace_alu$7314.C[29]
.sym 107689 $false
.sym 107690 $false
.sym 107691 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[28]
.sym 107692 $auto$alumacc.cc:474:replace_alu$7314.C[28]
.sym 107694 $auto$alumacc.cc:474:replace_alu$7314.C[30]
.sym 107695 $false
.sym 107696 $false
.sym 107697 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[29]
.sym 107698 $auto$alumacc.cc:474:replace_alu$7314.C[29]
.sym 107700 $auto$alumacc.cc:474:replace_alu$7314.C[31]
.sym 107701 $false
.sym 107702 $false
.sym 107703 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[30]
.sym 107704 $auto$alumacc.cc:474:replace_alu$7314.C[30]
.sym 107707 soc.cpu.pcpi_div.instr_div
.sym 107708 soc.cpu.pcpi_div.instr_rem
.sym 107709 soc.cpu.reg_op1[31]
.sym 107710 $auto$alumacc.cc:474:replace_alu$7314.C[31]
.sym 107714 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.sym 107715 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.sym 107716 soc.cpu.pcpi_div.dividend[7]
.sym 107717 soc.cpu.pcpi_div.dividend[2]
.sym 107718 soc.cpu.pcpi_div.dividend[5]
.sym 107719 soc.cpu.pcpi_div.dividend[4]
.sym 107721 soc.cpu.pcpi_div.dividend[3]
.sym 107788 $false
.sym 107789 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107790 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[25]
.sym 107791 soc.cpu.reg_op1[25]
.sym 107794 $false
.sym 107795 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107796 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[20]
.sym 107797 soc.cpu.reg_op1[20]
.sym 107800 $false
.sym 107801 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107802 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[16]
.sym 107803 soc.cpu.reg_op1[16]
.sym 107806 $false
.sym 107807 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107808 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[19]
.sym 107809 soc.cpu.reg_op1[19]
.sym 107812 $false
.sym 107813 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107814 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[17]
.sym 107815 soc.cpu.reg_op1[17]
.sym 107818 $false
.sym 107819 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107820 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[18]
.sym 107821 soc.cpu.reg_op1[18]
.sym 107824 $false
.sym 107825 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107826 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[22]
.sym 107827 soc.cpu.reg_op1[22]
.sym 107830 $false
.sym 107831 $false
.sym 107832 $false
.sym 107833 soc.cpu.reg_op1[28]
.sym 107837 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.sym 107838 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.sym 107839 soc.cpu.pcpi_div.dividend[13]
.sym 107840 soc.cpu.pcpi_div.dividend[9]
.sym 107841 soc.cpu.pcpi_div.dividend[14]
.sym 107842 soc.cpu.pcpi_div.dividend[10]
.sym 107843 soc.cpu.pcpi_div.dividend[11]
.sym 107844 soc.cpu.pcpi_div.dividend[8]
.sym 107911 $false
.sym 107912 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107913 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[27]
.sym 107914 soc.cpu.reg_op1[27]
.sym 107917 $false
.sym 107918 $false
.sym 107919 $false
.sym 107920 soc.cpu.pcpi_div.divisor[0]
.sym 107923 $false
.sym 107924 $false
.sym 107925 $false
.sym 107926 soc.cpu.pcpi_div.divisor[1]
.sym 107929 $false
.sym 107930 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107931 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[26]
.sym 107932 soc.cpu.reg_op1[26]
.sym 107935 $false
.sym 107936 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107937 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[30]
.sym 107938 soc.cpu.reg_op1[30]
.sym 107941 $false
.sym 107942 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 107943 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[28]
.sym 107944 soc.cpu.reg_op1[28]
.sym 107947 $false
.sym 107948 soc.cpu.pcpi_div.start$2
.sym 107949 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[12]_new_inv_
.sym 107950 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[12]
.sym 107953 $false
.sym 107954 soc.cpu.pcpi_div.start$2
.sym 107955 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[15]_new_inv_
.sym 107956 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[15]
.sym 107957 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 107958 clk_16mhz$2$2
.sym 107959 $false
.sym 107960 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.sym 107961 $abc$61060$new_n8235_
.sym 107962 $abc$61060$new_n5273_
.sym 107963 $abc$61060$new_n8153_
.sym 107964 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.sym 107965 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.sym 107966 $abc$61060$new_n8234_
.sym 107967 soc.cpu.pcpi_div.divisor[5]
.sym 108034 $false
.sym 108035 soc.cpu.pcpi_div.start$2
.sym 108036 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[22]_new_inv_
.sym 108037 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[22]
.sym 108040 $false
.sym 108041 soc.cpu.pcpi_div.start$2
.sym 108042 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[19]_new_inv_
.sym 108043 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[19]
.sym 108058 $false
.sym 108059 soc.cpu.pcpi_div.start$2
.sym 108060 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[20]_new_inv_
.sym 108061 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[20]
.sym 108064 $false
.sym 108065 soc.cpu.pcpi_div.start$2
.sym 108066 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[17]_new_inv_
.sym 108067 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[17]
.sym 108070 $false
.sym 108071 soc.cpu.pcpi_div.start$2
.sym 108072 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[18]_new_inv_
.sym 108073 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[18]
.sym 108080 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 108081 clk_16mhz$2$2
.sym 108082 $false
.sym 108083 $abc$61060$new_n5261_
.sym 108084 $abc$61060$new_n5265_
.sym 108085 $abc$61060$new_n8250_
.sym 108086 $abc$61060$new_n5240_
.sym 108087 $abc$61060$new_n5266_
.sym 108088 $abc$61060$new_n5238_
.sym 108089 $abc$61060$new_n5239_
.sym 108090 soc.cpu.pcpi_div.divisor[3]
.sym 108157 soc.cpu.pcpi_div.divisor[13]
.sym 108158 soc.cpu.pcpi_div.dividend[13]
.sym 108159 soc.cpu.pcpi_div.divisor[12]
.sym 108160 soc.cpu.pcpi_div.dividend[12]
.sym 108169 $false
.sym 108170 soc.cpu.pcpi_div.start$2
.sym 108171 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[27]_new_inv_
.sym 108172 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[27]
.sym 108175 $false
.sym 108176 soc.cpu.pcpi_div.start$2
.sym 108177 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[28]_new_inv_
.sym 108178 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[28]
.sym 108181 $false
.sym 108182 soc.cpu.pcpi_div.start$2
.sym 108183 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[26]_new_inv_
.sym 108184 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[26]
.sym 108187 $false
.sym 108188 soc.cpu.pcpi_div.start$2
.sym 108189 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[31]_new_
.sym 108190 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[31]
.sym 108193 $false
.sym 108194 soc.cpu.pcpi_div.start$2
.sym 108195 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[25]_new_inv_
.sym 108196 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[25]
.sym 108199 $false
.sym 108200 soc.cpu.pcpi_div.start$2
.sym 108201 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[30]_new_inv_
.sym 108202 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[30]
.sym 108203 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 108204 clk_16mhz$2$2
.sym 108205 $false
.sym 108206 $abc$61060$new_n8251_
.sym 108207 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.sym 108208 $abc$61060$new_n8159_
.sym 108209 soc.cpu.pcpi_div.divisor[4]
.sym 108210 soc.cpu.pcpi_div.divisor[21]
.sym 108211 soc.cpu.pcpi_div.divisor[19]
.sym 108212 soc.cpu.pcpi_div.divisor[15]
.sym 108213 soc.cpu.pcpi_div.divisor[16]
.sym 108329 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.sym 108330 $abc$61060$new_n5254_
.sym 108331 $abc$61060$new_n5235_
.sym 108332 $abc$61060$new_n5250_
.sym 108333 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12087[21]_new_
.sym 108334 soc.cpu.pcpi_div.divisor[18]
.sym 108335 soc.cpu.pcpi_div.divisor[17]
.sym 108409 $false
.sym 108410 $false
.sym 108411 $false
.sym 108412 soc.cpu.pcpi_div.dividend[21]
.sym 108439 $false
.sym 108440 soc.cpu.pcpi_mul.mul_waiting$2
.sym 108441 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 108442 soc.cpu.pcpi_mul.rs1[50]
.sym 108449 resetn$2
.sym 108450 clk_16mhz$2$2
.sym 108451 $false
.sym 108453 soc.cpu.pcpi_mul.rdx[6]
.sym 108568 soc.cpu.pcpi_div.quotient_msk[27]
.sym 108569 $false
.sym 108570 $false
.sym 108571 $false
.sym 108572 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 108573 clk_16mhz$2$2
.sym 108574 soc.cpu.pcpi_div.start$2
.sym 108578 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724
.sym 108581 soc.cpu.pcpi_div.running
.sym 108667 $false
.sym 108668 soc.cpu.pcpi_mul.mul_waiting$2
.sym 108669 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 108670 soc.cpu.pcpi_mul.rs1[46]
.sym 108673 $false
.sym 108674 soc.cpu.pcpi_mul.mul_waiting$2
.sym 108675 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 108676 soc.cpu.pcpi_mul.rs1[48]
.sym 108679 $false
.sym 108680 soc.cpu.pcpi_mul.mul_waiting$2
.sym 108681 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 108682 soc.cpu.pcpi_mul.rs1[49]
.sym 108685 $false
.sym 108686 soc.cpu.pcpi_mul.mul_waiting$2
.sym 108687 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 108688 soc.cpu.pcpi_mul.rs1[47]
.sym 108695 resetn$2
.sym 108696 clk_16mhz$2$2
.sym 108697 $false
.sym 109085 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036
.sym 109086 soc.simpleuart.recv_buf_data[5]
.sym 109087 soc.simpleuart.recv_buf_data[7]
.sym 109088 soc.simpleuart.recv_buf_data[6]
.sym 109089 soc.simpleuart.recv_buf_data[4]
.sym 109090 soc.simpleuart.recv_buf_data[2]
.sym 109091 soc.simpleuart.recv_buf_data[1]
.sym 109092 soc.simpleuart.recv_buf_data[3]
.sym 109177 soc.simpleuart.recv_pattern[0]
.sym 109178 $false
.sym 109179 $false
.sym 109180 $false
.sym 109205 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036
.sym 109206 clk_16mhz$2$2
.sym 109207 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 109208 $abc$61060$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 109209 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 109213 $abc$61060$soc.simpleuart_reg_dat_do[3]_new_inv_
.sym 109214 $abc$61060$soc.simpleuart_reg_dat_do[1]_new_inv_
.sym 109215 $abc$61060$soc.simpleuart_reg_dat_do[2]_new_inv_
.sym 109244 $false
.sym 109281 $auto$alumacc.cc:474:replace_alu$7292.C[1]
.sym 109283 soc.cpu.reg_op1[0]
.sym 109284 soc.cpu.reg_op2[0]
.sym 109287 $auto$alumacc.cc:474:replace_alu$7292.C[2]
.sym 109288 $false
.sym 109289 soc.cpu.reg_op1[1]
.sym 109290 soc.cpu.reg_op2[1]
.sym 109291 $auto$alumacc.cc:474:replace_alu$7292.C[1]
.sym 109293 $auto$alumacc.cc:474:replace_alu$7292.C[3]
.sym 109294 $false
.sym 109295 soc.cpu.reg_op1[2]
.sym 109296 soc.cpu.reg_op2[2]
.sym 109297 $auto$alumacc.cc:474:replace_alu$7292.C[2]
.sym 109299 $auto$alumacc.cc:474:replace_alu$7292.C[4]
.sym 109300 $false
.sym 109301 soc.cpu.reg_op1[3]
.sym 109302 soc.cpu.reg_op2[3]
.sym 109303 $auto$alumacc.cc:474:replace_alu$7292.C[3]
.sym 109305 $auto$alumacc.cc:474:replace_alu$7292.C[5]
.sym 109306 $false
.sym 109307 soc.cpu.reg_op1[4]
.sym 109308 soc.cpu.reg_op2[4]
.sym 109309 $auto$alumacc.cc:474:replace_alu$7292.C[4]
.sym 109311 $auto$alumacc.cc:474:replace_alu$7292.C[6]
.sym 109312 $false
.sym 109313 soc.cpu.reg_op1[5]
.sym 109314 soc.cpu.reg_op2[5]
.sym 109315 $auto$alumacc.cc:474:replace_alu$7292.C[5]
.sym 109317 $auto$alumacc.cc:474:replace_alu$7292.C[7]
.sym 109318 $false
.sym 109319 soc.cpu.reg_op1[6]
.sym 109320 soc.cpu.reg_op2[6]
.sym 109321 $auto$alumacc.cc:474:replace_alu$7292.C[6]
.sym 109323 $auto$alumacc.cc:474:replace_alu$7292.C[8]
.sym 109324 $false
.sym 109325 soc.cpu.reg_op1[7]
.sym 109326 soc.cpu.reg_op2[7]
.sym 109327 $auto$alumacc.cc:474:replace_alu$7292.C[7]
.sym 109331 $abc$61060$new_n6719_
.sym 109332 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.sym 109333 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.sym 109334 $abc$61060$new_n6737_
.sym 109335 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.sym 109336 $abc$61060$new_n6704_
.sym 109337 $abc$61060$new_n6685_
.sym 109338 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.sym 109367 $auto$alumacc.cc:474:replace_alu$7292.C[8]
.sym 109404 $auto$alumacc.cc:474:replace_alu$7292.C[9]
.sym 109405 $false
.sym 109406 soc.cpu.reg_op1[8]
.sym 109407 soc.cpu.reg_op2[8]
.sym 109408 $auto$alumacc.cc:474:replace_alu$7292.C[8]
.sym 109410 $auto$alumacc.cc:474:replace_alu$7292.C[10]
.sym 109411 $false
.sym 109412 soc.cpu.reg_op1[9]
.sym 109413 soc.cpu.reg_op2[9]
.sym 109414 $auto$alumacc.cc:474:replace_alu$7292.C[9]
.sym 109416 $auto$alumacc.cc:474:replace_alu$7292.C[11]
.sym 109417 $false
.sym 109418 soc.cpu.reg_op1[10]
.sym 109419 soc.cpu.reg_op2[10]
.sym 109420 $auto$alumacc.cc:474:replace_alu$7292.C[10]
.sym 109422 $auto$alumacc.cc:474:replace_alu$7292.C[12]
.sym 109423 $false
.sym 109424 soc.cpu.reg_op1[11]
.sym 109425 soc.cpu.reg_op2[11]
.sym 109426 $auto$alumacc.cc:474:replace_alu$7292.C[11]
.sym 109428 $auto$alumacc.cc:474:replace_alu$7292.C[13]
.sym 109429 $false
.sym 109430 soc.cpu.reg_op1[12]
.sym 109431 soc.cpu.reg_op2[12]
.sym 109432 $auto$alumacc.cc:474:replace_alu$7292.C[12]
.sym 109434 $auto$alumacc.cc:474:replace_alu$7292.C[14]
.sym 109435 $false
.sym 109436 soc.cpu.reg_op1[13]
.sym 109437 soc.cpu.reg_op2[13]
.sym 109438 $auto$alumacc.cc:474:replace_alu$7292.C[13]
.sym 109440 $auto$alumacc.cc:474:replace_alu$7292.C[15]
.sym 109441 $false
.sym 109442 soc.cpu.reg_op1[14]
.sym 109443 soc.cpu.reg_op2[14]
.sym 109444 $auto$alumacc.cc:474:replace_alu$7292.C[14]
.sym 109446 $auto$alumacc.cc:474:replace_alu$7292.C[16]
.sym 109447 $false
.sym 109448 soc.cpu.reg_op1[15]
.sym 109449 soc.cpu.reg_op2[15]
.sym 109450 $auto$alumacc.cc:474:replace_alu$7292.C[15]
.sym 109454 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.sym 109455 $abc$61060$new_n6861_
.sym 109456 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.sym 109457 $abc$61060$new_n4360_
.sym 109458 $abc$61060$new_n4070_
.sym 109459 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.sym 109460 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.sym 109461 $abc$61060$soc.simpleuart_reg_dat_do[5]_new_inv_
.sym 109490 $auto$alumacc.cc:474:replace_alu$7292.C[16]
.sym 109527 $auto$alumacc.cc:474:replace_alu$7292.C[17]
.sym 109528 $false
.sym 109529 soc.cpu.reg_op1[16]
.sym 109530 soc.cpu.reg_op2[16]
.sym 109531 $auto$alumacc.cc:474:replace_alu$7292.C[16]
.sym 109533 $auto$alumacc.cc:474:replace_alu$7292.C[18]
.sym 109534 $false
.sym 109535 soc.cpu.reg_op1[17]
.sym 109536 soc.cpu.reg_op2[17]
.sym 109537 $auto$alumacc.cc:474:replace_alu$7292.C[17]
.sym 109539 $auto$alumacc.cc:474:replace_alu$7292.C[19]
.sym 109540 $false
.sym 109541 soc.cpu.reg_op1[18]
.sym 109542 soc.cpu.reg_op2[18]
.sym 109543 $auto$alumacc.cc:474:replace_alu$7292.C[18]
.sym 109545 $auto$alumacc.cc:474:replace_alu$7292.C[20]
.sym 109546 $false
.sym 109547 soc.cpu.reg_op1[19]
.sym 109548 soc.cpu.reg_op2[19]
.sym 109549 $auto$alumacc.cc:474:replace_alu$7292.C[19]
.sym 109551 $auto$alumacc.cc:474:replace_alu$7292.C[21]
.sym 109552 $false
.sym 109553 soc.cpu.reg_op1[20]
.sym 109554 soc.cpu.reg_op2[20]
.sym 109555 $auto$alumacc.cc:474:replace_alu$7292.C[20]
.sym 109557 $auto$alumacc.cc:474:replace_alu$7292.C[22]
.sym 109558 $false
.sym 109559 soc.cpu.reg_op1[21]
.sym 109560 soc.cpu.reg_op2[21]
.sym 109561 $auto$alumacc.cc:474:replace_alu$7292.C[21]
.sym 109563 $auto$alumacc.cc:474:replace_alu$7292.C[23]
.sym 109564 $false
.sym 109565 soc.cpu.reg_op1[22]
.sym 109566 soc.cpu.reg_op2[22]
.sym 109567 $auto$alumacc.cc:474:replace_alu$7292.C[22]
.sym 109569 $auto$alumacc.cc:474:replace_alu$7292.C[24]
.sym 109570 $false
.sym 109571 soc.cpu.reg_op1[23]
.sym 109572 soc.cpu.reg_op2[23]
.sym 109573 $auto$alumacc.cc:474:replace_alu$7292.C[23]
.sym 109577 $abc$61060$new_n4310_
.sym 109578 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.sym 109579 $abc$61060$new_n6833_
.sym 109580 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.sym 109581 $abc$61060$new_n4336_
.sym 109582 $abc$61060$new_n6877_
.sym 109583 $abc$61060$new_n6936_
.sym 109584 $abc$61060$new_n4319_
.sym 109613 $auto$alumacc.cc:474:replace_alu$7292.C[24]
.sym 109650 $auto$alumacc.cc:474:replace_alu$7292.C[25]
.sym 109651 $false
.sym 109652 soc.cpu.reg_op1[24]
.sym 109653 soc.cpu.reg_op2[24]
.sym 109654 $auto$alumacc.cc:474:replace_alu$7292.C[24]
.sym 109656 $auto$alumacc.cc:474:replace_alu$7292.C[26]
.sym 109657 $false
.sym 109658 soc.cpu.reg_op1[25]
.sym 109659 soc.cpu.reg_op2[25]
.sym 109660 $auto$alumacc.cc:474:replace_alu$7292.C[25]
.sym 109662 $auto$alumacc.cc:474:replace_alu$7292.C[27]
.sym 109663 $false
.sym 109664 soc.cpu.reg_op1[26]
.sym 109665 soc.cpu.reg_op2[26]
.sym 109666 $auto$alumacc.cc:474:replace_alu$7292.C[26]
.sym 109668 $auto$alumacc.cc:474:replace_alu$7292.C[28]
.sym 109669 $false
.sym 109670 soc.cpu.reg_op1[27]
.sym 109671 soc.cpu.reg_op2[27]
.sym 109672 $auto$alumacc.cc:474:replace_alu$7292.C[27]
.sym 109674 $auto$alumacc.cc:474:replace_alu$7292.C[29]
.sym 109675 $false
.sym 109676 soc.cpu.reg_op1[28]
.sym 109677 soc.cpu.reg_op2[28]
.sym 109678 $auto$alumacc.cc:474:replace_alu$7292.C[28]
.sym 109680 $auto$alumacc.cc:474:replace_alu$7292.C[30]
.sym 109681 $false
.sym 109682 soc.cpu.reg_op1[29]
.sym 109683 soc.cpu.reg_op2[29]
.sym 109684 $auto$alumacc.cc:474:replace_alu$7292.C[29]
.sym 109686 $auto$alumacc.cc:474:replace_alu$7292.C[31]
.sym 109687 $false
.sym 109688 soc.cpu.reg_op1[30]
.sym 109689 soc.cpu.reg_op2[30]
.sym 109690 $auto$alumacc.cc:474:replace_alu$7292.C[30]
.sym 109693 $false
.sym 109694 soc.cpu.reg_op1[31]
.sym 109695 soc.cpu.reg_op2[31]
.sym 109696 $auto$alumacc.cc:474:replace_alu$7292.C[31]
.sym 109701 $abc$61060$new_n6581_
.sym 109702 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[0]
.sym 109703 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[0]
.sym 109704 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.sym 109706 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.sym 109707 soc.simpleuart.recv_buf_valid
.sym 109774 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 109775 soc.cpu.instr_sub
.sym 109776 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[19]
.sym 109777 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[19]
.sym 109780 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 109781 soc.cpu.instr_sub
.sym 109782 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[31]
.sym 109783 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[31]
.sym 109786 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 109787 soc.cpu.instr_sub
.sym 109788 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[27]
.sym 109789 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[27]
.sym 109792 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 109793 soc.cpu.instr_sub
.sym 109794 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[29]
.sym 109795 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[29]
.sym 109798 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 109799 soc.cpu.instr_sub
.sym 109800 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[23]
.sym 109801 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[23]
.sym 109804 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 109805 soc.cpu.instr_sub
.sym 109806 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[30]
.sym 109807 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[30]
.sym 109810 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 109811 soc.cpu.instr_sub
.sym 109812 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[25]
.sym 109813 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[25]
.sym 109816 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 109817 soc.cpu.instr_sub
.sym 109818 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[28]
.sym 109819 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[28]
.sym 109823 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_
.sym 109824 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_
.sym 109825 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_
.sym 109826 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_
.sym 109827 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_
.sym 109828 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_
.sym 109829 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_
.sym 109830 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_
.sym 109897 $false
.sym 109898 soc.cpu.reg_op2[1]
.sym 109899 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_
.sym 109900 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_
.sym 109903 $false
.sym 109904 soc.cpu.reg_op2[0]
.sym 109905 soc.cpu.reg_op1[10]
.sym 109906 soc.cpu.reg_op1[11]
.sym 109909 $false
.sym 109910 soc.cpu.reg_op2[1]
.sym 109911 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_
.sym 109912 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_
.sym 109915 $false
.sym 109916 soc.cpu.reg_op2[1]
.sym 109917 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_
.sym 109918 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_
.sym 109921 $abc$61060$new_n5410_
.sym 109922 soc.cpu.reg_op2[0]
.sym 109923 soc.cpu.reg_op1[28]
.sym 109924 soc.cpu.reg_op1[29]
.sym 109927 $abc$61060$new_n3999_
.sym 109928 soc.simpleuart.recv_buf_valid
.sym 109929 soc.simpleuart.cfg_divider[8]
.sym 109930 $abc$61060$new_n4002_
.sym 109933 $false
.sym 109934 soc.cpu.reg_op2[0]
.sym 109935 soc.cpu.reg_op1[8]
.sym 109936 soc.cpu.reg_op1[9]
.sym 109939 $false
.sym 109940 soc.cpu.reg_op2[0]
.sym 109941 soc.cpu.reg_op1[12]
.sym 109942 soc.cpu.reg_op1[13]
.sym 109946 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_
.sym 109947 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_
.sym 109948 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_
.sym 109949 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_
.sym 109950 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_
.sym 109951 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_
.sym 109952 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_
.sym 109953 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_
.sym 110020 $false
.sym 110021 soc.cpu.reg_op2[1]
.sym 110022 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_
.sym 110023 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_
.sym 110026 $false
.sym 110027 soc.cpu.reg_op2[2]
.sym 110028 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_
.sym 110029 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_
.sym 110032 $false
.sym 110033 soc.cpu.reg_op2[2]
.sym 110034 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_
.sym 110035 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_
.sym 110038 $false
.sym 110039 soc.cpu.reg_op2[0]
.sym 110040 soc.cpu.reg_op1[6]
.sym 110041 soc.cpu.reg_op1[7]
.sym 110044 soc.cpu.reg_op2[3]
.sym 110045 soc.cpu.reg_op2[4]
.sym 110046 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_
.sym 110047 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_
.sym 110050 $false
.sym 110051 soc.cpu.reg_op2[0]
.sym 110052 soc.cpu.reg_op1[4]
.sym 110053 soc.cpu.reg_op1[5]
.sym 110056 $false
.sym 110057 soc.cpu.reg_op2[2]
.sym 110058 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_
.sym 110059 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_
.sym 110062 $abc$61060$new_n3999_
.sym 110063 soc.simpleuart.recv_buf_valid
.sym 110064 soc.simpleuart.cfg_divider[9]
.sym 110065 $abc$61060$new_n4002_
.sym 110069 $abc$61060$new_n4517_
.sym 110070 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][31]_new_inv_
.sym 110071 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][27]_new_inv_
.sym 110072 $abc$61060$new_n6988_
.sym 110074 $abc$61060$new_n6950_
.sym 110075 $abc$61060$new_n6986_
.sym 110076 $abc$61060$new_n6989_
.sym 110143 $false
.sym 110144 $abc$61060$new_n6836_
.sym 110145 soc.cpu.reg_op2[3]
.sym 110146 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.sym 110149 $false
.sym 110150 soc.cpu.reg_op2[3]
.sym 110151 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.sym 110152 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_
.sym 110155 $false
.sym 110156 $abc$61060$new_n6588_
.sym 110157 soc.cpu.reg_op2[3]
.sym 110158 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.sym 110161 $false
.sym 110162 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24763[1]_new_inv_
.sym 110163 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24763[2]_new_
.sym 110164 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[7]_new_
.sym 110167 $false
.sym 110168 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][23]_new_inv_
.sym 110169 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 110170 soc.cpu.reg_op2[3]
.sym 110173 $abc$61060$new_n6912_
.sym 110174 $abc$61060$new_n6911_
.sym 110175 $abc$61060$new_n6910_
.sym 110176 $abc$61060$new_n6906_
.sym 110179 $abc$61060$new_n6588_
.sym 110180 soc.cpu.reg_op2[3]
.sym 110181 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_
.sym 110182 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_
.sym 110185 $false
.sym 110186 $abc$61060$new_n6730_
.sym 110187 $abc$61060$new_n6737_
.sym 110188 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[7]_new_
.sym 110189 $true
.sym 110190 clk_16mhz$2$2
.sym 110191 $false
.sym 110192 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_
.sym 110193 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_
.sym 110194 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_
.sym 110195 $abc$61060$new_n6669_
.sym 110196 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_
.sym 110197 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][23]_new_inv_
.sym 110198 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_
.sym 110199 $abc$61060$new_n6604_
.sym 110266 soc.cpu.reg_op2[4]
.sym 110267 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 110268 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_
.sym 110269 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][7]_new_inv_
.sym 110272 $abc$61060$new_n6822_
.sym 110273 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 110274 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][31]_new_
.sym 110275 soc.cpu.reg_op2[4]
.sym 110278 $false
.sym 110279 $abc$61060$new_n6729_
.sym 110280 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_
.sym 110281 soc.cpu.reg_op2[3]
.sym 110284 $false
.sym 110285 soc.cpu.reg_op2[3]
.sym 110286 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][23]_new_inv_
.sym 110287 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_
.sym 110290 $false
.sym 110291 soc.cpu.reg_op2[2]
.sym 110292 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_
.sym 110293 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 110296 soc.cpu.reg_op2[3]
.sym 110297 soc.cpu.reg_op2[4]
.sym 110298 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_
.sym 110299 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_
.sym 110302 $false
.sym 110303 soc.cpu.reg_op2[2]
.sym 110304 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_
.sym 110305 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_
.sym 110308 $abc$61060$new_n6905_
.sym 110309 $abc$61060$new_n6842_
.sym 110310 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_
.sym 110311 soc.cpu.reg_op2[4]
.sym 110312 $true
.sym 110313 clk_16mhz$2$2
.sym 110314 $false
.sym 110315 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_
.sym 110316 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_
.sym 110317 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_
.sym 110318 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_
.sym 110319 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_
.sym 110320 $abc$61060$new_n4288_
.sym 110321 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_
.sym 110322 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_
.sym 110389 $false
.sym 110390 soc.cpu.reg_op2[2]
.sym 110391 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_
.sym 110392 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_
.sym 110395 $false
.sym 110396 soc.cpu.reg_op2[1]
.sym 110397 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_
.sym 110398 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_
.sym 110401 $false
.sym 110402 soc.cpu.reg_op2[2]
.sym 110403 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_
.sym 110404 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_
.sym 110407 $false
.sym 110408 soc.cpu.reg_op2[2]
.sym 110409 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_
.sym 110410 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_
.sym 110413 $false
.sym 110414 soc.cpu.reg_op2[2]
.sym 110415 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_
.sym 110416 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_
.sym 110419 $false
.sym 110420 soc.cpu.reg_op2[0]
.sym 110421 soc.cpu.reg_op1[20]
.sym 110422 soc.cpu.reg_op1[19]
.sym 110425 soc.cpu.reg_op2[2]
.sym 110426 soc.cpu.reg_op2[3]
.sym 110427 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_
.sym 110428 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_
.sym 110431 $false
.sym 110432 soc.cpu.reg_op2[2]
.sym 110433 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_
.sym 110434 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_
.sym 110440 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_
.sym 110442 soc.cpu.mem_wdata[1]
.sym 110512 $false
.sym 110513 soc.cpu.reg_op2[1]
.sym 110514 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_
.sym 110515 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_
.sym 110518 $false
.sym 110519 soc.cpu.reg_op2[0]
.sym 110520 soc.cpu.reg_op1[18]
.sym 110521 soc.cpu.reg_op1[17]
.sym 110524 $false
.sym 110525 soc.cpu.reg_op2[1]
.sym 110526 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_
.sym 110527 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_
.sym 110530 $false
.sym 110531 soc.cpu.reg_op2[1]
.sym 110532 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_
.sym 110533 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_
.sym 110536 $false
.sym 110537 soc.cpu.reg_op2[0]
.sym 110538 soc.cpu.reg_op1[14]
.sym 110539 soc.cpu.reg_op1[13]
.sym 110542 $false
.sym 110543 soc.cpu.reg_op2[1]
.sym 110544 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_
.sym 110545 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_
.sym 110548 $false
.sym 110549 soc.cpu.reg_op2[0]
.sym 110550 soc.cpu.reg_op1[16]
.sym 110551 soc.cpu.reg_op1[15]
.sym 110554 $false
.sym 110555 soc.cpu.reg_op2[2]
.sym 110556 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_
.sym 110557 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_
.sym 110561 soc.cpu.mem_wdata[2]
.sym 110659 soc.cpu.reg_op2[4]
.sym 110660 $false
.sym 110661 $false
.sym 110662 $false
.sym 110681 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 110682 clk_16mhz$2$2
.sym 110683 $false
.sym 110684 soc.simpleuart.cfg_divider[5]
.sym 110685 soc.simpleuart.cfg_divider[1]
.sym 110686 soc.simpleuart.cfg_divider[2]
.sym 110690 soc.simpleuart.cfg_divider[3]
.sym 110691 soc.simpleuart.cfg_divider[4]
.sym 110758 $false
.sym 110759 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 110760 soc.cpu.reg_op2[7]
.sym 110761 soc.cpu.reg_op2[15]
.sym 110764 $false
.sym 110765 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 110766 soc.cpu.reg_op2[0]
.sym 110767 soc.cpu.reg_op2[8]
.sym 110776 $abc$61060$new_n3999_
.sym 110777 soc.simpleuart.recv_buf_valid
.sym 110778 soc.simpleuart.cfg_divider[31]
.sym 110779 $abc$61060$new_n4002_
.sym 110782 soc.cpu.mem_la_wdata[8]
.sym 110783 $false
.sym 110784 $false
.sym 110785 $false
.sym 110788 $false
.sym 110789 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 110790 soc.cpu.mem_la_wdata[15]
.sym 110791 soc.cpu.reg_op2[31]
.sym 110794 $false
.sym 110795 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 110796 soc.cpu.mem_la_wdata[8]
.sym 110797 soc.cpu.reg_op2[24]
.sym 110800 soc.cpu.mem_la_wdata[15]
.sym 110801 $false
.sym 110802 $false
.sym 110803 $false
.sym 110804 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 110805 clk_16mhz$2$2
.sym 110806 $false
.sym 110807 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 110808 soc.simpleuart.cfg_divider[7]
.sym 110809 soc.simpleuart.cfg_divider[0]
.sym 110811 soc.simpleuart.cfg_divider[6]
.sym 110881 soc.cpu.mem_wdata[24]
.sym 110882 $false
.sym 110883 $false
.sym 110884 $false
.sym 110927 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 110928 clk_16mhz$2$2
.sym 110929 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 110930 $abc$61060$new_n5134_
.sym 110931 $true$2
.sym 110932 $abc$61060$new_n3998_
.sym 110934 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 110935 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45463
.sym 110936 soc.simpleuart.send_dummy
.sym 111004 soc.cpu.mem_wdata[9]
.sym 111005 $false
.sym 111006 $false
.sym 111007 $false
.sym 111016 soc.cpu.mem_wdata[8]
.sym 111017 $false
.sym 111018 $false
.sym 111019 $false
.sym 111034 soc.cpu.mem_wdata[15]
.sym 111035 $false
.sym 111036 $false
.sym 111037 $false
.sym 111040 soc.cpu.mem_wdata[11]
.sym 111041 $false
.sym 111042 $false
.sym 111043 $false
.sym 111050 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 111051 clk_16mhz$2$2
.sym 111052 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111059 soc.cpu.mem_wdata[0]
.sym 111060 soc.cpu.mem_wdata[6]
.sym 111139 $false
.sym 111140 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 111141 soc.cpu.reg_op2[5]
.sym 111142 soc.cpu.reg_op2[13]
.sym 111145 soc.cpu.mem_wdata[30]
.sym 111146 $false
.sym 111147 $false
.sym 111148 $false
.sym 111151 soc.cpu.mem_wdata[31]
.sym 111152 $false
.sym 111153 $false
.sym 111154 $false
.sym 111163 soc.cpu.mem_wdata[28]
.sym 111164 $false
.sym 111165 $false
.sym 111166 $false
.sym 111169 soc.cpu.mem_wdata[25]
.sym 111170 $false
.sym 111171 $false
.sym 111172 $false
.sym 111173 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 111174 clk_16mhz$2$2
.sym 111175 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111182 soc.simpleuart.cfg_divider[12]
.sym 111183 soc.simpleuart.cfg_divider[13]
.sym 111250 $false
.sym 111251 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 111252 soc.cpu.reg_op2[4]
.sym 111253 soc.cpu.reg_op2[12]
.sym 111256 soc.cpu.mem_la_wdata[11]
.sym 111257 $false
.sym 111258 $false
.sym 111259 $false
.sym 111262 $false
.sym 111263 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 111264 soc.cpu.mem_la_wdata[11]
.sym 111265 soc.cpu.reg_op2[27]
.sym 111268 soc.cpu.mem_la_wdata[12]
.sym 111269 $false
.sym 111270 $false
.sym 111271 $false
.sym 111274 $false
.sym 111275 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 111276 soc.cpu.mem_la_wdata[12]
.sym 111277 soc.cpu.reg_op2[28]
.sym 111280 $false
.sym 111281 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 111282 soc.cpu.mem_la_wdata[10]
.sym 111283 soc.cpu.reg_op2[26]
.sym 111286 soc.cpu.mem_la_wdata[13]
.sym 111287 $false
.sym 111288 $false
.sym 111289 $false
.sym 111292 $false
.sym 111293 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 111294 soc.cpu.mem_la_wdata[13]
.sym 111295 soc.cpu.reg_op2[29]
.sym 111296 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 111297 clk_16mhz$2$2
.sym 111298 $false
.sym 111302 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[1]_new_inv_
.sym 111304 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[1]
.sym 111305 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1]
.sym 111306 soc.cpu.mem_wdata[7]
.sym 111373 $false
.sym 111374 $false
.sym 111375 soc.ram_ready
.sym 111376 soc.memory.rdata[26]
.sym 111379 $false
.sym 111380 $false
.sym 111381 $false
.sym 111382 soc.cpu.reg_op1[0]
.sym 111385 $abc$61060$new_n4453_
.sym 111386 $abc$61060$new_n4276_
.sym 111387 soc.simpleuart.cfg_divider[26]
.sym 111388 $abc$61060$new_n4002_
.sym 111391 $false
.sym 111392 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111393 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[2]
.sym 111394 soc.cpu.reg_op1[2]
.sym 111397 $false
.sym 111398 $false
.sym 111399 $false
.sym 111400 soc.cpu.reg_op1[4]
.sym 111403 $false
.sym 111404 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111405 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[7]
.sym 111406 soc.cpu.reg_op1[7]
.sym 111409 $false
.sym 111410 $false
.sym 111411 $false
.sym 111412 soc.cpu.reg_op1[3]
.sym 111415 soc.cpu.mem_wdata[16]
.sym 111416 $false
.sym 111417 $false
.sym 111418 $false
.sym 111419 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 111420 clk_16mhz$2$2
.sym 111421 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111422 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[11]
.sym 111428 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[8]
.sym 111496 $false
.sym 111497 $false
.sym 111498 $false
.sym 111499 soc.cpu.reg_op1[14]
.sym 111502 $false
.sym 111503 $false
.sym 111504 $false
.sym 111505 soc.cpu.reg_op1[13]
.sym 111508 $false
.sym 111509 $false
.sym 111510 $false
.sym 111511 soc.cpu.reg_op1[15]
.sym 111514 $false
.sym 111515 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111516 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[13]
.sym 111517 soc.cpu.reg_op1[13]
.sym 111520 $false
.sym 111521 $false
.sym 111522 $false
.sym 111523 soc.cpu.reg_op1[12]
.sym 111526 $false
.sym 111527 $false
.sym 111528 $false
.sym 111529 soc.cpu.reg_op1[10]
.sym 111532 soc.cpu.mem_wdata[27]
.sym 111533 $false
.sym 111534 $false
.sym 111535 $false
.sym 111538 soc.cpu.mem_wdata[26]
.sym 111539 $false
.sym 111540 $false
.sym 111541 $false
.sym 111542 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 111543 clk_16mhz$2$2
.sym 111544 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111545 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[21]
.sym 111546 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111550 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[6]_new_inv_
.sym 111551 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[23]_new_inv_
.sym 111552 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[21]_new_inv_
.sym 111619 $false
.sym 111620 $false
.sym 111621 $false
.sym 111622 soc.cpu.reg_op1[22]
.sym 111625 $false
.sym 111626 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111627 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[14]
.sym 111628 soc.cpu.reg_op1[14]
.sym 111631 $false
.sym 111632 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111633 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[8]
.sym 111634 soc.cpu.reg_op1[8]
.sym 111637 $false
.sym 111638 $false
.sym 111639 $false
.sym 111640 soc.cpu.reg_op1[20]
.sym 111643 $false
.sym 111644 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111645 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[4]
.sym 111646 soc.cpu.reg_op1[4]
.sym 111649 $false
.sym 111650 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111651 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[9]
.sym 111652 soc.cpu.reg_op1[9]
.sym 111655 $false
.sym 111656 $false
.sym 111657 $false
.sym 111658 soc.cpu.reg_op1[16]
.sym 111661 $false
.sym 111662 $false
.sym 111663 $false
.sym 111664 soc.cpu.reg_op1[17]
.sym 111668 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[0]
.sym 111669 soc.cpu.pcpi_div.dividend[21]
.sym 111670 soc.cpu.pcpi_div.dividend[6]
.sym 111671 soc.cpu.pcpi_div.dividend[0]
.sym 111674 soc.cpu.pcpi_div.dividend[23]
.sym 111675 soc.cpu.pcpi_div.dividend[1]
.sym 111742 $false
.sym 111743 $false
.sym 111744 $false
.sym 111745 soc.cpu.reg_op1[30]
.sym 111748 $false
.sym 111749 $false
.sym 111750 $false
.sym 111751 soc.cpu.reg_op1[27]
.sym 111754 $false
.sym 111755 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111756 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[11]
.sym 111757 soc.cpu.reg_op1[11]
.sym 111760 $false
.sym 111761 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111762 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[3]
.sym 111763 soc.cpu.reg_op1[3]
.sym 111766 $false
.sym 111767 $false
.sym 111768 $false
.sym 111769 soc.cpu.reg_op1[29]
.sym 111772 $false
.sym 111773 $false
.sym 111774 $false
.sym 111775 soc.cpu.reg_op1[24]
.sym 111778 $false
.sym 111779 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111780 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[10]
.sym 111781 soc.cpu.reg_op1[10]
.sym 111784 $false
.sym 111785 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 111786 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[5]
.sym 111787 soc.cpu.reg_op1[5]
.sym 111792 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[1]
.sym 111793 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[2]
.sym 111794 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[3]
.sym 111795 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[4]
.sym 111796 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[5]
.sym 111797 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[6]
.sym 111798 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[7]
.sym 111865 $false
.sym 111866 $false
.sym 111867 $false
.sym 111868 soc.cpu.pcpi_div.divisor[5]
.sym 111871 $false
.sym 111872 $false
.sym 111873 $false
.sym 111874 soc.cpu.pcpi_div.divisor[4]
.sym 111877 $false
.sym 111878 soc.cpu.pcpi_div.start$2
.sym 111879 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[7]_new_inv_
.sym 111880 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[7]
.sym 111883 $false
.sym 111884 soc.cpu.pcpi_div.start$2
.sym 111885 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[2]_new_inv_
.sym 111886 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[2]
.sym 111889 $false
.sym 111890 soc.cpu.pcpi_div.start$2
.sym 111891 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[5]_new_inv_
.sym 111892 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[5]
.sym 111895 $false
.sym 111896 soc.cpu.pcpi_div.start$2
.sym 111897 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[4]_new_inv_
.sym 111898 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[4]
.sym 111907 $false
.sym 111908 soc.cpu.pcpi_div.start$2
.sym 111909 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[3]_new_inv_
.sym 111910 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[3]
.sym 111911 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 111912 clk_16mhz$2$2
.sym 111913 $false
.sym 111914 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[8]
.sym 111915 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[9]
.sym 111916 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[10]
.sym 111917 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[11]
.sym 111918 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[12]
.sym 111919 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[13]
.sym 111920 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[14]
.sym 111921 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[15]
.sym 111988 $false
.sym 111989 $false
.sym 111990 $false
.sym 111991 soc.cpu.pcpi_div.divisor[11]
.sym 111994 $false
.sym 111995 $false
.sym 111996 $false
.sym 111997 soc.cpu.pcpi_div.divisor[9]
.sym 112000 $false
.sym 112001 soc.cpu.pcpi_div.start$2
.sym 112002 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[13]_new_inv_
.sym 112003 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[13]
.sym 112006 $false
.sym 112007 soc.cpu.pcpi_div.start$2
.sym 112008 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[9]_new_inv_
.sym 112009 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[9]
.sym 112012 $false
.sym 112013 soc.cpu.pcpi_div.start$2
.sym 112014 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[14]_new_inv_
.sym 112015 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[14]
.sym 112018 $false
.sym 112019 soc.cpu.pcpi_div.start$2
.sym 112020 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[10]_new_inv_
.sym 112021 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[10]
.sym 112024 $false
.sym 112025 soc.cpu.pcpi_div.start$2
.sym 112026 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[11]_new_inv_
.sym 112027 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[11]
.sym 112030 $false
.sym 112031 soc.cpu.pcpi_div.start$2
.sym 112032 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[8]_new_inv_
.sym 112033 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[8]
.sym 112034 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 112035 clk_16mhz$2$2
.sym 112036 $false
.sym 112037 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[16]
.sym 112038 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[17]
.sym 112039 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[18]
.sym 112040 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[19]
.sym 112041 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[20]
.sym 112042 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[21]
.sym 112043 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[22]
.sym 112044 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[23]
.sym 112111 $false
.sym 112112 $false
.sym 112113 $false
.sym 112114 soc.cpu.pcpi_div.divisor[14]
.sym 112117 $abc$61060$new_n8153_
.sym 112118 $abc$61060$new_n5273_
.sym 112119 $abc$61060$new_n8234_
.sym 112120 $abc$61060$new_n8233_
.sym 112123 soc.cpu.pcpi_div.divisor[21]
.sym 112124 soc.cpu.pcpi_div.dividend[21]
.sym 112125 soc.cpu.pcpi_div.divisor[16]
.sym 112126 soc.cpu.pcpi_div.dividend[16]
.sym 112129 soc.cpu.pcpi_div.divisor[5]
.sym 112130 soc.cpu.pcpi_div.dividend[5]
.sym 112131 soc.cpu.pcpi_div.divisor[4]
.sym 112132 soc.cpu.pcpi_div.dividend[4]
.sym 112135 $false
.sym 112136 $false
.sym 112137 $false
.sym 112138 soc.cpu.pcpi_div.divisor[16]
.sym 112141 $false
.sym 112142 $false
.sym 112143 $false
.sym 112144 soc.cpu.pcpi_div.divisor[21]
.sym 112147 soc.cpu.pcpi_div.divisor[7]
.sym 112148 soc.cpu.pcpi_div.dividend[7]
.sym 112149 soc.cpu.pcpi_div.divisor[6]
.sym 112150 soc.cpu.pcpi_div.dividend[6]
.sym 112153 soc.cpu.pcpi_div.divisor[6]
.sym 112154 $false
.sym 112155 $false
.sym 112156 $false
.sym 112157 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 112158 clk_16mhz$2$2
.sym 112159 soc.cpu.pcpi_div.start$2
.sym 112160 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[24]
.sym 112161 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[25]
.sym 112162 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[26]
.sym 112163 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[27]
.sym 112164 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[28]
.sym 112165 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[29]
.sym 112166 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[30]
.sym 112167 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[31]
.sym 112234 soc.cpu.pcpi_div.divisor[15]
.sym 112235 soc.cpu.pcpi_div.dividend[15]
.sym 112236 soc.cpu.pcpi_div.dividend[9]
.sym 112237 soc.cpu.pcpi_div.divisor[9]
.sym 112240 soc.cpu.pcpi_div.divisor[14]
.sym 112241 soc.cpu.pcpi_div.dividend[14]
.sym 112242 soc.cpu.pcpi_div.divisor[11]
.sym 112243 soc.cpu.pcpi_div.dividend[11]
.sym 112246 $abc$61060$new_n5266_
.sym 112247 $abc$61060$new_n5265_
.sym 112248 $abc$61060$new_n5262_
.sym 112249 $abc$61060$new_n5261_
.sym 112252 soc.cpu.pcpi_div.divisor[9]
.sym 112253 soc.cpu.pcpi_div.dividend[9]
.sym 112254 soc.cpu.pcpi_div.dividend[11]
.sym 112255 soc.cpu.pcpi_div.divisor[11]
.sym 112258 soc.cpu.pcpi_div.dividend[10]
.sym 112259 soc.cpu.pcpi_div.divisor[10]
.sym 112260 soc.cpu.pcpi_div.divisor[8]
.sym 112261 soc.cpu.pcpi_div.dividend[8]
.sym 112264 $false
.sym 112265 $abc$61060$new_n5239_
.sym 112266 soc.cpu.pcpi_div.divisor[2]
.sym 112267 soc.cpu.pcpi_div.dividend[2]
.sym 112270 $false
.sym 112271 $abc$61060$new_n5240_
.sym 112272 soc.cpu.pcpi_div.divisor[3]
.sym 112273 soc.cpu.pcpi_div.dividend[3]
.sym 112276 soc.cpu.pcpi_div.divisor[4]
.sym 112277 $false
.sym 112278 $false
.sym 112279 $false
.sym 112280 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 112281 clk_16mhz$2$2
.sym 112282 soc.cpu.pcpi_div.start$2
.sym 112283 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.sym 112284 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.sym 112285 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.sym 112286 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.sym 112287 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.sym 112288 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12087[18]_new_
.sym 112289 soc.cpu.pcpi_div.divisor[22]
.sym 112290 soc.cpu.pcpi_div.divisor[25]
.sym 112357 $abc$61060$new_n8235_
.sym 112358 $abc$61060$new_n8250_
.sym 112359 soc.cpu.pcpi_div.divisor[28]
.sym 112360 soc.cpu.pcpi_div.dividend[28]
.sym 112363 $false
.sym 112364 $false
.sym 112365 $false
.sym 112366 soc.cpu.pcpi_div.divisor[17]
.sym 112369 $false
.sym 112370 $abc$61060$new_n5244_
.sym 112371 $abc$61060$new_n5238_
.sym 112372 $abc$61060$new_n8158_
.sym 112375 soc.cpu.pcpi_div.divisor[5]
.sym 112376 $false
.sym 112377 $false
.sym 112378 $false
.sym 112381 soc.cpu.pcpi_div.divisor[22]
.sym 112382 $false
.sym 112383 $false
.sym 112384 $false
.sym 112387 soc.cpu.pcpi_div.divisor[20]
.sym 112388 $false
.sym 112389 $false
.sym 112390 $false
.sym 112393 soc.cpu.pcpi_div.divisor[16]
.sym 112394 $false
.sym 112395 $false
.sym 112396 $false
.sym 112399 soc.cpu.pcpi_div.divisor[17]
.sym 112400 $false
.sym 112401 $false
.sym 112402 $false
.sym 112403 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 112404 clk_16mhz$2$2
.sym 112405 soc.cpu.pcpi_div.start$2
.sym 112406 $abc$61060$auto$rtlil.cc:1847:ReduceAnd$7203_new_
.sym 112407 $abc$61060$new_n8252_
.sym 112408 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.sym 112409 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.sym 112410 $abc$61060$new_n5257_
.sym 112411 soc.cpu.pcpi_div.divisor[29]
.sym 112412 soc.cpu.pcpi_div.divisor[23]
.sym 112413 soc.cpu.pcpi_div.divisor[24]
.sym 112480 $false
.sym 112481 $false
.sym 112482 $false
.sym 112483 soc.cpu.pcpi_div.divisor[18]
.sym 112486 soc.cpu.pcpi_div.divisor[24]
.sym 112487 soc.cpu.pcpi_div.dividend[24]
.sym 112488 soc.cpu.pcpi_div.divisor[18]
.sym 112489 soc.cpu.pcpi_div.dividend[18]
.sym 112492 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12087[21]_new_
.sym 112493 $abc$61060$new_n5254_
.sym 112494 $abc$61060$new_n5250_
.sym 112495 $abc$61060$new_n8159_
.sym 112498 $false
.sym 112499 $abc$61060$new_n5251_
.sym 112500 soc.cpu.pcpi_div.divisor[17]
.sym 112501 soc.cpu.pcpi_div.dividend[17]
.sym 112504 soc.cpu.pcpi_div.divisor[20]
.sym 112505 soc.cpu.pcpi_div.dividend[20]
.sym 112506 soc.cpu.pcpi_div.divisor[19]
.sym 112507 soc.cpu.pcpi_div.dividend[19]
.sym 112510 soc.cpu.pcpi_div.divisor[19]
.sym 112511 $false
.sym 112512 $false
.sym 112513 $false
.sym 112516 soc.cpu.pcpi_div.divisor[18]
.sym 112517 $false
.sym 112518 $false
.sym 112519 $false
.sym 112526 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 112527 clk_16mhz$2$2
.sym 112528 soc.cpu.pcpi_div.start$2
.sym 112531 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[61]
.sym 112533 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[58]
.sym 112609 $false
.sym 112610 $false
.sym 112611 $false
.sym 112612 $false
.sym 112649 resetn$2
.sym 112650 clk_16mhz$2$2
.sym 112651 $false
.sym 112744 $false
.sym 112745 resetn$2
.sym 112746 soc.cpu.pcpi_div.start$2
.sym 112747 $abc$61060$new_n5219_
.sym 112762 soc.cpu.pcpi_div.start$2
.sym 112763 $false
.sym 112764 $false
.sym 112765 $false
.sym 112772 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724
.sym 112773 clk_16mhz$2$2
.sym 112774 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 113162 soc.simpleuart.recv_pattern[7]
.sym 113163 soc.simpleuart.recv_pattern[6]
.sym 113164 soc.simpleuart.recv_pattern[3]
.sym 113165 soc.simpleuart.recv_pattern[4]
.sym 113166 soc.simpleuart.recv_pattern[1]
.sym 113167 soc.simpleuart.recv_pattern[5]
.sym 113168 soc.simpleuart.recv_pattern[2]
.sym 113169 soc.simpleuart.recv_pattern[0]
.sym 113236 $false
.sym 113237 $false
.sym 113238 resetn$2
.sym 113239 $abc$61060$new_n5091_
.sym 113242 soc.simpleuart.recv_pattern[5]
.sym 113243 $false
.sym 113244 $false
.sym 113245 $false
.sym 113248 soc.simpleuart.recv_pattern[7]
.sym 113249 $false
.sym 113250 $false
.sym 113251 $false
.sym 113254 soc.simpleuart.recv_pattern[6]
.sym 113255 $false
.sym 113256 $false
.sym 113257 $false
.sym 113260 soc.simpleuart.recv_pattern[4]
.sym 113261 $false
.sym 113262 $false
.sym 113263 $false
.sym 113266 soc.simpleuart.recv_pattern[2]
.sym 113267 $false
.sym 113268 $false
.sym 113269 $false
.sym 113272 soc.simpleuart.recv_pattern[1]
.sym 113273 $false
.sym 113274 $false
.sym 113275 $false
.sym 113278 soc.simpleuart.recv_pattern[3]
.sym 113279 $false
.sym 113280 $false
.sym 113281 $false
.sym 113282 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036
.sym 113283 clk_16mhz$2$2
.sym 113284 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 113285 $abc$61060$auto$wreduce.cc:454:run$7016[1]
.sym 113286 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.sym 113288 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.sym 113289 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.sym 113290 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.sym 113291 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.sym 113359 $false
.sym 113360 $false
.sym 113361 soc.simpleuart.recv_buf_valid
.sym 113362 soc.simpleuart.recv_buf_data[4]
.sym 113365 $false
.sym 113366 $false
.sym 113367 $false
.sym 113368 soc.cpu.reg_op2[0]
.sym 113389 $false
.sym 113390 $false
.sym 113391 soc.simpleuart.recv_buf_valid
.sym 113392 soc.simpleuart.recv_buf_data[3]
.sym 113395 $false
.sym 113396 $false
.sym 113397 soc.simpleuart.recv_buf_valid
.sym 113398 soc.simpleuart.recv_buf_data[1]
.sym 113401 $false
.sym 113402 $false
.sym 113403 soc.simpleuart.recv_buf_valid
.sym 113404 soc.simpleuart.recv_buf_data[2]
.sym 113409 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[1]
.sym 113410 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[2]
.sym 113411 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[3]
.sym 113412 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[4]
.sym 113413 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[5]
.sym 113414 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[6]
.sym 113415 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[7]
.sym 113482 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113483 soc.cpu.instr_sub
.sym 113484 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[6]
.sym 113485 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[6]
.sym 113488 $false
.sym 113489 $false
.sym 113490 $false
.sym 113491 soc.cpu.reg_op2[8]
.sym 113494 $false
.sym 113495 $false
.sym 113496 $false
.sym 113497 soc.cpu.reg_op2[12]
.sym 113500 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113501 soc.cpu.instr_sub
.sym 113502 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[7]
.sym 113503 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[7]
.sym 113506 $false
.sym 113507 $false
.sym 113508 $false
.sym 113509 soc.cpu.reg_op2[10]
.sym 113512 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113513 soc.cpu.instr_sub
.sym 113514 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[5]
.sym 113515 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[5]
.sym 113518 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113519 soc.cpu.instr_sub
.sym 113520 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[4]
.sym 113521 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[4]
.sym 113524 $false
.sym 113525 $false
.sym 113526 $false
.sym 113527 soc.cpu.reg_op2[9]
.sym 113531 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[8]
.sym 113532 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[9]
.sym 113533 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[10]
.sym 113534 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[11]
.sym 113535 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[12]
.sym 113536 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[13]
.sym 113537 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[14]
.sym 113538 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[15]
.sym 113605 $false
.sym 113606 $false
.sym 113607 $false
.sym 113608 soc.cpu.reg_op2[23]
.sym 113611 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113612 soc.cpu.instr_sub
.sym 113613 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[18]
.sym 113614 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[18]
.sym 113617 $false
.sym 113618 $false
.sym 113619 $false
.sym 113620 soc.cpu.reg_op2[14]
.sym 113623 $abc$61060$new_n3999_
.sym 113624 $abc$61060$soc.simpleuart_reg_dat_do[3]_new_inv_
.sym 113625 soc.simpleuart.cfg_divider[3]
.sym 113626 $abc$61060$new_n4002_
.sym 113629 $abc$61060$new_n3999_
.sym 113630 $abc$61060$soc.simpleuart_reg_dat_do[1]_new_inv_
.sym 113631 soc.simpleuart.cfg_divider[1]
.sym 113632 $abc$61060$new_n4002_
.sym 113635 $false
.sym 113636 $false
.sym 113637 $false
.sym 113638 soc.cpu.reg_op2[11]
.sym 113641 $false
.sym 113642 $false
.sym 113643 $false
.sym 113644 soc.cpu.reg_op2[15]
.sym 113647 $false
.sym 113648 $false
.sym 113649 soc.simpleuart.recv_buf_valid
.sym 113650 soc.simpleuart.recv_buf_data[5]
.sym 113654 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[16]
.sym 113655 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[17]
.sym 113656 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[18]
.sym 113657 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[19]
.sym 113658 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[20]
.sym 113659 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[21]
.sym 113660 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[22]
.sym 113661 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[23]
.sym 113728 $abc$61060$new_n3999_
.sym 113729 $abc$61060$soc.simpleuart_reg_dat_do[2]_new_inv_
.sym 113730 soc.simpleuart.cfg_divider[2]
.sym 113731 $abc$61060$new_n4002_
.sym 113734 $false
.sym 113735 $false
.sym 113736 $false
.sym 113737 soc.cpu.reg_op2[18]
.sym 113740 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113741 soc.cpu.instr_sub
.sym 113742 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[16]
.sym 113743 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[16]
.sym 113746 $false
.sym 113747 $false
.sym 113748 $false
.sym 113749 soc.cpu.reg_op2[19]
.sym 113752 $abc$61060$new_n3999_
.sym 113753 $abc$61060$soc.simpleuart_reg_dat_do[5]_new_inv_
.sym 113754 soc.simpleuart.cfg_divider[5]
.sym 113755 $abc$61060$new_n4002_
.sym 113758 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113759 soc.cpu.instr_sub
.sym 113760 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[20]
.sym 113761 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[20]
.sym 113764 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113765 soc.cpu.instr_sub
.sym 113766 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[26]
.sym 113767 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[26]
.sym 113770 $abc$61060$new_n3999_
.sym 113771 $abc$61060$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 113772 soc.simpleuart.cfg_divider[4]
.sym 113773 $abc$61060$new_n4002_
.sym 113777 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[24]
.sym 113778 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[25]
.sym 113779 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[26]
.sym 113780 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[27]
.sym 113781 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[28]
.sym 113782 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[29]
.sym 113783 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[30]
.sym 113784 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[31]
.sym 113857 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 113858 soc.cpu.instr_sub
.sym 113859 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[0]
.sym 113860 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[0]
.sym 113863 $false
.sym 113864 soc.cpu.reg_op1[0]
.sym 113865 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 113866 $false
.sym 113869 $false
.sym 113870 soc.cpu.reg_op1[0]
.sym 113871 soc.cpu.reg_op2[0]
.sym 113872 $false
.sym 113875 $false
.sym 113876 $false
.sym 113877 $false
.sym 113878 soc.cpu.reg_op2[27]
.sym 113887 $false
.sym 113888 $false
.sym 113889 $false
.sym 113890 soc.cpu.reg_op2[26]
.sym 113893 $abc$61060$new_n5091_
.sym 113894 soc.simpleuart.recv_buf_valid
.sym 113895 $abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_
.sym 113896 $abc$61060$new_n3999_
.sym 113897 $true
.sym 113898 clk_16mhz$2$2
.sym 113899 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 113900 $abc$61060$auto$alumacc.cc:491:replace_alu$7297[31]
.sym 113902 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.sym 113905 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 113906 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.sym 113907 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.sym 113974 $false
.sym 113975 soc.cpu.reg_op2[1]
.sym 113976 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_
.sym 113977 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_
.sym 113980 $false
.sym 113981 soc.cpu.reg_op2[1]
.sym 113982 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_
.sym 113983 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_
.sym 113986 $false
.sym 113987 soc.cpu.reg_op2[0]
.sym 113988 soc.cpu.reg_op1[18]
.sym 113989 soc.cpu.reg_op1[19]
.sym 113992 $false
.sym 113993 soc.cpu.reg_op2[1]
.sym 113994 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_
.sym 113995 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_
.sym 113998 $false
.sym 113999 soc.cpu.reg_op2[0]
.sym 114000 soc.cpu.reg_op1[16]
.sym 114001 soc.cpu.reg_op1[17]
.sym 114004 $false
.sym 114005 soc.cpu.reg_op2[0]
.sym 114006 soc.cpu.reg_op1[14]
.sym 114007 soc.cpu.reg_op1[15]
.sym 114010 $false
.sym 114011 soc.cpu.reg_op2[0]
.sym 114012 soc.cpu.reg_op1[20]
.sym 114013 soc.cpu.reg_op1[21]
.sym 114016 $false
.sym 114017 soc.cpu.reg_op2[1]
.sym 114018 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_
.sym 114019 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_
.sym 114097 $false
.sym 114098 soc.cpu.reg_op2[1]
.sym 114099 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_
.sym 114100 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_
.sym 114103 $false
.sym 114104 soc.cpu.reg_op2[2]
.sym 114105 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_
.sym 114106 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_
.sym 114109 $false
.sym 114110 soc.cpu.reg_op2[1]
.sym 114111 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_
.sym 114112 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_
.sym 114115 $false
.sym 114116 soc.cpu.reg_op2[0]
.sym 114117 soc.cpu.reg_op1[24]
.sym 114118 soc.cpu.reg_op1[25]
.sym 114121 $false
.sym 114122 soc.cpu.reg_op2[0]
.sym 114123 soc.cpu.reg_op1[26]
.sym 114124 soc.cpu.reg_op1[27]
.sym 114127 $false
.sym 114128 soc.cpu.reg_op2[0]
.sym 114129 soc.cpu.reg_op1[22]
.sym 114130 soc.cpu.reg_op1[23]
.sym 114133 $false
.sym 114134 soc.cpu.reg_op2[2]
.sym 114135 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_
.sym 114136 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_
.sym 114139 $false
.sym 114140 soc.cpu.reg_op2[1]
.sym 114141 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_
.sym 114142 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_
.sym 114147 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[41]_new_inv_
.sym 114150 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[61]_new_inv_
.sym 114151 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[42]_new_inv_
.sym 114220 soc.simpleuart.recv_buf_data[7]
.sym 114221 $abc$61060$new_n3999_
.sym 114222 soc.simpleuart.cfg_divider[7]
.sym 114223 $abc$61060$new_n4002_
.sym 114226 $abc$61060$new_n6988_
.sym 114227 $abc$61060$new_n6989_
.sym 114228 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_
.sym 114229 soc.cpu.reg_op2[2]
.sym 114232 $false
.sym 114233 soc.cpu.reg_op2[2]
.sym 114234 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_
.sym 114235 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_
.sym 114238 $abc$61060$new_n6551_
.sym 114239 soc.cpu.reg_op2[0]
.sym 114240 soc.cpu.reg_op1[28]
.sym 114241 soc.cpu.reg_op1[29]
.sym 114250 $abc$61060$new_n6588_
.sym 114251 soc.cpu.reg_op2[3]
.sym 114252 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_
.sym 114253 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][27]_new_inv_
.sym 114256 $abc$61060$new_n6588_
.sym 114257 soc.cpu.reg_op2[3]
.sym 114258 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_
.sym 114259 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][31]_new_inv_
.sym 114262 $abc$61060$new_n5410_
.sym 114263 soc.cpu.reg_op2[0]
.sym 114264 soc.cpu.reg_op1[30]
.sym 114265 soc.cpu.reg_op1[31]
.sym 114269 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[60]_new_inv_
.sym 114275 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[44]_new_inv_
.sym 114343 $false
.sym 114344 soc.cpu.reg_op2[2]
.sym 114345 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_
.sym 114346 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_
.sym 114349 $false
.sym 114350 soc.cpu.reg_op2[1]
.sym 114351 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_
.sym 114352 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_
.sym 114355 soc.cpu.reg_op2[2]
.sym 114356 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_
.sym 114357 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 114358 $abc$61060$new_n6669_
.sym 114361 $false
.sym 114362 $false
.sym 114363 $abc$61060$new_n6604_
.sym 114364 soc.cpu.reg_op2[1]
.sym 114367 soc.cpu.reg_op2[1]
.sym 114368 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_
.sym 114369 $abc$61060$new_n6604_
.sym 114370 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 114373 $false
.sym 114374 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 114375 $abc$61060$new_n6669_
.sym 114376 soc.cpu.reg_op2[2]
.sym 114379 $false
.sym 114380 soc.cpu.reg_op2[0]
.sym 114381 soc.cpu.reg_op1[30]
.sym 114382 soc.cpu.reg_op1[29]
.sym 114385 $false
.sym 114386 $false
.sym 114387 soc.cpu.reg_op1[31]
.sym 114388 soc.cpu.reg_op2[0]
.sym 114392 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[57]_new_inv_
.sym 114394 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[58]_new_inv_
.sym 114396 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[47]_new_inv_
.sym 114397 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[48]_new_inv_
.sym 114398 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[40]_new_inv_
.sym 114466 $false
.sym 114467 soc.cpu.reg_op2[0]
.sym 114468 soc.cpu.reg_op1[26]
.sym 114469 soc.cpu.reg_op1[25]
.sym 114472 $false
.sym 114473 soc.cpu.reg_op2[1]
.sym 114474 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_
.sym 114475 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_
.sym 114478 $false
.sym 114479 soc.cpu.reg_op2[0]
.sym 114480 soc.cpu.reg_op1[22]
.sym 114481 soc.cpu.reg_op1[21]
.sym 114484 $false
.sym 114485 soc.cpu.reg_op2[1]
.sym 114486 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_
.sym 114487 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_
.sym 114490 $false
.sym 114491 soc.cpu.reg_op2[1]
.sym 114492 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_
.sym 114493 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_
.sym 114496 soc.simpleuart.recv_buf_data[6]
.sym 114497 $abc$61060$new_n3999_
.sym 114498 soc.simpleuart.cfg_divider[6]
.sym 114499 $abc$61060$new_n4002_
.sym 114502 $false
.sym 114503 soc.cpu.reg_op2[0]
.sym 114504 soc.cpu.reg_op1[24]
.sym 114505 soc.cpu.reg_op1[23]
.sym 114508 $false
.sym 114509 soc.cpu.reg_op2[0]
.sym 114510 soc.cpu.reg_op1[28]
.sym 114511 soc.cpu.reg_op1[27]
.sym 114515 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[39]_new_inv_
.sym 114517 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[43]_new_inv_
.sym 114520 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[45]_new_inv_
.sym 114601 $false
.sym 114602 soc.cpu.reg_op2[0]
.sym 114603 soc.cpu.reg_op1[12]
.sym 114604 soc.cpu.reg_op1[11]
.sym 114613 soc.cpu.reg_op2[1]
.sym 114614 $false
.sym 114615 $false
.sym 114616 $false
.sym 114635 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 114636 clk_16mhz$2$2
.sym 114637 $false
.sym 114639 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[49]_new_inv_
.sym 114640 soc.cpu.pcpi_div.divisor[48]
.sym 114643 soc.cpu.pcpi_div.divisor[44]
.sym 114644 soc.cpu.pcpi_div.divisor[43]
.sym 114645 soc.cpu.pcpi_div.divisor[45]
.sym 114712 soc.cpu.reg_op2[2]
.sym 114713 $false
.sym 114714 $false
.sym 114715 $false
.sym 114758 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 114759 clk_16mhz$2$2
.sym 114760 $false
.sym 114761 soc.simpleuart.send_pattern[4]
.sym 114762 soc.simpleuart.send_pattern[8]
.sym 114763 soc.simpleuart.send_pattern[3]
.sym 114764 soc.simpleuart.send_pattern[7]
.sym 114765 soc.simpleuart.send_pattern[6]
.sym 114767 soc.simpleuart.send_pattern[5]
.sym 114835 soc.cpu.mem_wdata[5]
.sym 114836 $false
.sym 114837 $false
.sym 114838 $false
.sym 114841 soc.cpu.mem_wdata[1]
.sym 114842 $false
.sym 114843 $false
.sym 114844 $false
.sym 114847 soc.cpu.mem_wdata[2]
.sym 114848 $false
.sym 114849 $false
.sym 114850 $false
.sym 114871 soc.cpu.mem_wdata[3]
.sym 114872 $false
.sym 114873 $false
.sym 114874 $false
.sym 114877 soc.cpu.mem_wdata[4]
.sym 114878 $false
.sym 114879 $false
.sym 114880 $false
.sym 114881 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 114882 clk_16mhz$2$2
.sym 114883 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 114884 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[32]_new_inv_
.sym 114887 soc.cpu.pcpi_div.divisor[57]
.sym 114889 soc.cpu.pcpi_div.divisor[40]
.sym 114890 soc.cpu.pcpi_div.divisor[41]
.sym 114891 soc.cpu.pcpi_div.divisor[42]
.sym 114958 $false
.sym 114959 resetn$2
.sym 114960 soc.cpu.mem_wstrb[0]
.sym 114961 $abc$61060$new_n4002_
.sym 114964 soc.cpu.mem_wdata[7]
.sym 114965 $false
.sym 114966 $false
.sym 114967 $false
.sym 114970 soc.cpu.mem_wdata[0]
.sym 114971 $false
.sym 114972 $false
.sym 114973 $false
.sym 114982 soc.cpu.mem_wdata[6]
.sym 114983 $false
.sym 114984 $false
.sym 114985 $false
.sym 115004 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 115005 clk_16mhz$2$2
.sym 115006 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 115009 $auto$alumacc.cc:474:replace_alu$7344.C[2]
.sym 115010 soc.simpleuart.send_bitcnt[3]
.sym 115011 soc.simpleuart.send_pattern[2]
.sym 115012 soc.simpleuart.send_pattern[1]
.sym 115013 soc.simpleuart.send_bitcnt[0]
.sym 115014 soc.simpleuart.send_bitcnt[1]
.sym 115081 $false
.sym 115082 $abc$61060$new_n3999_
.sym 115083 soc.cpu.mem_wstrb[0]
.sym 115084 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 115087 $false
.sym 115088 $false
.sym 115089 $false
.sym 115090 $false
.sym 115093 $abc$61060$new_n3999_
.sym 115094 soc.cpu.mem_wstrb[0]
.sym 115095 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 115096 soc.simpleuart.send_dummy
.sym 115105 $false
.sym 115106 $false
.sym 115107 soc.simpleuart.send_dummy
.sym 115108 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 115111 $false
.sym 115112 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 115113 $abc$61060$new_n5129_
.sym 115114 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 115117 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 115118 $false
.sym 115119 $false
.sym 115120 $false
.sym 115127 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45463
.sym 115128 clk_16mhz$2$2
.sym 115129 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 115131 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[46]_new_inv_
.sym 115134 soc.cpu.pcpi_div.divisor[46]
.sym 115135 soc.cpu.pcpi_div.divisor[47]
.sym 115240 soc.cpu.reg_op2[0]
.sym 115241 $false
.sym 115242 $false
.sym 115243 $false
.sym 115246 soc.cpu.reg_op2[6]
.sym 115247 $false
.sym 115248 $false
.sym 115249 $false
.sym 115250 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 115251 clk_16mhz$2$2
.sym 115252 $false
.sym 115253 soc.cpu.pcpi_div.divisor[60]
.sym 115255 soc.cpu.pcpi_div.divisor[58]
.sym 115256 soc.cpu.pcpi_div.divisor[61]
.sym 115257 soc.cpu.pcpi_div.divisor[59]
.sym 115258 soc.cpu.pcpi_div.divisor[39]
.sym 115260 soc.cpu.pcpi_div.divisor[49]
.sym 115363 soc.cpu.mem_wdata[12]
.sym 115364 $false
.sym 115365 $false
.sym 115366 $false
.sym 115369 soc.cpu.mem_wdata[13]
.sym 115370 $false
.sym 115371 $false
.sym 115372 $false
.sym 115373 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 115374 clk_16mhz$2$2
.sym 115375 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 115377 $abc$61060$auto$rtlil.cc:1981:NotGate$60872
.sym 115381 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 115382 soc.cpu.pcpi_div.divisor[62]
.sym 115468 $false
.sym 115469 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 115470 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[1]
.sym 115471 soc.cpu.reg_op1[1]
.sym 115480 $false
.sym 115481 $false
.sym 115482 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1]
.sym 115483 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]
.sym 115486 $false
.sym 115487 $false
.sym 115488 $false
.sym 115489 soc.cpu.reg_op1[1]
.sym 115492 soc.cpu.reg_op2[7]
.sym 115493 $false
.sym 115494 $false
.sym 115495 $false
.sym 115496 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 115497 clk_16mhz$2$2
.sym 115498 $false
.sym 115499 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[44]
.sym 115500 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[46]
.sym 115501 $abc$61060$new_n5253_
.sym 115502 $abc$61060$new_n5251_
.sym 115503 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[57]
.sym 115505 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[60]
.sym 115506 $abc$61060$new_n5252_
.sym 115573 $false
.sym 115574 $false
.sym 115575 $false
.sym 115576 soc.cpu.reg_op1[11]
.sym 115609 $false
.sym 115610 $false
.sym 115611 $false
.sym 115612 soc.cpu.reg_op1[8]
.sym 115622 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[56]
.sym 115623 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[45]
.sym 115624 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[48]
.sym 115625 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[49]
.sym 115626 $abc$61060$new_n5246_
.sym 115627 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[59]
.sym 115628 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[37]
.sym 115629 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[62]
.sym 115696 $false
.sym 115697 $false
.sym 115698 $false
.sym 115699 soc.cpu.reg_op1[21]
.sym 115702 $false
.sym 115703 soc.cpu.reg_op1[31]
.sym 115704 soc.cpu.pcpi_div.instr_div
.sym 115705 soc.cpu.pcpi_div.instr_rem
.sym 115726 $false
.sym 115727 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 115728 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[6]
.sym 115729 soc.cpu.reg_op1[6]
.sym 115732 $false
.sym 115733 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 115734 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[23]
.sym 115735 soc.cpu.reg_op1[23]
.sym 115738 $false
.sym 115739 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 115740 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[21]
.sym 115741 soc.cpu.reg_op1[21]
.sym 115745 $abc$61060$new_n5245_
.sym 115746 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[42]
.sym 115747 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[39]
.sym 115748 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[32]
.sym 115749 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[40]
.sym 115750 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[47]
.sym 115751 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[41]
.sym 115752 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[50]
.sym 115819 $false
.sym 115820 soc.cpu.pcpi_div.dividend[0]
.sym 115821 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.sym 115822 $false
.sym 115825 $false
.sym 115826 soc.cpu.pcpi_div.start$2
.sym 115827 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[21]_new_inv_
.sym 115828 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[21]
.sym 115831 $false
.sym 115832 soc.cpu.pcpi_div.start$2
.sym 115833 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[6]_new_inv_
.sym 115834 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[6]
.sym 115837 $false
.sym 115838 soc.cpu.pcpi_div.start$2
.sym 115839 soc.cpu.reg_op1[0]
.sym 115840 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[0]
.sym 115855 $false
.sym 115856 soc.cpu.pcpi_div.start$2
.sym 115857 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[23]_new_inv_
.sym 115858 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[23]
.sym 115861 $false
.sym 115862 soc.cpu.pcpi_div.start$2
.sym 115863 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[1]_new_inv_
.sym 115864 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[1]
.sym 115865 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 115866 clk_16mhz$2$2
.sym 115867 $false
.sym 115904 $true
.sym 115941 $auto$alumacc.cc:474:replace_alu$7326.C[1]
.sym 115943 soc.cpu.pcpi_div.dividend[0]
.sym 115944 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.sym 115947 $auto$alumacc.cc:474:replace_alu$7326.C[2]
.sym 115948 $false
.sym 115949 soc.cpu.pcpi_div.dividend[1]
.sym 115950 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.sym 115951 $auto$alumacc.cc:474:replace_alu$7326.C[1]
.sym 115953 $auto$alumacc.cc:474:replace_alu$7326.C[3]
.sym 115954 $false
.sym 115955 soc.cpu.pcpi_div.dividend[2]
.sym 115956 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.sym 115957 $auto$alumacc.cc:474:replace_alu$7326.C[2]
.sym 115959 $auto$alumacc.cc:474:replace_alu$7326.C[4]
.sym 115960 $false
.sym 115961 soc.cpu.pcpi_div.dividend[3]
.sym 115962 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.sym 115963 $auto$alumacc.cc:474:replace_alu$7326.C[3]
.sym 115965 $auto$alumacc.cc:474:replace_alu$7326.C[5]
.sym 115966 $false
.sym 115967 soc.cpu.pcpi_div.dividend[4]
.sym 115968 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.sym 115969 $auto$alumacc.cc:474:replace_alu$7326.C[4]
.sym 115971 $auto$alumacc.cc:474:replace_alu$7326.C[6]
.sym 115972 $false
.sym 115973 soc.cpu.pcpi_div.dividend[5]
.sym 115974 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.sym 115975 $auto$alumacc.cc:474:replace_alu$7326.C[5]
.sym 115977 $auto$alumacc.cc:474:replace_alu$7326.C[7]
.sym 115978 $false
.sym 115979 soc.cpu.pcpi_div.dividend[6]
.sym 115980 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.sym 115981 $auto$alumacc.cc:474:replace_alu$7326.C[6]
.sym 115983 $auto$alumacc.cc:474:replace_alu$7326.C[8]
.sym 115984 $false
.sym 115985 soc.cpu.pcpi_div.dividend[7]
.sym 115986 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.sym 115987 $auto$alumacc.cc:474:replace_alu$7326.C[7]
.sym 116027 $auto$alumacc.cc:474:replace_alu$7326.C[8]
.sym 116064 $auto$alumacc.cc:474:replace_alu$7326.C[9]
.sym 116065 $false
.sym 116066 soc.cpu.pcpi_div.dividend[8]
.sym 116067 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.sym 116068 $auto$alumacc.cc:474:replace_alu$7326.C[8]
.sym 116070 $auto$alumacc.cc:474:replace_alu$7326.C[10]
.sym 116071 $false
.sym 116072 soc.cpu.pcpi_div.dividend[9]
.sym 116073 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.sym 116074 $auto$alumacc.cc:474:replace_alu$7326.C[9]
.sym 116076 $auto$alumacc.cc:474:replace_alu$7326.C[11]
.sym 116077 $false
.sym 116078 soc.cpu.pcpi_div.dividend[10]
.sym 116079 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.sym 116080 $auto$alumacc.cc:474:replace_alu$7326.C[10]
.sym 116082 $auto$alumacc.cc:474:replace_alu$7326.C[12]
.sym 116083 $false
.sym 116084 soc.cpu.pcpi_div.dividend[11]
.sym 116085 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.sym 116086 $auto$alumacc.cc:474:replace_alu$7326.C[11]
.sym 116088 $auto$alumacc.cc:474:replace_alu$7326.C[13]
.sym 116089 $false
.sym 116090 soc.cpu.pcpi_div.dividend[12]
.sym 116091 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.sym 116092 $auto$alumacc.cc:474:replace_alu$7326.C[12]
.sym 116094 $auto$alumacc.cc:474:replace_alu$7326.C[14]
.sym 116095 $false
.sym 116096 soc.cpu.pcpi_div.dividend[13]
.sym 116097 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.sym 116098 $auto$alumacc.cc:474:replace_alu$7326.C[13]
.sym 116100 $auto$alumacc.cc:474:replace_alu$7326.C[15]
.sym 116101 $false
.sym 116102 soc.cpu.pcpi_div.dividend[14]
.sym 116103 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.sym 116104 $auto$alumacc.cc:474:replace_alu$7326.C[14]
.sym 116106 $auto$alumacc.cc:474:replace_alu$7326.C[16]
.sym 116107 $false
.sym 116108 soc.cpu.pcpi_div.dividend[15]
.sym 116109 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.sym 116110 $auto$alumacc.cc:474:replace_alu$7326.C[15]
.sym 116150 $auto$alumacc.cc:474:replace_alu$7326.C[16]
.sym 116187 $auto$alumacc.cc:474:replace_alu$7326.C[17]
.sym 116188 $false
.sym 116189 soc.cpu.pcpi_div.dividend[16]
.sym 116190 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.sym 116191 $auto$alumacc.cc:474:replace_alu$7326.C[16]
.sym 116193 $auto$alumacc.cc:474:replace_alu$7326.C[18]
.sym 116194 $false
.sym 116195 soc.cpu.pcpi_div.dividend[17]
.sym 116196 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.sym 116197 $auto$alumacc.cc:474:replace_alu$7326.C[17]
.sym 116199 $auto$alumacc.cc:474:replace_alu$7326.C[19]
.sym 116200 $false
.sym 116201 soc.cpu.pcpi_div.dividend[18]
.sym 116202 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.sym 116203 $auto$alumacc.cc:474:replace_alu$7326.C[18]
.sym 116205 $auto$alumacc.cc:474:replace_alu$7326.C[20]
.sym 116206 $false
.sym 116207 soc.cpu.pcpi_div.dividend[19]
.sym 116208 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.sym 116209 $auto$alumacc.cc:474:replace_alu$7326.C[19]
.sym 116211 $auto$alumacc.cc:474:replace_alu$7326.C[21]
.sym 116212 $false
.sym 116213 soc.cpu.pcpi_div.dividend[20]
.sym 116214 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.sym 116215 $auto$alumacc.cc:474:replace_alu$7326.C[20]
.sym 116217 $auto$alumacc.cc:474:replace_alu$7326.C[22]
.sym 116218 $false
.sym 116219 soc.cpu.pcpi_div.dividend[21]
.sym 116220 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.sym 116221 $auto$alumacc.cc:474:replace_alu$7326.C[21]
.sym 116223 $auto$alumacc.cc:474:replace_alu$7326.C[23]
.sym 116224 $false
.sym 116225 soc.cpu.pcpi_div.dividend[22]
.sym 116226 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.sym 116227 $auto$alumacc.cc:474:replace_alu$7326.C[22]
.sym 116229 $auto$alumacc.cc:474:replace_alu$7326.C[24]
.sym 116230 $false
.sym 116231 soc.cpu.pcpi_div.dividend[23]
.sym 116232 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.sym 116233 $auto$alumacc.cc:474:replace_alu$7326.C[23]
.sym 116273 $auto$alumacc.cc:474:replace_alu$7326.C[24]
.sym 116310 $auto$alumacc.cc:474:replace_alu$7326.C[25]
.sym 116311 $false
.sym 116312 soc.cpu.pcpi_div.dividend[24]
.sym 116313 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.sym 116314 $auto$alumacc.cc:474:replace_alu$7326.C[24]
.sym 116316 $auto$alumacc.cc:474:replace_alu$7326.C[26]
.sym 116317 $false
.sym 116318 soc.cpu.pcpi_div.dividend[25]
.sym 116319 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.sym 116320 $auto$alumacc.cc:474:replace_alu$7326.C[25]
.sym 116322 $auto$alumacc.cc:474:replace_alu$7326.C[27]
.sym 116323 $false
.sym 116324 soc.cpu.pcpi_div.dividend[26]
.sym 116325 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.sym 116326 $auto$alumacc.cc:474:replace_alu$7326.C[26]
.sym 116328 $auto$alumacc.cc:474:replace_alu$7326.C[28]
.sym 116329 $false
.sym 116330 soc.cpu.pcpi_div.dividend[27]
.sym 116331 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.sym 116332 $auto$alumacc.cc:474:replace_alu$7326.C[27]
.sym 116334 $auto$alumacc.cc:474:replace_alu$7326.C[29]
.sym 116335 $false
.sym 116336 soc.cpu.pcpi_div.dividend[28]
.sym 116337 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.sym 116338 $auto$alumacc.cc:474:replace_alu$7326.C[28]
.sym 116340 $auto$alumacc.cc:474:replace_alu$7326.C[30]
.sym 116341 $false
.sym 116342 soc.cpu.pcpi_div.dividend[29]
.sym 116343 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.sym 116344 $auto$alumacc.cc:474:replace_alu$7326.C[29]
.sym 116346 $auto$alumacc.cc:474:replace_alu$7326.C[31]
.sym 116347 $false
.sym 116348 soc.cpu.pcpi_div.dividend[30]
.sym 116349 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.sym 116350 $auto$alumacc.cc:474:replace_alu$7326.C[30]
.sym 116353 $false
.sym 116354 soc.cpu.pcpi_div.dividend[31]
.sym 116355 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31]
.sym 116356 $auto$alumacc.cc:474:replace_alu$7326.C[31]
.sym 116434 $false
.sym 116435 $false
.sym 116436 $false
.sym 116437 soc.cpu.pcpi_div.divisor[25]
.sym 116440 $false
.sym 116441 $false
.sym 116442 $false
.sym 116443 soc.cpu.pcpi_div.divisor[28]
.sym 116446 $false
.sym 116447 $false
.sym 116448 $false
.sym 116449 soc.cpu.pcpi_div.divisor[27]
.sym 116452 $false
.sym 116453 $false
.sym 116454 $false
.sym 116455 soc.cpu.pcpi_div.divisor[23]
.sym 116458 $false
.sym 116459 $false
.sym 116460 $false
.sym 116461 soc.cpu.pcpi_div.divisor[22]
.sym 116464 soc.cpu.pcpi_div.divisor[26]
.sym 116465 soc.cpu.pcpi_div.dividend[26]
.sym 116466 soc.cpu.pcpi_div.divisor[25]
.sym 116467 soc.cpu.pcpi_div.dividend[25]
.sym 116470 soc.cpu.pcpi_div.divisor[23]
.sym 116471 $false
.sym 116472 $false
.sym 116473 $false
.sym 116476 soc.cpu.pcpi_div.divisor[26]
.sym 116477 $false
.sym 116478 $false
.sym 116479 $false
.sym 116480 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 116481 clk_16mhz$2$2
.sym 116482 soc.cpu.pcpi_div.start$2
.sym 116557 $abc$61060$new_n5257_
.sym 116558 $abc$61060$new_n5235_
.sym 116559 $abc$61060$new_n8252_
.sym 116560 $abc$61060$new_n8251_
.sym 116563 soc.cpu.pcpi_div.divisor[31]
.sym 116564 soc.cpu.pcpi_div.dividend[31]
.sym 116565 soc.cpu.pcpi_div.divisor[30]
.sym 116566 soc.cpu.pcpi_div.dividend[30]
.sym 116569 $false
.sym 116570 $false
.sym 116571 $false
.sym 116572 soc.cpu.pcpi_div.divisor[24]
.sym 116575 $false
.sym 116576 $false
.sym 116577 $false
.sym 116578 soc.cpu.pcpi_div.divisor[30]
.sym 116581 $false
.sym 116582 $abc$61060$new_n5258_
.sym 116583 soc.cpu.pcpi_div.divisor[23]
.sym 116584 soc.cpu.pcpi_div.dividend[23]
.sym 116587 soc.cpu.pcpi_div.divisor[30]
.sym 116588 $false
.sym 116589 $false
.sym 116590 $false
.sym 116593 soc.cpu.pcpi_div.divisor[24]
.sym 116594 $false
.sym 116595 $false
.sym 116596 $false
.sym 116599 soc.cpu.pcpi_div.divisor[25]
.sym 116600 $false
.sym 116601 $false
.sym 116602 $false
.sym 116603 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 116604 clk_16mhz$2$2
.sym 116605 soc.cpu.pcpi_div.start$2
.sym 116692 $false
.sym 116693 $false
.sym 116694 $false
.sym 116695 soc.cpu.pcpi_div.divisor[61]
.sym 116704 $false
.sym 116705 $false
.sym 116706 $false
.sym 116707 soc.cpu.pcpi_div.divisor[58]
.sym 116736 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 117076 flash_io0_di
.sym 117078 flash_io1_di
.sym 117081 $abc$61060$auto$wreduce.cc:454:run$7043[1]
.sym 117085 soc.simpleuart.recv_state[1]
.sym 117241 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_
.sym 117242 $abc$61060$new_n5124_
.sym 117243 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215
.sym 117244 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236
.sym 117246 $abc$61060$new_n5091_
.sym 117313 uart_in$2
.sym 117314 $false
.sym 117315 $false
.sym 117316 $false
.sym 117319 soc.simpleuart.recv_pattern[7]
.sym 117320 $false
.sym 117321 $false
.sym 117322 $false
.sym 117325 soc.simpleuart.recv_pattern[4]
.sym 117326 $false
.sym 117327 $false
.sym 117328 $false
.sym 117331 soc.simpleuart.recv_pattern[5]
.sym 117332 $false
.sym 117333 $false
.sym 117334 $false
.sym 117337 soc.simpleuart.recv_pattern[2]
.sym 117338 $false
.sym 117339 $false
.sym 117340 $false
.sym 117343 soc.simpleuart.recv_pattern[6]
.sym 117344 $false
.sym 117345 $false
.sym 117346 $false
.sym 117349 soc.simpleuart.recv_pattern[3]
.sym 117350 $false
.sym 117351 $false
.sym 117352 $false
.sym 117355 soc.simpleuart.recv_pattern[1]
.sym 117356 $false
.sym 117357 $false
.sym 117358 $false
.sym 117359 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236
.sym 117360 clk_16mhz$2$2
.sym 117361 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 117436 $false
.sym 117437 $false
.sym 117438 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 117439 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 117442 $false
.sym 117443 $false
.sym 117444 $false
.sym 117445 soc.cpu.reg_op2[7]
.sym 117454 $false
.sym 117455 $false
.sym 117456 $false
.sym 117457 soc.cpu.reg_op2[3]
.sym 117460 $false
.sym 117461 $false
.sym 117462 $false
.sym 117463 soc.cpu.reg_op2[2]
.sym 117466 $false
.sym 117467 $false
.sym 117468 $false
.sym 117469 soc.cpu.reg_op2[5]
.sym 117472 $false
.sym 117473 $false
.sym 117474 $false
.sym 117475 soc.cpu.reg_op2[6]
.sym 117521 $true
.sym 117558 $auto$alumacc.cc:474:replace_alu$7295.C[1]
.sym 117560 soc.cpu.reg_op1[0]
.sym 117561 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 117564 $auto$alumacc.cc:474:replace_alu$7295.C[2]
.sym 117565 $false
.sym 117566 soc.cpu.reg_op1[1]
.sym 117567 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 117568 $auto$alumacc.cc:474:replace_alu$7295.C[1]
.sym 117570 $auto$alumacc.cc:474:replace_alu$7295.C[3]
.sym 117571 $false
.sym 117572 soc.cpu.reg_op1[2]
.sym 117573 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.sym 117574 $auto$alumacc.cc:474:replace_alu$7295.C[2]
.sym 117576 $auto$alumacc.cc:474:replace_alu$7295.C[4]
.sym 117577 $false
.sym 117578 soc.cpu.reg_op1[3]
.sym 117579 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.sym 117580 $auto$alumacc.cc:474:replace_alu$7295.C[3]
.sym 117582 $auto$alumacc.cc:474:replace_alu$7295.C[5]
.sym 117583 $false
.sym 117584 soc.cpu.reg_op1[4]
.sym 117585 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.sym 117586 $auto$alumacc.cc:474:replace_alu$7295.C[4]
.sym 117588 $auto$alumacc.cc:474:replace_alu$7295.C[6]
.sym 117589 $false
.sym 117590 soc.cpu.reg_op1[5]
.sym 117591 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.sym 117592 $auto$alumacc.cc:474:replace_alu$7295.C[5]
.sym 117594 $auto$alumacc.cc:474:replace_alu$7295.C[7]
.sym 117595 $false
.sym 117596 soc.cpu.reg_op1[6]
.sym 117597 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.sym 117598 $auto$alumacc.cc:474:replace_alu$7295.C[6]
.sym 117600 $auto$alumacc.cc:474:replace_alu$7295.C[8]
.sym 117601 $false
.sym 117602 soc.cpu.reg_op1[7]
.sym 117603 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.sym 117604 $auto$alumacc.cc:474:replace_alu$7295.C[7]
.sym 117644 $auto$alumacc.cc:474:replace_alu$7295.C[8]
.sym 117681 $auto$alumacc.cc:474:replace_alu$7295.C[9]
.sym 117682 $false
.sym 117683 soc.cpu.reg_op1[8]
.sym 117684 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.sym 117685 $auto$alumacc.cc:474:replace_alu$7295.C[8]
.sym 117687 $auto$alumacc.cc:474:replace_alu$7295.C[10]
.sym 117688 $false
.sym 117689 soc.cpu.reg_op1[9]
.sym 117690 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.sym 117691 $auto$alumacc.cc:474:replace_alu$7295.C[9]
.sym 117693 $auto$alumacc.cc:474:replace_alu$7295.C[11]
.sym 117694 $false
.sym 117695 soc.cpu.reg_op1[10]
.sym 117696 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.sym 117697 $auto$alumacc.cc:474:replace_alu$7295.C[10]
.sym 117699 $auto$alumacc.cc:474:replace_alu$7295.C[12]
.sym 117700 $false
.sym 117701 soc.cpu.reg_op1[11]
.sym 117702 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.sym 117703 $auto$alumacc.cc:474:replace_alu$7295.C[11]
.sym 117705 $auto$alumacc.cc:474:replace_alu$7295.C[13]
.sym 117706 $false
.sym 117707 soc.cpu.reg_op1[12]
.sym 117708 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.sym 117709 $auto$alumacc.cc:474:replace_alu$7295.C[12]
.sym 117711 $auto$alumacc.cc:474:replace_alu$7295.C[14]
.sym 117712 $false
.sym 117713 soc.cpu.reg_op1[13]
.sym 117714 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.sym 117715 $auto$alumacc.cc:474:replace_alu$7295.C[13]
.sym 117717 $auto$alumacc.cc:474:replace_alu$7295.C[15]
.sym 117718 $false
.sym 117719 soc.cpu.reg_op1[14]
.sym 117720 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.sym 117721 $auto$alumacc.cc:474:replace_alu$7295.C[14]
.sym 117723 $auto$alumacc.cc:474:replace_alu$7295.C[16]
.sym 117724 $false
.sym 117725 soc.cpu.reg_op1[15]
.sym 117726 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.sym 117727 $auto$alumacc.cc:474:replace_alu$7295.C[15]
.sym 117738 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1236$2385_Y_new_inv_
.sym 117767 $auto$alumacc.cc:474:replace_alu$7295.C[16]
.sym 117804 $auto$alumacc.cc:474:replace_alu$7295.C[17]
.sym 117805 $false
.sym 117806 soc.cpu.reg_op1[16]
.sym 117807 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.sym 117808 $auto$alumacc.cc:474:replace_alu$7295.C[16]
.sym 117810 $auto$alumacc.cc:474:replace_alu$7295.C[18]
.sym 117811 $false
.sym 117812 soc.cpu.reg_op1[17]
.sym 117813 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.sym 117814 $auto$alumacc.cc:474:replace_alu$7295.C[17]
.sym 117816 $auto$alumacc.cc:474:replace_alu$7295.C[19]
.sym 117817 $false
.sym 117818 soc.cpu.reg_op1[18]
.sym 117819 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.sym 117820 $auto$alumacc.cc:474:replace_alu$7295.C[18]
.sym 117822 $auto$alumacc.cc:474:replace_alu$7295.C[20]
.sym 117823 $false
.sym 117824 soc.cpu.reg_op1[19]
.sym 117825 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.sym 117826 $auto$alumacc.cc:474:replace_alu$7295.C[19]
.sym 117828 $auto$alumacc.cc:474:replace_alu$7295.C[21]
.sym 117829 $false
.sym 117830 soc.cpu.reg_op1[20]
.sym 117831 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.sym 117832 $auto$alumacc.cc:474:replace_alu$7295.C[20]
.sym 117834 $auto$alumacc.cc:474:replace_alu$7295.C[22]
.sym 117835 $false
.sym 117836 soc.cpu.reg_op1[21]
.sym 117837 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.sym 117838 $auto$alumacc.cc:474:replace_alu$7295.C[21]
.sym 117840 $auto$alumacc.cc:474:replace_alu$7295.C[23]
.sym 117841 $false
.sym 117842 soc.cpu.reg_op1[22]
.sym 117843 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.sym 117844 $auto$alumacc.cc:474:replace_alu$7295.C[22]
.sym 117846 $auto$alumacc.cc:474:replace_alu$7295.C[24]
.sym 117847 $false
.sym 117848 soc.cpu.reg_op1[23]
.sym 117849 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.sym 117850 $auto$alumacc.cc:474:replace_alu$7295.C[23]
.sym 117854 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]
.sym 117855 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.sym 117856 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.sym 117857 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.sym 117858 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.sym 117859 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.sym 117861 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.sym 117890 $auto$alumacc.cc:474:replace_alu$7295.C[24]
.sym 117927 $auto$alumacc.cc:474:replace_alu$7295.C[25]
.sym 117928 $false
.sym 117929 soc.cpu.reg_op1[24]
.sym 117930 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.sym 117931 $auto$alumacc.cc:474:replace_alu$7295.C[24]
.sym 117933 $auto$alumacc.cc:474:replace_alu$7295.C[26]
.sym 117934 $false
.sym 117935 soc.cpu.reg_op1[25]
.sym 117936 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.sym 117937 $auto$alumacc.cc:474:replace_alu$7295.C[25]
.sym 117939 $auto$alumacc.cc:474:replace_alu$7295.C[27]
.sym 117940 $false
.sym 117941 soc.cpu.reg_op1[26]
.sym 117942 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.sym 117943 $auto$alumacc.cc:474:replace_alu$7295.C[26]
.sym 117945 $auto$alumacc.cc:474:replace_alu$7295.C[28]
.sym 117946 $false
.sym 117947 soc.cpu.reg_op1[27]
.sym 117948 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.sym 117949 $auto$alumacc.cc:474:replace_alu$7295.C[27]
.sym 117951 $auto$alumacc.cc:474:replace_alu$7295.C[29]
.sym 117952 $false
.sym 117953 soc.cpu.reg_op1[28]
.sym 117954 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.sym 117955 $auto$alumacc.cc:474:replace_alu$7295.C[28]
.sym 117957 $auto$alumacc.cc:474:replace_alu$7295.C[30]
.sym 117958 $false
.sym 117959 soc.cpu.reg_op1[29]
.sym 117960 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.sym 117961 $auto$alumacc.cc:474:replace_alu$7295.C[29]
.sym 117963 $auto$alumacc.cc:474:replace_alu$7295.C[31]
.sym 117964 $false
.sym 117965 soc.cpu.reg_op1[30]
.sym 117966 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.sym 117967 $auto$alumacc.cc:474:replace_alu$7295.C[30]
.sym 117969 $abc$61060$auto$alumacc.cc:491:replace_alu$7297[31]$2
.sym 117970 $false
.sym 117971 soc.cpu.reg_op1[31]
.sym 117972 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 117973 $auto$alumacc.cc:474:replace_alu$7295.C[31]
.sym 117980 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[3]
.sym 117982 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[0]
.sym 118054 $abc$61060$auto$alumacc.cc:491:replace_alu$7297[31]$2
.sym 118063 $false
.sym 118064 $false
.sym 118065 $false
.sym 118066 soc.cpu.reg_op2[17]
.sym 118081 $false
.sym 118082 $false
.sym 118083 $false
.sym 118084 soc.cpu.reg_op2[31]
.sym 118087 $false
.sym 118088 $false
.sym 118089 $false
.sym 118090 soc.cpu.reg_op2[29]
.sym 118093 $false
.sym 118094 $false
.sym 118095 $false
.sym 118096 soc.cpu.reg_op2[30]
.sym 118100 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[10]
.sym 118102 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[9]
.sym 118103 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[11]
.sym 118104 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[12]
.sym 118105 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[15]
.sym 118106 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[14]
.sym 118107 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[8]
.sym 118223 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[16]
.sym 118224 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[20]
.sym 118226 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[19]
.sym 118227 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[21]
.sym 118228 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[34]_new_inv_
.sym 118229 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[51]_new_inv_
.sym 118230 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[23]
.sym 118303 $false
.sym 118304 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118305 $abc$61060$auto$wreduce.cc:454:run$7016[10]
.sym 118306 soc.cpu.reg_op2[10]
.sym 118321 $false
.sym 118322 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118323 $abc$61060$auto$wreduce.cc:454:run$7016[30]
.sym 118324 soc.cpu.reg_op2[30]
.sym 118327 $false
.sym 118328 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118329 $abc$61060$auto$wreduce.cc:454:run$7016[11]
.sym 118330 soc.cpu.reg_op2[11]
.sym 118346 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[55]_new_inv_
.sym 118349 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[56]_new_inv_
.sym 118420 $false
.sym 118421 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118422 $abc$61060$auto$wreduce.cc:454:run$7016[29]
.sym 118423 soc.cpu.reg_op2[29]
.sym 118456 $false
.sym 118457 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118458 $abc$61060$auto$wreduce.cc:454:run$7016[13]
.sym 118459 soc.cpu.reg_op2[13]
.sym 118469 $abc$61060$new_n8145_
.sym 118470 $abc$61060$new_n8148_
.sym 118471 $abc$61060$new_n5116_
.sym 118472 $abc$61060$new_n8147_
.sym 118473 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11826[10]_new_
.sym 118543 $false
.sym 118544 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118545 $abc$61060$auto$wreduce.cc:454:run$7016[26]
.sym 118546 soc.cpu.reg_op2[26]
.sym 118555 $false
.sym 118556 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118557 $abc$61060$auto$wreduce.cc:454:run$7016[27]
.sym 118558 soc.cpu.reg_op2[27]
.sym 118567 $false
.sym 118568 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118569 $abc$61060$auto$wreduce.cc:454:run$7016[16]
.sym 118570 soc.cpu.reg_op2[16]
.sym 118573 $false
.sym 118574 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118575 $abc$61060$auto$wreduce.cc:454:run$7016[17]
.sym 118576 soc.cpu.reg_op2[17]
.sym 118579 $false
.sym 118580 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118581 $abc$61060$auto$wreduce.cc:454:run$7016[9]
.sym 118582 soc.cpu.reg_op2[9]
.sym 118592 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[38]_new_inv_
.sym 118593 $abc$61060$new_n5120_
.sym 118594 $abc$61060$new_n5117_
.sym 118595 $abc$61060$new_n5121_
.sym 118596 $abc$61060$auto$alumacc.cc:490:replace_alu$7169[16]_new_
.sym 118597 $abc$61060$auto$alumacc.cc:490:replace_alu$7169[19]_new_inv_
.sym 118598 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 118599 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[50]_new_inv_
.sym 118666 $false
.sym 118667 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118668 $abc$61060$auto$wreduce.cc:454:run$7016[8]
.sym 118669 soc.cpu.reg_op2[8]
.sym 118678 $false
.sym 118679 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118680 $abc$61060$auto$wreduce.cc:454:run$7016[12]
.sym 118681 soc.cpu.reg_op2[12]
.sym 118696 $false
.sym 118697 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118698 $abc$61060$auto$wreduce.cc:454:run$7016[14]
.sym 118699 soc.cpu.reg_op2[14]
.sym 118715 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[52]_new_inv_
.sym 118717 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[36]_new_inv_
.sym 118722 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[33]_new_inv_
.sym 118795 $false
.sym 118796 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 118797 $abc$61060$auto$wreduce.cc:454:run$7016[18]
.sym 118798 soc.cpu.reg_op2[18]
.sym 118801 $false
.sym 118802 soc.cpu.pcpi_div.start$2
.sym 118803 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[48]_new_inv_
.sym 118804 soc.cpu.pcpi_div.divisor[49]
.sym 118819 $false
.sym 118820 soc.cpu.pcpi_div.start$2
.sym 118821 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[44]_new_inv_
.sym 118822 soc.cpu.pcpi_div.divisor[45]
.sym 118825 $false
.sym 118826 soc.cpu.pcpi_div.start$2
.sym 118827 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[43]_new_inv_
.sym 118828 soc.cpu.pcpi_div.divisor[44]
.sym 118831 $false
.sym 118832 soc.cpu.pcpi_div.start$2
.sym 118833 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[45]_new_inv_
.sym 118834 soc.cpu.pcpi_div.divisor[46]
.sym 118835 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 118836 clk_16mhz$2$2
.sym 118837 $false
.sym 118840 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[59]_new_inv_
.sym 118841 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[53]_new_inv_
.sym 118842 soc.simpleuart.send_pattern[9]
.sym 118912 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 118913 $abc$61060$new_n5134_
.sym 118914 soc.cpu.mem_wdata[3]
.sym 118915 soc.simpleuart.send_pattern[5]
.sym 118918 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 118919 $abc$61060$new_n5134_
.sym 118920 soc.cpu.mem_wdata[7]
.sym 118921 soc.simpleuart.send_pattern[9]
.sym 118924 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 118925 $abc$61060$new_n5134_
.sym 118926 soc.cpu.mem_wdata[2]
.sym 118927 soc.simpleuart.send_pattern[4]
.sym 118930 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 118931 $abc$61060$new_n5134_
.sym 118932 soc.cpu.mem_wdata[6]
.sym 118933 soc.simpleuart.send_pattern[8]
.sym 118936 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 118937 $abc$61060$new_n5134_
.sym 118938 soc.cpu.mem_wdata[5]
.sym 118939 soc.simpleuart.send_pattern[7]
.sym 118948 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 118949 $abc$61060$new_n5134_
.sym 118950 soc.cpu.mem_wdata[4]
.sym 118951 soc.simpleuart.send_pattern[6]
.sym 118958 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 118959 clk_16mhz$2$2
.sym 118960 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 118964 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[35]_new_inv_
.sym 118968 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.sym 119035 $false
.sym 119036 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 119037 $abc$61060$auto$wreduce.cc:454:run$7016[1]
.sym 119038 soc.cpu.reg_op2[1]
.sym 119053 $false
.sym 119054 soc.cpu.pcpi_div.start$2
.sym 119055 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[57]_new_inv_
.sym 119056 soc.cpu.pcpi_div.divisor[58]
.sym 119065 $false
.sym 119066 soc.cpu.pcpi_div.start$2
.sym 119067 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[40]_new_inv_
.sym 119068 soc.cpu.pcpi_div.divisor[41]
.sym 119071 $false
.sym 119072 soc.cpu.pcpi_div.start$2
.sym 119073 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[41]_new_inv_
.sym 119074 soc.cpu.pcpi_div.divisor[42]
.sym 119077 $false
.sym 119078 soc.cpu.pcpi_div.start$2
.sym 119079 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[42]_new_inv_
.sym 119080 soc.cpu.pcpi_div.divisor[43]
.sym 119081 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 119082 clk_16mhz$2$2
.sym 119083 $false
.sym 119084 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[54]_new_inv_
.sym 119085 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 119086 $abc$61060$auto$wreduce.cc:454:run$7044[2]
.sym 119087 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.sym 119089 soc.simpleuart.send_bitcnt[2]
.sym 119091 uart_out$2
.sym 119120 $true
.sym 119157 soc.simpleuart.send_bitcnt[0]$2
.sym 119158 $false
.sym 119159 soc.simpleuart.send_bitcnt[0]
.sym 119160 $false
.sym 119161 $false
.sym 119163 $auto$alumacc.cc:474:replace_alu$7344.C[2]$2
.sym 119165 soc.simpleuart.send_bitcnt[1]
.sym 119166 $true$2
.sym 119169 $auto$alumacc.cc:474:replace_alu$7344.C[3]
.sym 119171 soc.simpleuart.send_bitcnt[2]
.sym 119172 $true$2
.sym 119173 $auto$alumacc.cc:474:replace_alu$7344.C[2]$2
.sym 119176 $false
.sym 119177 soc.simpleuart.send_bitcnt[3]
.sym 119178 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.sym 119179 $auto$alumacc.cc:474:replace_alu$7344.C[3]
.sym 119182 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 119183 $abc$61060$new_n5134_
.sym 119184 soc.cpu.mem_wdata[1]
.sym 119185 soc.simpleuart.send_pattern[3]
.sym 119188 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 119189 $abc$61060$new_n5134_
.sym 119190 soc.cpu.mem_wdata[0]
.sym 119191 soc.simpleuart.send_pattern[2]
.sym 119194 $false
.sym 119195 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 119196 soc.simpleuart.send_bitcnt[0]
.sym 119197 $abc$61060$new_n5134_
.sym 119200 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.sym 119201 soc.simpleuart.send_bitcnt[1]
.sym 119202 $false
.sym 119203 soc.simpleuart.send_bitcnt[0]
.sym 119204 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 119205 clk_16mhz$2$2
.sym 119206 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 119207 $abc$61060$new_n5155_
.sym 119209 $abc$61060$new_n8150_
.sym 119210 $abc$61060$auto$rtlil.cc:1847:ReduceAnd$7192_new_inv_
.sym 119213 $abc$61060$new_n8152_
.sym 119214 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 119287 $false
.sym 119288 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 119289 $abc$61060$auto$wreduce.cc:454:run$7016[15]
.sym 119290 soc.cpu.reg_op2[15]
.sym 119305 $false
.sym 119306 soc.cpu.pcpi_div.start$2
.sym 119307 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[46]_new_inv_
.sym 119308 soc.cpu.pcpi_div.divisor[47]
.sym 119311 $false
.sym 119312 soc.cpu.pcpi_div.start$2
.sym 119313 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[47]_new_inv_
.sym 119314 soc.cpu.pcpi_div.divisor[48]
.sym 119327 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 119328 clk_16mhz$2$2
.sym 119329 $false
.sym 119330 $abc$61060$new_n8149_
.sym 119332 $abc$61060$new_n5166_
.sym 119333 $abc$61060$new_n5152_
.sym 119334 $abc$61060$new_n5162_
.sym 119336 $abc$61060$new_n5165_
.sym 119337 soc.cpu.pcpi_div.divisor[56]
.sym 119404 $false
.sym 119405 soc.cpu.pcpi_div.start$2
.sym 119406 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[60]_new_inv_
.sym 119407 soc.cpu.pcpi_div.divisor[61]
.sym 119416 $false
.sym 119417 soc.cpu.pcpi_div.start$2
.sym 119418 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[58]_new_inv_
.sym 119419 soc.cpu.pcpi_div.divisor[59]
.sym 119422 $false
.sym 119423 soc.cpu.pcpi_div.start$2
.sym 119424 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[61]_new_inv_
.sym 119425 soc.cpu.pcpi_div.divisor[62]
.sym 119428 $false
.sym 119429 soc.cpu.pcpi_div.start$2
.sym 119430 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[59]_new_inv_
.sym 119431 soc.cpu.pcpi_div.divisor[60]
.sym 119434 $false
.sym 119435 soc.cpu.pcpi_div.start$2
.sym 119436 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[39]_new_inv_
.sym 119437 soc.cpu.pcpi_div.divisor[40]
.sym 119446 $false
.sym 119447 soc.cpu.pcpi_div.start$2
.sym 119448 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[49]_new_inv_
.sym 119449 soc.cpu.pcpi_div.divisor[50]
.sym 119450 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 119451 clk_16mhz$2$2
.sym 119452 $false
.sym 119454 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[37]_new_inv_
.sym 119455 soc.cpu.pcpi_div.divisor[53]
.sym 119456 soc.cpu.pcpi_div.divisor[54]
.sym 119457 soc.cpu.pcpi_div.divisor[52]
.sym 119458 soc.cpu.pcpi_div.divisor[50]
.sym 119459 soc.cpu.pcpi_div.divisor[55]
.sym 119460 soc.cpu.pcpi_div.divisor[51]
.sym 119533 $false
.sym 119534 $false
.sym 119535 $false
.sym 119536 soc.cpu.pcpi_div.start$2
.sym 119557 $false
.sym 119558 soc.cpu.reg_op2[31]
.sym 119559 soc.cpu.pcpi_div.instr_div
.sym 119560 soc.cpu.pcpi_div.instr_rem
.sym 119563 soc.cpu.reg_op2[31]
.sym 119564 $abc$61060$auto$wreduce.cc:454:run$7016[31]
.sym 119565 soc.cpu.pcpi_div.instr_rem
.sym 119566 soc.cpu.pcpi_div.instr_div
.sym 119573 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 119574 clk_16mhz$2$2
.sym 119575 $abc$61060$auto$rtlil.cc:1981:NotGate$60872
.sym 119576 soc.cpu.pcpi_div.divisor[36]
.sym 119577 soc.cpu.pcpi_div.divisor[35]
.sym 119579 soc.cpu.pcpi_div.divisor[37]
.sym 119580 soc.cpu.pcpi_div.divisor[38]
.sym 119582 soc.cpu.pcpi_div.divisor[34]
.sym 119650 $false
.sym 119651 $false
.sym 119652 $false
.sym 119653 soc.cpu.pcpi_div.divisor[44]
.sym 119656 $false
.sym 119657 $false
.sym 119658 $false
.sym 119659 soc.cpu.pcpi_div.divisor[46]
.sym 119662 $false
.sym 119663 soc.cpu.pcpi_div.divisor[60]
.sym 119664 soc.cpu.pcpi_div.divisor[59]
.sym 119665 soc.cpu.pcpi_div.divisor[57]
.sym 119668 $abc$61060$new_n5252_
.sym 119669 soc.cpu.pcpi_div.divisor[45]
.sym 119670 soc.cpu.pcpi_div.divisor[44]
.sym 119671 soc.cpu.pcpi_div.divisor[37]
.sym 119674 $false
.sym 119675 $false
.sym 119676 $false
.sym 119677 soc.cpu.pcpi_div.divisor[57]
.sym 119686 $false
.sym 119687 $false
.sym 119688 $false
.sym 119689 soc.cpu.pcpi_div.divisor[60]
.sym 119692 $abc$61060$new_n5253_
.sym 119693 soc.cpu.pcpi_div.divisor[58]
.sym 119694 soc.cpu.pcpi_div.divisor[56]
.sym 119695 soc.cpu.pcpi_div.divisor[46]
.sym 119704 soc.cpu.pcpi_div.divisor[33]
.sym 119706 soc.cpu.pcpi_div.divisor[32]
.sym 119773 $false
.sym 119774 $false
.sym 119775 $false
.sym 119776 soc.cpu.pcpi_div.divisor[56]
.sym 119779 $false
.sym 119780 $false
.sym 119781 $false
.sym 119782 soc.cpu.pcpi_div.divisor[45]
.sym 119785 $false
.sym 119786 $false
.sym 119787 $false
.sym 119788 soc.cpu.pcpi_div.divisor[48]
.sym 119791 $false
.sym 119792 $false
.sym 119793 $false
.sym 119794 soc.cpu.pcpi_div.divisor[49]
.sym 119797 soc.cpu.pcpi_div.divisor[62]
.sym 119798 soc.cpu.pcpi_div.divisor[61]
.sym 119799 soc.cpu.pcpi_div.divisor[49]
.sym 119800 soc.cpu.pcpi_div.divisor[48]
.sym 119803 $false
.sym 119804 $false
.sym 119805 $false
.sym 119806 soc.cpu.pcpi_div.divisor[59]
.sym 119809 $false
.sym 119810 $false
.sym 119811 $false
.sym 119812 soc.cpu.pcpi_div.divisor[37]
.sym 119815 $false
.sym 119816 $false
.sym 119817 $false
.sym 119818 soc.cpu.pcpi_div.divisor[62]
.sym 119822 $abc$61060$new_n5258_
.sym 119823 $abc$61060$new_n5249_
.sym 119825 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[36]
.sym 119826 $abc$61060$new_n5248_
.sym 119827 $abc$61060$new_n5259_
.sym 119896 $abc$61060$new_n5246_
.sym 119897 soc.cpu.pcpi_div.divisor[43]
.sym 119898 soc.cpu.pcpi_div.divisor[42]
.sym 119899 soc.cpu.pcpi_div.divisor[40]
.sym 119902 $false
.sym 119903 $false
.sym 119904 $false
.sym 119905 soc.cpu.pcpi_div.divisor[42]
.sym 119908 $false
.sym 119909 $false
.sym 119910 $false
.sym 119911 soc.cpu.pcpi_div.divisor[39]
.sym 119914 $false
.sym 119915 $false
.sym 119916 $false
.sym 119917 soc.cpu.pcpi_div.divisor[32]
.sym 119920 $false
.sym 119921 $false
.sym 119922 $false
.sym 119923 soc.cpu.pcpi_div.divisor[40]
.sym 119926 $false
.sym 119927 $false
.sym 119928 $false
.sym 119929 soc.cpu.pcpi_div.divisor[47]
.sym 119932 $false
.sym 119933 $false
.sym 119934 $false
.sym 119935 soc.cpu.pcpi_div.divisor[41]
.sym 119938 $false
.sym 119939 $false
.sym 119940 $false
.sym 119941 soc.cpu.pcpi_div.divisor[50]
.sym 119946 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[35]
.sym 119947 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[38]
.sym 119948 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.sym 119949 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.sym 119950 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.sym 119951 soc.cpu.pcpi_div.divisor[2]
.sym 119952 soc.cpu.pcpi_div.divisor[7]
.sym 119981 $true
.sym 120018 $auto$alumacc.cc:474:replace_alu$7195.C[1]
.sym 120020 soc.cpu.pcpi_div.dividend[0]
.sym 120021 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.sym 120024 $auto$alumacc.cc:474:replace_alu$7195.C[2]
.sym 120026 soc.cpu.pcpi_div.dividend[1]
.sym 120027 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.sym 120030 $auto$alumacc.cc:474:replace_alu$7195.C[3]
.sym 120032 soc.cpu.pcpi_div.dividend[2]
.sym 120033 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.sym 120036 $auto$alumacc.cc:474:replace_alu$7195.C[4]
.sym 120038 soc.cpu.pcpi_div.dividend[3]
.sym 120039 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.sym 120042 $auto$alumacc.cc:474:replace_alu$7195.C[5]
.sym 120044 soc.cpu.pcpi_div.dividend[4]
.sym 120045 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.sym 120048 $auto$alumacc.cc:474:replace_alu$7195.C[6]
.sym 120050 soc.cpu.pcpi_div.dividend[5]
.sym 120051 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.sym 120054 $auto$alumacc.cc:474:replace_alu$7195.C[7]
.sym 120056 soc.cpu.pcpi_div.dividend[6]
.sym 120057 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.sym 120060 $auto$alumacc.cc:474:replace_alu$7195.C[8]
.sym 120062 soc.cpu.pcpi_div.dividend[7]
.sym 120063 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.sym 120068 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[34]
.sym 120069 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.sym 120070 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.sym 120072 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[52]
.sym 120073 soc.cpu.pcpi_insn[4]
.sym 120075 soc.cpu.pcpi_insn[25]
.sym 120104 $auto$alumacc.cc:474:replace_alu$7195.C[8]
.sym 120141 $auto$alumacc.cc:474:replace_alu$7195.C[9]
.sym 120143 soc.cpu.pcpi_div.dividend[8]
.sym 120144 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.sym 120147 $auto$alumacc.cc:474:replace_alu$7195.C[10]
.sym 120149 soc.cpu.pcpi_div.dividend[9]
.sym 120150 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.sym 120153 $auto$alumacc.cc:474:replace_alu$7195.C[11]
.sym 120155 soc.cpu.pcpi_div.dividend[10]
.sym 120156 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.sym 120159 $auto$alumacc.cc:474:replace_alu$7195.C[12]
.sym 120161 soc.cpu.pcpi_div.dividend[11]
.sym 120162 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.sym 120165 $auto$alumacc.cc:474:replace_alu$7195.C[13]
.sym 120167 soc.cpu.pcpi_div.dividend[12]
.sym 120168 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.sym 120171 $auto$alumacc.cc:474:replace_alu$7195.C[14]
.sym 120173 soc.cpu.pcpi_div.dividend[13]
.sym 120174 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.sym 120177 $auto$alumacc.cc:474:replace_alu$7195.C[15]
.sym 120179 soc.cpu.pcpi_div.dividend[14]
.sym 120180 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.sym 120183 $auto$alumacc.cc:474:replace_alu$7195.C[16]
.sym 120185 soc.cpu.pcpi_div.dividend[15]
.sym 120186 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.sym 120191 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.sym 120192 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.sym 120194 soc.cpu.pcpi_div.divisor[14]
.sym 120195 soc.cpu.pcpi_div.divisor[13]
.sym 120196 soc.cpu.pcpi_div.divisor[6]
.sym 120227 $auto$alumacc.cc:474:replace_alu$7195.C[16]
.sym 120264 $auto$alumacc.cc:474:replace_alu$7195.C[17]
.sym 120266 soc.cpu.pcpi_div.dividend[16]
.sym 120267 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.sym 120270 $auto$alumacc.cc:474:replace_alu$7195.C[18]
.sym 120272 soc.cpu.pcpi_div.dividend[17]
.sym 120273 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.sym 120276 $auto$alumacc.cc:474:replace_alu$7195.C[19]
.sym 120278 soc.cpu.pcpi_div.dividend[18]
.sym 120279 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.sym 120282 $auto$alumacc.cc:474:replace_alu$7195.C[20]
.sym 120284 soc.cpu.pcpi_div.dividend[19]
.sym 120285 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.sym 120288 $auto$alumacc.cc:474:replace_alu$7195.C[21]
.sym 120290 soc.cpu.pcpi_div.dividend[20]
.sym 120291 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.sym 120294 $auto$alumacc.cc:474:replace_alu$7195.C[22]
.sym 120296 soc.cpu.pcpi_div.dividend[21]
.sym 120297 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.sym 120300 $auto$alumacc.cc:474:replace_alu$7195.C[23]
.sym 120302 soc.cpu.pcpi_div.dividend[22]
.sym 120303 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.sym 120306 $auto$alumacc.cc:474:replace_alu$7195.C[24]
.sym 120308 soc.cpu.pcpi_div.dividend[23]
.sym 120309 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.sym 120315 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[33]
.sym 120316 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.sym 120317 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[55]
.sym 120318 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.sym 120319 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.sym 120320 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31]
.sym 120321 soc.cpu.pcpi_div.divisor[12]
.sym 120350 $auto$alumacc.cc:474:replace_alu$7195.C[24]
.sym 120387 $auto$alumacc.cc:474:replace_alu$7195.C[25]
.sym 120389 soc.cpu.pcpi_div.dividend[24]
.sym 120390 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.sym 120393 $auto$alumacc.cc:474:replace_alu$7195.C[26]
.sym 120395 soc.cpu.pcpi_div.dividend[25]
.sym 120396 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.sym 120399 $auto$alumacc.cc:474:replace_alu$7195.C[27]
.sym 120401 soc.cpu.pcpi_div.dividend[26]
.sym 120402 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.sym 120405 $auto$alumacc.cc:474:replace_alu$7195.C[28]
.sym 120407 soc.cpu.pcpi_div.dividend[27]
.sym 120408 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.sym 120411 $auto$alumacc.cc:474:replace_alu$7195.C[29]
.sym 120413 soc.cpu.pcpi_div.dividend[28]
.sym 120414 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.sym 120417 $auto$alumacc.cc:474:replace_alu$7195.C[30]
.sym 120419 soc.cpu.pcpi_div.dividend[29]
.sym 120420 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.sym 120423 $auto$alumacc.cc:474:replace_alu$7195.C[31]
.sym 120425 soc.cpu.pcpi_div.dividend[30]
.sym 120426 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.sym 120429 $auto$alumacc.cc:474:replace_alu$7195.C[32]
.sym 120431 soc.cpu.pcpi_div.dividend[31]
.sym 120432 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31]
.sym 120437 $abc$61060$auto$alumacc.cc:490:replace_alu$7196[22]_new_inv_
.sym 120438 $abc$61060$new_n8158_
.sym 120439 $abc$61060$new_n8156_
.sym 120440 $abc$61060$new_n5244_
.sym 120441 $abc$61060$new_n3977_
.sym 120442 soc.cpu.pcpi_div.divisor[28]
.sym 120443 soc.cpu.pcpi_div.divisor[27]
.sym 120444 soc.cpu.pcpi_div.divisor[26]
.sym 120473 $auto$alumacc.cc:474:replace_alu$7195.C[32]
.sym 120510 $auto$alumacc.cc:474:replace_alu$7195.C[33]
.sym 120512 $false
.sym 120513 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[32]
.sym 120516 $auto$alumacc.cc:474:replace_alu$7195.C[34]
.sym 120518 $false
.sym 120519 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[33]
.sym 120522 $auto$alumacc.cc:474:replace_alu$7195.C[35]
.sym 120524 $false
.sym 120525 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[34]
.sym 120528 $auto$alumacc.cc:474:replace_alu$7195.C[36]
.sym 120530 $false
.sym 120531 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[35]
.sym 120534 $auto$alumacc.cc:474:replace_alu$7195.C[37]
.sym 120536 $false
.sym 120537 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[36]
.sym 120540 $auto$alumacc.cc:474:replace_alu$7195.C[38]
.sym 120542 $false
.sym 120543 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[37]
.sym 120546 $auto$alumacc.cc:474:replace_alu$7195.C[39]
.sym 120548 $false
.sym 120549 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[38]
.sym 120552 $auto$alumacc.cc:474:replace_alu$7195.C[40]
.sym 120554 $false
.sym 120555 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[39]
.sym 120560 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[43]
.sym 120561 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[53]
.sym 120562 $abc$61060$new_n3975_
.sym 120564 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[51]
.sym 120565 $abc$61060$new_n3976_
.sym 120566 soc.cpu.pcpi_div.divisor[30]
.sym 120596 $auto$alumacc.cc:474:replace_alu$7195.C[40]
.sym 120633 $auto$alumacc.cc:474:replace_alu$7195.C[41]
.sym 120635 $false
.sym 120636 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[40]
.sym 120639 $auto$alumacc.cc:474:replace_alu$7195.C[42]
.sym 120641 $false
.sym 120642 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[41]
.sym 120645 $auto$alumacc.cc:474:replace_alu$7195.C[43]
.sym 120647 $false
.sym 120648 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[42]
.sym 120651 $auto$alumacc.cc:474:replace_alu$7195.C[44]
.sym 120653 $false
.sym 120654 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[43]
.sym 120657 $auto$alumacc.cc:474:replace_alu$7195.C[45]
.sym 120659 $false
.sym 120660 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[44]
.sym 120663 $auto$alumacc.cc:474:replace_alu$7195.C[46]
.sym 120665 $false
.sym 120666 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[45]
.sym 120669 $auto$alumacc.cc:474:replace_alu$7195.C[47]
.sym 120671 $false
.sym 120672 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[46]
.sym 120675 $auto$alumacc.cc:474:replace_alu$7195.C[48]
.sym 120677 $false
.sym 120678 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[47]
.sym 120683 $abc$61060$new_n3972_
.sym 120686 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[54]
.sym 120688 $abc$61060$new_n3970_
.sym 120689 $abc$61060$new_n3978_
.sym 120690 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 120719 $auto$alumacc.cc:474:replace_alu$7195.C[48]
.sym 120756 $auto$alumacc.cc:474:replace_alu$7195.C[49]
.sym 120758 $false
.sym 120759 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[48]
.sym 120762 $auto$alumacc.cc:474:replace_alu$7195.C[50]
.sym 120764 $false
.sym 120765 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[49]
.sym 120768 $auto$alumacc.cc:474:replace_alu$7195.C[51]
.sym 120770 $false
.sym 120771 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[50]
.sym 120774 $auto$alumacc.cc:474:replace_alu$7195.C[52]
.sym 120776 $false
.sym 120777 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[51]
.sym 120780 $auto$alumacc.cc:474:replace_alu$7195.C[53]
.sym 120782 $false
.sym 120783 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[52]
.sym 120786 $auto$alumacc.cc:474:replace_alu$7195.C[54]
.sym 120788 $false
.sym 120789 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[53]
.sym 120792 $auto$alumacc.cc:474:replace_alu$7195.C[55]
.sym 120794 $false
.sym 120795 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[54]
.sym 120798 $auto$alumacc.cc:474:replace_alu$7195.C[56]
.sym 120800 $false
.sym 120801 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[55]
.sym 120807 $abc$61060$new_n3971_
.sym 120842 $auto$alumacc.cc:474:replace_alu$7195.C[56]
.sym 120879 $auto$alumacc.cc:474:replace_alu$7195.C[57]
.sym 120881 $false
.sym 120882 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[56]
.sym 120885 $auto$alumacc.cc:474:replace_alu$7195.C[58]
.sym 120887 $false
.sym 120888 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[57]
.sym 120891 $auto$alumacc.cc:474:replace_alu$7195.C[59]
.sym 120893 $false
.sym 120894 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[58]
.sym 120897 $auto$alumacc.cc:474:replace_alu$7195.C[60]
.sym 120899 $false
.sym 120900 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[59]
.sym 120903 $auto$alumacc.cc:474:replace_alu$7195.C[61]
.sym 120905 $false
.sym 120906 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[60]
.sym 120909 $auto$alumacc.cc:474:replace_alu$7195.C[62]
.sym 120911 $false
.sym 120912 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[61]
.sym 120915 $abc$61060$auto$alumacc.cc:491:replace_alu$7197[62]
.sym 120917 $false
.sym 120918 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[62]
.sym 120922 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 120923 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724
.sym 120924 $abc$61060$auto$rtlil.cc:1847:ReduceAnd$7203_new_
.sym 120925 $abc$61060$auto$alumacc.cc:491:replace_alu$7197[62]
.sym 121004 flash_io0_do
.sym 121006 flash_io0_oe
.sym 121007 flash_io1_do
.sym 121009 flash_io1_oe
.sym 121159 soc.simpleuart.recv_state[2]
.sym 121160 soc.simpleuart.recv_state[3]
.sym 121273 $false
.sym 121274 $false
.sym 121275 soc.simpleuart.recv_state[1]
.sym 121276 soc.simpleuart.recv_state[0]
.sym 121297 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_
.sym 121298 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$and$/usr/local/bin/../share/yosys/techmap.v:434$13903_Y[1]_new_
.sym 121299 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 121300 $abc$61060$auto$wreduce.cc:454:run$7043[1]
.sym 121313 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215
.sym 121314 clk_16mhz$2$2
.sym 121315 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 121316 $abc$61060$new_n7531_
.sym 121317 $abc$61060$new_n7538_
.sym 121318 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$and$/usr/local/bin/../share/yosys/techmap.v:434$13903_Y[1]_new_
.sym 121319 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_
.sym 121320 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 121321 $abc$61060$new_n5126_
.sym 121322 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 121323 soc.simpleuart.recv_state[0]
.sym 121402 $false
.sym 121403 $false
.sym 121404 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 121405 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 121408 $false
.sym 121409 $false
.sym 121410 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 121411 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 121414 $false
.sym 121415 $false
.sym 121416 resetn$2
.sym 121417 $abc$61060$new_n5124_
.sym 121420 $false
.sym 121421 resetn$2
.sym 121422 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 121423 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 121432 $false
.sym 121433 $false
.sym 121434 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 121435 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 121441 $abc$61060$auto$wreduce.cc:454:run$7016[2]
.sym 121442 $abc$61060$auto$wreduce.cc:454:run$7016[3]
.sym 121443 $abc$61060$auto$wreduce.cc:454:run$7016[4]
.sym 121444 $abc$61060$auto$wreduce.cc:454:run$7016[5]
.sym 121445 $abc$61060$auto$wreduce.cc:454:run$7016[6]
.sym 121446 $abc$61060$auto$wreduce.cc:454:run$7016[7]
.sym 121475 $true
.sym 121512 $auto$alumacc.cc:474:replace_alu$7285.C[1]
.sym 121514 soc.cpu.reg_op1[0]
.sym 121515 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 121518 $auto$alumacc.cc:474:replace_alu$7285.C[2]
.sym 121520 soc.cpu.reg_op1[1]
.sym 121521 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 121524 $auto$alumacc.cc:474:replace_alu$7285.C[3]
.sym 121526 soc.cpu.reg_op1[2]
.sym 121527 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.sym 121530 $auto$alumacc.cc:474:replace_alu$7285.C[4]
.sym 121532 soc.cpu.reg_op1[3]
.sym 121533 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.sym 121536 $auto$alumacc.cc:474:replace_alu$7285.C[5]
.sym 121538 soc.cpu.reg_op1[4]
.sym 121539 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.sym 121542 $auto$alumacc.cc:474:replace_alu$7285.C[6]
.sym 121544 soc.cpu.reg_op1[5]
.sym 121545 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.sym 121548 $auto$alumacc.cc:474:replace_alu$7285.C[7]
.sym 121550 soc.cpu.reg_op1[6]
.sym 121551 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.sym 121554 $auto$alumacc.cc:474:replace_alu$7285.C[8]
.sym 121556 soc.cpu.reg_op1[7]
.sym 121557 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.sym 121562 $abc$61060$auto$wreduce.cc:454:run$7016[8]
.sym 121563 $abc$61060$auto$wreduce.cc:454:run$7016[9]
.sym 121564 $abc$61060$auto$wreduce.cc:454:run$7016[10]
.sym 121565 $abc$61060$auto$wreduce.cc:454:run$7016[11]
.sym 121566 $abc$61060$auto$wreduce.cc:454:run$7016[12]
.sym 121567 $abc$61060$auto$wreduce.cc:454:run$7016[13]
.sym 121568 $abc$61060$auto$wreduce.cc:454:run$7016[14]
.sym 121569 $abc$61060$auto$wreduce.cc:454:run$7016[15]
.sym 121598 $auto$alumacc.cc:474:replace_alu$7285.C[8]
.sym 121635 $auto$alumacc.cc:474:replace_alu$7285.C[9]
.sym 121637 soc.cpu.reg_op1[8]
.sym 121638 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.sym 121641 $auto$alumacc.cc:474:replace_alu$7285.C[10]
.sym 121643 soc.cpu.reg_op1[9]
.sym 121644 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.sym 121647 $auto$alumacc.cc:474:replace_alu$7285.C[11]
.sym 121649 soc.cpu.reg_op1[10]
.sym 121650 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.sym 121653 $auto$alumacc.cc:474:replace_alu$7285.C[12]
.sym 121655 soc.cpu.reg_op1[11]
.sym 121656 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.sym 121659 $auto$alumacc.cc:474:replace_alu$7285.C[13]
.sym 121661 soc.cpu.reg_op1[12]
.sym 121662 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.sym 121665 $auto$alumacc.cc:474:replace_alu$7285.C[14]
.sym 121667 soc.cpu.reg_op1[13]
.sym 121668 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.sym 121671 $auto$alumacc.cc:474:replace_alu$7285.C[15]
.sym 121673 soc.cpu.reg_op1[14]
.sym 121674 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.sym 121677 $auto$alumacc.cc:474:replace_alu$7285.C[16]
.sym 121679 soc.cpu.reg_op1[15]
.sym 121680 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.sym 121685 $abc$61060$auto$wreduce.cc:454:run$7016[16]
.sym 121686 $abc$61060$auto$wreduce.cc:454:run$7016[17]
.sym 121687 $abc$61060$auto$wreduce.cc:454:run$7016[18]
.sym 121688 $abc$61060$auto$wreduce.cc:454:run$7016[19]
.sym 121689 $abc$61060$auto$wreduce.cc:454:run$7016[20]
.sym 121690 $abc$61060$auto$wreduce.cc:454:run$7016[21]
.sym 121691 $abc$61060$auto$wreduce.cc:454:run$7016[22]
.sym 121692 $abc$61060$auto$wreduce.cc:454:run$7016[23]
.sym 121721 $auto$alumacc.cc:474:replace_alu$7285.C[16]
.sym 121758 $auto$alumacc.cc:474:replace_alu$7285.C[17]
.sym 121760 soc.cpu.reg_op1[16]
.sym 121761 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.sym 121764 $auto$alumacc.cc:474:replace_alu$7285.C[18]
.sym 121766 soc.cpu.reg_op1[17]
.sym 121767 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.sym 121770 $auto$alumacc.cc:474:replace_alu$7285.C[19]
.sym 121772 soc.cpu.reg_op1[18]
.sym 121773 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.sym 121776 $auto$alumacc.cc:474:replace_alu$7285.C[20]
.sym 121778 soc.cpu.reg_op1[19]
.sym 121779 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.sym 121782 $auto$alumacc.cc:474:replace_alu$7285.C[21]
.sym 121784 soc.cpu.reg_op1[20]
.sym 121785 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.sym 121788 $auto$alumacc.cc:474:replace_alu$7285.C[22]
.sym 121790 soc.cpu.reg_op1[21]
.sym 121791 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.sym 121794 $auto$alumacc.cc:474:replace_alu$7285.C[23]
.sym 121796 soc.cpu.reg_op1[22]
.sym 121797 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.sym 121800 $auto$alumacc.cc:474:replace_alu$7285.C[24]
.sym 121802 soc.cpu.reg_op1[23]
.sym 121803 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.sym 121808 $abc$61060$auto$wreduce.cc:454:run$7016[24]
.sym 121809 $abc$61060$auto$wreduce.cc:454:run$7016[25]
.sym 121810 $abc$61060$auto$wreduce.cc:454:run$7016[26]
.sym 121811 $abc$61060$auto$wreduce.cc:454:run$7016[27]
.sym 121812 $abc$61060$auto$wreduce.cc:454:run$7016[28]
.sym 121813 $abc$61060$auto$wreduce.cc:454:run$7016[29]
.sym 121814 $abc$61060$auto$wreduce.cc:454:run$7016[30]
.sym 121815 $abc$61060$auto$wreduce.cc:454:run$7016[31]
.sym 121844 $auto$alumacc.cc:474:replace_alu$7285.C[24]
.sym 121881 $auto$alumacc.cc:474:replace_alu$7285.C[25]
.sym 121883 soc.cpu.reg_op1[24]
.sym 121884 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.sym 121887 $auto$alumacc.cc:474:replace_alu$7285.C[26]
.sym 121889 soc.cpu.reg_op1[25]
.sym 121890 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.sym 121893 $auto$alumacc.cc:474:replace_alu$7285.C[27]
.sym 121895 soc.cpu.reg_op1[26]
.sym 121896 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.sym 121899 $auto$alumacc.cc:474:replace_alu$7285.C[28]
.sym 121901 soc.cpu.reg_op1[27]
.sym 121902 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.sym 121905 $auto$alumacc.cc:474:replace_alu$7285.C[29]
.sym 121907 soc.cpu.reg_op1[28]
.sym 121908 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.sym 121911 $auto$alumacc.cc:474:replace_alu$7285.C[30]
.sym 121913 soc.cpu.reg_op1[29]
.sym 121914 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.sym 121917 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31]
.sym 121919 soc.cpu.reg_op1[30]
.sym 121920 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.sym 121923 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]$2
.sym 121924 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]
.sym 121925 soc.cpu.reg_op1[31]
.sym 121926 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 121927 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31]
.sym 121931 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[1]
.sym 121933 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[7]
.sym 121934 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[5]
.sym 121935 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[4]
.sym 121937 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[2]
.sym 121938 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[6]
.sym 122008 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]$2
.sym 122011 $false
.sym 122012 $false
.sym 122013 $false
.sym 122014 soc.cpu.reg_op2[25]
.sym 122017 $false
.sym 122018 $false
.sym 122019 $false
.sym 122020 soc.cpu.reg_op2[28]
.sym 122023 $false
.sym 122024 $false
.sym 122025 $false
.sym 122026 soc.cpu.reg_op2[21]
.sym 122029 $false
.sym 122030 $false
.sym 122031 $false
.sym 122032 soc.cpu.reg_op2[24]
.sym 122035 $false
.sym 122036 $false
.sym 122037 $false
.sym 122038 soc.cpu.reg_op2[22]
.sym 122047 $false
.sym 122048 $false
.sym 122049 $false
.sym 122050 soc.cpu.reg_op2[20]
.sym 122146 $false
.sym 122147 $false
.sym 122148 $false
.sym 122149 soc.simpleuart.recv_divcnt[3]
.sym 122158 $false
.sym 122159 $false
.sym 122160 $false
.sym 122161 soc.simpleuart.recv_divcnt[0]
.sym 122251 $false
.sym 122252 $false
.sym 122253 $false
.sym 122254 soc.simpleuart.recv_divcnt[10]
.sym 122263 $false
.sym 122264 $false
.sym 122265 $false
.sym 122266 soc.simpleuart.recv_divcnt[9]
.sym 122269 $false
.sym 122270 $false
.sym 122271 $false
.sym 122272 soc.simpleuart.recv_divcnt[11]
.sym 122275 $false
.sym 122276 $false
.sym 122277 $false
.sym 122278 soc.simpleuart.recv_divcnt[12]
.sym 122281 $false
.sym 122282 $false
.sym 122283 $false
.sym 122284 soc.simpleuart.recv_divcnt[15]
.sym 122287 $false
.sym 122288 $false
.sym 122289 $false
.sym 122290 soc.simpleuart.recv_divcnt[14]
.sym 122293 $false
.sym 122294 $false
.sym 122295 $false
.sym 122296 soc.simpleuart.recv_divcnt[8]
.sym 122374 $false
.sym 122375 $false
.sym 122376 $false
.sym 122377 soc.simpleuart.recv_divcnt[16]
.sym 122380 $false
.sym 122381 $false
.sym 122382 $false
.sym 122383 soc.simpleuart.recv_divcnt[20]
.sym 122392 $false
.sym 122393 $false
.sym 122394 $false
.sym 122395 soc.simpleuart.recv_divcnt[19]
.sym 122398 $false
.sym 122399 $false
.sym 122400 $false
.sym 122401 soc.simpleuart.recv_divcnt[21]
.sym 122404 $false
.sym 122405 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122406 $abc$61060$auto$wreduce.cc:454:run$7016[3]
.sym 122407 soc.cpu.reg_op2[3]
.sym 122410 $false
.sym 122411 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122412 $abc$61060$auto$wreduce.cc:454:run$7016[20]
.sym 122413 soc.cpu.reg_op2[20]
.sym 122416 $false
.sym 122417 $false
.sym 122418 $false
.sym 122419 soc.simpleuart.recv_divcnt[23]
.sym 122430 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]
.sym 122497 $false
.sym 122498 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122499 $abc$61060$auto$wreduce.cc:454:run$7016[24]
.sym 122500 soc.cpu.reg_op2[24]
.sym 122515 $false
.sym 122516 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122517 $abc$61060$auto$wreduce.cc:454:run$7016[25]
.sym 122518 soc.cpu.reg_op2[25]
.sym 122546 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[29]
.sym 122547 $abc$61060$auto$alumacc.cc:490:replace_alu$7169[1]_new_
.sym 122548 $abc$61060$new_n5095_
.sym 122549 $abc$61060$new_n5096_
.sym 122550 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[18]
.sym 122551 $abc$61060$new_n5114_
.sym 122552 $abc$61060$new_n5094_
.sym 122553 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[28]
.sym 122620 soc.simpleuart.recv_divcnt[9]
.sym 122621 soc.simpleuart.cfg_divider[9]
.sym 122622 soc.simpleuart.recv_divcnt[0]
.sym 122623 soc.simpleuart.cfg_divider[0]
.sym 122626 $false
.sym 122627 $false
.sym 122628 $abc$61060$new_n8147_
.sym 122629 $abc$61060$new_n8145_
.sym 122632 soc.simpleuart.recv_divcnt[12]
.sym 122633 soc.simpleuart.cfg_divider[12]
.sym 122634 soc.simpleuart.recv_divcnt[8]
.sym 122635 soc.simpleuart.cfg_divider[8]
.sym 122638 $abc$61060$new_n5116_
.sym 122639 $abc$61060$new_n5115_
.sym 122640 $abc$61060$new_n5114_
.sym 122641 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11826[10]_new_
.sym 122644 soc.simpleuart.recv_divcnt[11]
.sym 122645 soc.simpleuart.cfg_divider[11]
.sym 122646 soc.simpleuart.recv_divcnt[10]
.sym 122647 soc.simpleuart.cfg_divider[10]
.sym 122669 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.sym 122670 $abc$61060$new_n8144_
.sym 122671 $abc$61060$new_n8142_
.sym 122672 $abc$61060$new_n5106_
.sym 122673 $abc$61060$new_n8143_
.sym 122674 $abc$61060$auto$alumacc.cc:490:replace_alu$7169[2]_new_
.sym 122675 $abc$61060$new_n5107_
.sym 122676 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11826[8]_new_
.sym 122743 $false
.sym 122744 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122745 $abc$61060$auto$wreduce.cc:454:run$7016[7]
.sym 122746 soc.cpu.reg_op2[7]
.sym 122749 soc.simpleuart.recv_divcnt[20]
.sym 122750 soc.simpleuart.cfg_divider[20]
.sym 122751 soc.simpleuart.recv_divcnt[3]
.sym 122752 soc.simpleuart.cfg_divider[3]
.sym 122755 $abc$61060$new_n5121_
.sym 122756 $abc$61060$new_n5120_
.sym 122757 $abc$61060$auto$alumacc.cc:490:replace_alu$7169[16]_new_
.sym 122758 $abc$61060$auto$alumacc.cc:490:replace_alu$7169[19]_new_inv_
.sym 122761 soc.simpleuart.recv_divcnt[31]
.sym 122762 soc.simpleuart.cfg_divider[31]
.sym 122763 soc.simpleuart.recv_divcnt[23]
.sym 122764 soc.simpleuart.cfg_divider[23]
.sym 122767 $false
.sym 122768 $false
.sym 122769 soc.simpleuart.recv_divcnt[16]
.sym 122770 soc.simpleuart.cfg_divider[16]
.sym 122773 $false
.sym 122774 $false
.sym 122775 soc.simpleuart.recv_divcnt[19]
.sym 122776 soc.simpleuart.cfg_divider[19]
.sym 122779 $abc$61060$auto$alumacc.cc:491:replace_alu$7170[31]
.sym 122780 $abc$61060$new_n5117_
.sym 122781 $abc$61060$new_n8148_
.sym 122782 $abc$61060$new_n8144_
.sym 122785 $false
.sym 122786 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122787 $abc$61060$auto$wreduce.cc:454:run$7016[19]
.sym 122788 soc.cpu.reg_op2[19]
.sym 122792 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.sym 122793 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.sym 122794 $abc$61060$new_n5098_
.sym 122795 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.sym 122796 $abc$61060$new_n5100_
.sym 122797 $abc$61060$new_n5099_
.sym 122798 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.sym 122799 $abc$61060$new_n5101_
.sym 122866 $false
.sym 122867 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122868 $abc$61060$auto$wreduce.cc:454:run$7016[21]
.sym 122869 soc.cpu.reg_op2[21]
.sym 122878 $false
.sym 122879 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122880 $abc$61060$auto$wreduce.cc:454:run$7016[5]
.sym 122881 soc.cpu.reg_op2[5]
.sym 122908 $false
.sym 122909 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 122910 $abc$61060$auto$wreduce.cc:454:run$7016[2]
.sym 122911 soc.cpu.reg_op2[2]
.sym 122915 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.sym 122916 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.sym 122917 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.sym 122918 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.sym 122919 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.sym 122920 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.sym 122921 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.sym 122922 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.sym 123001 $false
.sym 123002 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 123003 $abc$61060$auto$wreduce.cc:454:run$7016[28]
.sym 123004 soc.cpu.reg_op2[28]
.sym 123007 $false
.sym 123008 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 123009 $abc$61060$auto$wreduce.cc:454:run$7016[22]
.sym 123010 soc.cpu.reg_op2[22]
.sym 123013 $true$2
.sym 123014 $false
.sym 123015 $false
.sym 123016 $false
.sym 123035 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 123036 clk_16mhz$2$2
.sym 123037 $false
.sym 123038 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.sym 123039 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.sym 123040 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.sym 123041 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.sym 123042 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.sym 123043 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.sym 123044 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.sym 123045 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.sym 123130 $false
.sym 123131 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 123132 $abc$61060$auto$wreduce.cc:454:run$7016[4]
.sym 123133 soc.cpu.reg_op2[4]
.sym 123154 $false
.sym 123155 $false
.sym 123156 $false
.sym 123157 resetn$2
.sym 123161 $abc$61060$new_n5153_
.sym 123162 $abc$61060$new_n5159_
.sym 123163 $abc$61060$new_n5144_
.sym 123164 $abc$61060$new_n5160_
.sym 123165 $abc$61060$new_n5154_
.sym 123166 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[14]_new_
.sym 123167 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.sym 123168 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.sym 123235 $false
.sym 123236 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 123237 $abc$61060$auto$wreduce.cc:454:run$7016[23]
.sym 123238 soc.cpu.reg_op2[23]
.sym 123241 soc.simpleuart.send_bitcnt[3]
.sym 123242 soc.simpleuart.send_bitcnt[2]
.sym 123243 soc.simpleuart.send_bitcnt[1]
.sym 123244 soc.simpleuart.send_bitcnt[0]
.sym 123247 $false
.sym 123248 soc.simpleuart.send_bitcnt[2]
.sym 123249 $false
.sym 123250 $auto$alumacc.cc:474:replace_alu$7344.C[2]
.sym 123253 $false
.sym 123254 $false
.sym 123255 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 123256 $abc$61060$new_n5134_
.sym 123265 $false
.sym 123266 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 123267 $abc$61060$auto$wreduce.cc:454:run$7044[2]
.sym 123268 $abc$61060$new_n5134_
.sym 123277 $false
.sym 123278 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 123279 soc.simpleuart.send_pattern[1]
.sym 123280 $abc$61060$new_n5134_
.sym 123281 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 123282 clk_16mhz$2$2
.sym 123283 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 123284 $abc$61060$new_n5156_
.sym 123285 $abc$61060$new_n5142_
.sym 123286 $abc$61060$new_n5143_
.sym 123287 $abc$61060$new_n5158_
.sym 123288 $abc$61060$new_n5163_
.sym 123289 $abc$61060$new_n5145_
.sym 123290 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.sym 123291 soc.simpleuart.send_divcnt[1]
.sym 123358 $abc$61060$new_n5163_
.sym 123359 $abc$61060$new_n5162_
.sym 123360 $abc$61060$new_n5159_
.sym 123361 $abc$61060$new_n5156_
.sym 123370 $abc$61060$new_n5153_
.sym 123371 $abc$61060$new_n8149_
.sym 123372 soc.simpleuart.send_divcnt[25]
.sym 123373 soc.simpleuart.cfg_divider[25]
.sym 123376 $abc$61060$new_n5155_
.sym 123377 $abc$61060$new_n5146_
.sym 123378 $abc$61060$new_n5142_
.sym 123379 $abc$61060$new_n8150_
.sym 123394 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.sym 123395 $abc$61060$auto$rtlil.cc:1847:ReduceAnd$7192_new_inv_
.sym 123396 $abc$61060$auto$alumacc.cc:491:replace_alu$7186[31]
.sym 123397 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 123400 $false
.sym 123401 $false
.sym 123402 resetn$2
.sym 123403 $abc$61060$new_n8152_
.sym 123407 $abc$61060$new_n5150_
.sym 123408 $abc$61060$new_n5146_
.sym 123409 $abc$61060$new_n5147_
.sym 123410 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.sym 123411 $abc$61060$new_n5157_
.sym 123412 $abc$61060$new_n5149_
.sym 123413 $abc$61060$new_n5167_
.sym 123414 $abc$61060$new_n5148_
.sym 123481 $abc$61060$new_n5167_
.sym 123482 $abc$61060$new_n5166_
.sym 123483 $abc$61060$new_n5152_
.sym 123484 $abc$61060$new_n5165_
.sym 123493 soc.simpleuart.send_divcnt[9]
.sym 123494 soc.simpleuart.cfg_divider[9]
.sym 123495 soc.simpleuart.cfg_divider[11]
.sym 123496 soc.simpleuart.send_divcnt[11]
.sym 123499 soc.simpleuart.send_divcnt[10]
.sym 123500 soc.simpleuart.cfg_divider[10]
.sym 123501 soc.simpleuart.send_divcnt[11]
.sym 123502 soc.simpleuart.cfg_divider[11]
.sym 123505 soc.simpleuart.send_divcnt[26]
.sym 123506 soc.simpleuart.cfg_divider[26]
.sym 123507 soc.simpleuart.send_divcnt[27]
.sym 123508 soc.simpleuart.cfg_divider[27]
.sym 123517 $false
.sym 123518 $false
.sym 123519 soc.simpleuart.cfg_divider[27]
.sym 123520 soc.simpleuart.send_divcnt[27]
.sym 123523 $false
.sym 123524 soc.cpu.pcpi_div.start$2
.sym 123525 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[56]_new_inv_
.sym 123526 soc.cpu.pcpi_div.divisor[57]
.sym 123527 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 123528 clk_16mhz$2$2
.sym 123529 $false
.sym 123532 soc.simpleuart.send_divcnt[2]
.sym 123533 soc.simpleuart.send_divcnt[3]
.sym 123534 soc.simpleuart.send_divcnt[4]
.sym 123535 soc.simpleuart.send_divcnt[5]
.sym 123536 soc.simpleuart.send_divcnt[6]
.sym 123537 soc.simpleuart.send_divcnt[7]
.sym 123610 $false
.sym 123611 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 123612 $abc$61060$auto$wreduce.cc:454:run$7016[6]
.sym 123613 soc.cpu.reg_op2[6]
.sym 123616 $false
.sym 123617 soc.cpu.pcpi_div.start$2
.sym 123618 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[53]_new_inv_
.sym 123619 soc.cpu.pcpi_div.divisor[54]
.sym 123622 $false
.sym 123623 soc.cpu.pcpi_div.start$2
.sym 123624 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[54]_new_inv_
.sym 123625 soc.cpu.pcpi_div.divisor[55]
.sym 123628 $false
.sym 123629 soc.cpu.pcpi_div.start$2
.sym 123630 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[52]_new_inv_
.sym 123631 soc.cpu.pcpi_div.divisor[53]
.sym 123634 $false
.sym 123635 soc.cpu.pcpi_div.start$2
.sym 123636 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[50]_new_inv_
.sym 123637 soc.cpu.pcpi_div.divisor[51]
.sym 123640 $false
.sym 123641 soc.cpu.pcpi_div.start$2
.sym 123642 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[55]_new_inv_
.sym 123643 soc.cpu.pcpi_div.divisor[56]
.sym 123646 $false
.sym 123647 soc.cpu.pcpi_div.start$2
.sym 123648 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[51]_new_inv_
.sym 123649 soc.cpu.pcpi_div.divisor[52]
.sym 123650 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 123651 clk_16mhz$2$2
.sym 123652 $false
.sym 123653 soc.simpleuart.send_divcnt[8]
.sym 123654 soc.simpleuart.send_divcnt[9]
.sym 123655 soc.simpleuart.send_divcnt[10]
.sym 123656 soc.simpleuart.send_divcnt[11]
.sym 123657 soc.simpleuart.send_divcnt[12]
.sym 123658 soc.simpleuart.send_divcnt[13]
.sym 123659 soc.simpleuart.send_divcnt[14]
.sym 123660 soc.simpleuart.send_divcnt[15]
.sym 123727 $false
.sym 123728 soc.cpu.pcpi_div.start$2
.sym 123729 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[36]_new_inv_
.sym 123730 soc.cpu.pcpi_div.divisor[37]
.sym 123733 $false
.sym 123734 soc.cpu.pcpi_div.start$2
.sym 123735 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[35]_new_inv_
.sym 123736 soc.cpu.pcpi_div.divisor[36]
.sym 123745 $false
.sym 123746 soc.cpu.pcpi_div.start$2
.sym 123747 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[37]_new_inv_
.sym 123748 soc.cpu.pcpi_div.divisor[38]
.sym 123751 $false
.sym 123752 soc.cpu.pcpi_div.start$2
.sym 123753 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[38]_new_inv_
.sym 123754 soc.cpu.pcpi_div.divisor[39]
.sym 123763 $false
.sym 123764 soc.cpu.pcpi_div.start$2
.sym 123765 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[34]_new_inv_
.sym 123766 soc.cpu.pcpi_div.divisor[35]
.sym 123773 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 123774 clk_16mhz$2$2
.sym 123775 $false
.sym 123776 soc.simpleuart.send_divcnt[16]
.sym 123777 soc.simpleuart.send_divcnt[17]
.sym 123778 soc.simpleuart.send_divcnt[18]
.sym 123779 soc.simpleuart.send_divcnt[19]
.sym 123780 soc.simpleuart.send_divcnt[20]
.sym 123781 soc.simpleuart.send_divcnt[21]
.sym 123782 soc.simpleuart.send_divcnt[22]
.sym 123783 soc.simpleuart.send_divcnt[23]
.sym 123880 $false
.sym 123881 soc.cpu.pcpi_div.start$2
.sym 123882 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[33]_new_inv_
.sym 123883 soc.cpu.pcpi_div.divisor[34]
.sym 123892 $false
.sym 123893 soc.cpu.pcpi_div.start$2
.sym 123894 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[32]_new_inv_
.sym 123895 soc.cpu.pcpi_div.divisor[33]
.sym 123896 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 123897 clk_16mhz$2$2
.sym 123898 $false
.sym 123899 soc.simpleuart.send_divcnt[24]
.sym 123900 soc.simpleuart.send_divcnt[25]
.sym 123901 soc.simpleuart.send_divcnt[26]
.sym 123902 soc.simpleuart.send_divcnt[27]
.sym 123903 soc.simpleuart.send_divcnt[28]
.sym 123904 soc.simpleuart.send_divcnt[29]
.sym 123905 soc.simpleuart.send_divcnt[30]
.sym 123906 soc.simpleuart.send_divcnt[31]
.sym 123973 $false
.sym 123974 $abc$61060$new_n5259_
.sym 123975 soc.cpu.pcpi_div.divisor[36]
.sym 123976 soc.cpu.pcpi_div.divisor[33]
.sym 123979 $false
.sym 123980 soc.cpu.pcpi_div.divisor[47]
.sym 123981 soc.cpu.pcpi_div.divisor[41]
.sym 123982 soc.cpu.pcpi_div.divisor[35]
.sym 123991 $false
.sym 123992 $false
.sym 123993 $false
.sym 123994 soc.cpu.pcpi_div.divisor[36]
.sym 123997 $abc$61060$new_n5249_
.sym 123998 soc.cpu.pcpi_div.divisor[55]
.sym 123999 soc.cpu.pcpi_div.divisor[52]
.sym 124000 soc.cpu.pcpi_div.divisor[50]
.sym 124003 soc.cpu.pcpi_div.divisor[39]
.sym 124004 soc.cpu.pcpi_div.divisor[38]
.sym 124005 soc.cpu.pcpi_div.divisor[34]
.sym 124006 soc.cpu.pcpi_div.divisor[32]
.sym 124024 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123
.sym 124028 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y
.sym 124102 $false
.sym 124103 $false
.sym 124104 $false
.sym 124105 soc.cpu.pcpi_div.divisor[35]
.sym 124108 $false
.sym 124109 $false
.sym 124110 $false
.sym 124111 soc.cpu.pcpi_div.divisor[38]
.sym 124114 $false
.sym 124115 $false
.sym 124116 $false
.sym 124117 soc.cpu.pcpi_div.divisor[6]
.sym 124120 $false
.sym 124121 $false
.sym 124122 $false
.sym 124123 soc.cpu.pcpi_div.divisor[3]
.sym 124126 $false
.sym 124127 $false
.sym 124128 $false
.sym 124129 soc.cpu.pcpi_div.divisor[7]
.sym 124132 soc.cpu.pcpi_div.divisor[3]
.sym 124133 $false
.sym 124134 $false
.sym 124135 $false
.sym 124138 soc.cpu.pcpi_div.divisor[8]
.sym 124139 $false
.sym 124140 $false
.sym 124141 $false
.sym 124142 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 124143 clk_16mhz$2$2
.sym 124144 soc.cpu.pcpi_div.start$2
.sym 124147 $auto$alumacc.cc:474:replace_alu$7302.C[2]
.sym 124148 soc.cpu.pcpi_timeout_counter[3]
.sym 124150 soc.cpu.pcpi_timeout_counter[0]
.sym 124151 soc.cpu.pcpi_timeout_counter[1]
.sym 124152 soc.cpu.pcpi_timeout_counter[2]
.sym 124219 $false
.sym 124220 $false
.sym 124221 $false
.sym 124222 soc.cpu.pcpi_div.divisor[34]
.sym 124225 $false
.sym 124226 $false
.sym 124227 $false
.sym 124228 soc.cpu.pcpi_div.divisor[8]
.sym 124231 $false
.sym 124232 $false
.sym 124233 $false
.sym 124234 soc.cpu.pcpi_div.divisor[12]
.sym 124243 $false
.sym 124244 $false
.sym 124245 $false
.sym 124246 soc.cpu.pcpi_div.divisor[52]
.sym 124249 soc.cpu.mem_rdata_q[4]
.sym 124250 $false
.sym 124251 $false
.sym 124252 $false
.sym 124261 soc.cpu.mem_rdata_q[25]
.sym 124262 $false
.sym 124263 $false
.sym 124264 $false
.sym 124265 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 124266 clk_16mhz$2$2
.sym 124267 $false
.sym 124342 $false
.sym 124343 $false
.sym 124344 $false
.sym 124345 soc.cpu.pcpi_div.divisor[15]
.sym 124348 $false
.sym 124349 $false
.sym 124350 $false
.sym 124351 soc.cpu.pcpi_div.divisor[10]
.sym 124360 soc.cpu.pcpi_div.divisor[15]
.sym 124361 $false
.sym 124362 $false
.sym 124363 $false
.sym 124366 soc.cpu.pcpi_div.divisor[14]
.sym 124367 $false
.sym 124368 $false
.sym 124369 $false
.sym 124372 soc.cpu.pcpi_div.divisor[7]
.sym 124373 $false
.sym 124374 $false
.sym 124375 $false
.sym 124388 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 124389 clk_16mhz$2$2
.sym 124390 soc.cpu.pcpi_div.start$2
.sym 124392 $abc$61060$new_n3973_
.sym 124396 clock.counterI[0]
.sym 124397 clock.counterI[1]
.sym 124471 $false
.sym 124472 $false
.sym 124473 $false
.sym 124474 soc.cpu.pcpi_div.divisor[33]
.sym 124477 $false
.sym 124478 $false
.sym 124479 $false
.sym 124480 soc.cpu.pcpi_div.divisor[26]
.sym 124483 $false
.sym 124484 $false
.sym 124485 $false
.sym 124486 soc.cpu.pcpi_div.divisor[55]
.sym 124489 $false
.sym 124490 $false
.sym 124491 $false
.sym 124492 soc.cpu.pcpi_div.divisor[29]
.sym 124495 $false
.sym 124496 $false
.sym 124497 $false
.sym 124498 soc.cpu.pcpi_div.divisor[19]
.sym 124501 $false
.sym 124502 $false
.sym 124503 $false
.sym 124504 soc.cpu.pcpi_div.divisor[31]
.sym 124507 soc.cpu.pcpi_div.divisor[13]
.sym 124508 $false
.sym 124509 $false
.sym 124510 $false
.sym 124511 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 124512 clk_16mhz$2$2
.sym 124513 soc.cpu.pcpi_div.start$2
.sym 124516 clock.counterI[2]
.sym 124517 clock.counterI[3]
.sym 124518 clock.counterI[4]
.sym 124519 clock.counterI[5]
.sym 124520 clock.counterI[6]
.sym 124521 clock.counterI[7]
.sym 124588 $false
.sym 124589 $false
.sym 124590 soc.cpu.pcpi_div.divisor[22]
.sym 124591 soc.cpu.pcpi_div.dividend[22]
.sym 124594 $abc$61060$new_n5248_
.sym 124595 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12087[18]_new_
.sym 124596 $abc$61060$new_n8156_
.sym 124597 soc.cpu.pcpi_div.divisor[51]
.sym 124600 soc.cpu.pcpi_div.divisor[27]
.sym 124601 soc.cpu.pcpi_div.dividend[27]
.sym 124602 soc.cpu.pcpi_div.divisor[54]
.sym 124603 soc.cpu.pcpi_div.divisor[53]
.sym 124606 $abc$61060$new_n5245_
.sym 124607 soc.cpu.pcpi_div.divisor[29]
.sym 124608 soc.cpu.pcpi_div.dividend[29]
.sym 124609 $abc$61060$auto$alumacc.cc:490:replace_alu$7196[22]_new_inv_
.sym 124612 clock.counterI[6]
.sym 124613 clock.counterI[5]
.sym 124614 clock.counterI[4]
.sym 124615 clock.counterI[3]
.sym 124618 soc.cpu.pcpi_div.divisor[29]
.sym 124619 $false
.sym 124620 $false
.sym 124621 $false
.sym 124624 soc.cpu.pcpi_div.divisor[28]
.sym 124625 $false
.sym 124626 $false
.sym 124627 $false
.sym 124630 soc.cpu.pcpi_div.divisor[27]
.sym 124631 $false
.sym 124632 $false
.sym 124633 $false
.sym 124634 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 124635 clk_16mhz$2$2
.sym 124636 soc.cpu.pcpi_div.start$2
.sym 124637 clock.counterI[8]
.sym 124638 clock.counterI[9]
.sym 124639 clock.counterI[10]
.sym 124640 clock.counterI[11]
.sym 124641 clock.counterI[12]
.sym 124642 clock.counterI[13]
.sym 124643 clock.counterI[14]
.sym 124644 clock.counterI[15]
.sym 124711 $false
.sym 124712 $false
.sym 124713 $false
.sym 124714 soc.cpu.pcpi_div.divisor[43]
.sym 124717 $false
.sym 124718 $false
.sym 124719 $false
.sym 124720 soc.cpu.pcpi_div.divisor[53]
.sym 124723 $abc$61060$new_n3979_
.sym 124724 $abc$61060$new_n3978_
.sym 124725 $abc$61060$new_n3977_
.sym 124726 $abc$61060$new_n3976_
.sym 124735 $false
.sym 124736 $false
.sym 124737 $false
.sym 124738 soc.cpu.pcpi_div.divisor[51]
.sym 124741 clock.counterI[10]
.sym 124742 clock.counterI[9]
.sym 124743 clock.counterI[8]
.sym 124744 clock.counterI[7]
.sym 124747 soc.cpu.pcpi_div.divisor[31]
.sym 124748 $false
.sym 124749 $false
.sym 124750 $false
.sym 124757 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 124758 clk_16mhz$2$2
.sym 124759 soc.cpu.pcpi_div.start$2
.sym 124760 clock.counterI[16]
.sym 124761 clock.counterI[17]
.sym 124762 clock.counterI[18]
.sym 124763 clock.counterI[19]
.sym 124764 clock.counterI[20]
.sym 124765 clock.counterI[21]
.sym 124766 clock.counterI[22]
.sym 124767 clock.counterI[23]
.sym 124834 clock.counterI[22]
.sym 124835 clock.counterI[21]
.sym 124836 clock.counterI[20]
.sym 124837 clock.counterI[19]
.sym 124852 $false
.sym 124853 $false
.sym 124854 $false
.sym 124855 soc.cpu.pcpi_div.divisor[54]
.sym 124864 $abc$61060$new_n3974_
.sym 124865 $abc$61060$new_n3973_
.sym 124866 $abc$61060$new_n3972_
.sym 124867 $abc$61060$new_n3971_
.sym 124870 clock.counterI[18]
.sym 124871 clock.counterI[17]
.sym 124872 clock.counterI[16]
.sym 124873 clock.counterI[15]
.sym 124876 $false
.sym 124877 $false
.sym 124878 $abc$61060$new_n3975_
.sym 124879 $abc$61060$new_n3970_
.sym 124883 clock.counterI[24]
.sym 124884 clock.counterI[25]
.sym 124885 clock.counterI[26]
.sym 124886 clock.counterI[27]
.sym 124887 clock.counterI[28]
.sym 124888 clock.counterI[29]
.sym 124889 clock.counterI[30]
.sym 124890 clock.counterI[31]
.sym 124963 clock.counterI[26]
.sym 124964 clock.counterI[25]
.sym 124965 clock.counterI[24]
.sym 124966 clock.counterI[23]
.sym 125081 flash_clk$2
.sym 125084 flash_csb$2
.sym 125306 $true
.sym 125343 soc.simpleuart.recv_state[0]$2
.sym 125344 $false
.sym 125345 soc.simpleuart.recv_state[0]
.sym 125346 $false
.sym 125347 $false
.sym 125349 $auto$alumacc.cc:474:replace_alu$7347.C[2]
.sym 125351 $false
.sym 125352 soc.simpleuart.recv_state[1]
.sym 125355 $auto$alumacc.cc:474:replace_alu$7347.C[3]
.sym 125356 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 125357 $false
.sym 125358 soc.simpleuart.recv_state[2]
.sym 125359 $auto$alumacc.cc:474:replace_alu$7347.C[2]
.sym 125362 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_
.sym 125363 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 125364 soc.simpleuart.recv_state[3]
.sym 125365 $auto$alumacc.cc:474:replace_alu$7347.C[3]
.sym 125390 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215
.sym 125391 clk_16mhz$2$2
.sym 125392 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 125467 $false
.sym 125468 $abc$61060$new_n5126_
.sym 125469 uart_in$2
.sym 125470 soc.simpleuart.recv_state[0]
.sym 125473 $false
.sym 125474 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 125475 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_
.sym 125476 $abc$61060$new_n5124_
.sym 125479 soc.simpleuart.recv_state[0]
.sym 125480 $abc$61060$new_n5126_
.sym 125481 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]
.sym 125482 soc.simpleuart.recv_state[2]
.sym 125485 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]
.sym 125486 $abc$61060$new_n5126_
.sym 125487 soc.simpleuart.recv_state[0]
.sym 125488 soc.simpleuart.recv_state[2]
.sym 125491 $false
.sym 125492 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 125493 $abc$61060$new_n5126_
.sym 125494 soc.simpleuart.recv_state[2]
.sym 125497 $false
.sym 125498 $false
.sym 125499 soc.simpleuart.recv_state[3]
.sym 125500 soc.simpleuart.recv_state[1]
.sym 125503 soc.simpleuart.recv_state[3]
.sym 125504 soc.simpleuart.recv_state[1]
.sym 125505 soc.simpleuart.recv_state[2]
.sym 125506 soc.simpleuart.recv_state[0]
.sym 125509 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_
.sym 125510 $abc$61060$new_n7531_
.sym 125511 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 125512 soc.simpleuart.recv_state[0]
.sym 125513 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215
.sym 125514 clk_16mhz$2$2
.sym 125515 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 125552 $true
.sym 125589 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]$2
.sym 125590 $false
.sym 125591 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 125592 $false
.sym 125593 $false
.sym 125595 $auto$alumacc.cc:474:replace_alu$7317.C[2]
.sym 125597 $false
.sym 125598 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 125601 $auto$alumacc.cc:474:replace_alu$7317.C[3]
.sym 125602 $false
.sym 125603 $false
.sym 125604 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.sym 125605 $auto$alumacc.cc:474:replace_alu$7317.C[2]
.sym 125607 $auto$alumacc.cc:474:replace_alu$7317.C[4]
.sym 125608 $false
.sym 125609 $false
.sym 125610 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.sym 125611 $auto$alumacc.cc:474:replace_alu$7317.C[3]
.sym 125613 $auto$alumacc.cc:474:replace_alu$7317.C[5]
.sym 125614 $false
.sym 125615 $false
.sym 125616 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.sym 125617 $auto$alumacc.cc:474:replace_alu$7317.C[4]
.sym 125619 $auto$alumacc.cc:474:replace_alu$7317.C[6]
.sym 125620 $false
.sym 125621 $false
.sym 125622 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.sym 125623 $auto$alumacc.cc:474:replace_alu$7317.C[5]
.sym 125625 $auto$alumacc.cc:474:replace_alu$7317.C[7]
.sym 125626 $false
.sym 125627 $false
.sym 125628 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.sym 125629 $auto$alumacc.cc:474:replace_alu$7317.C[6]
.sym 125631 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 125632 $false
.sym 125633 $false
.sym 125634 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.sym 125635 $auto$alumacc.cc:474:replace_alu$7317.C[7]
.sym 125645 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.sym 125675 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 125712 $auto$alumacc.cc:474:replace_alu$7317.C[9]
.sym 125713 $false
.sym 125714 $false
.sym 125715 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.sym 125716 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 125718 $auto$alumacc.cc:474:replace_alu$7317.C[10]
.sym 125719 $false
.sym 125720 $false
.sym 125721 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.sym 125722 $auto$alumacc.cc:474:replace_alu$7317.C[9]
.sym 125724 $auto$alumacc.cc:474:replace_alu$7317.C[11]
.sym 125725 $false
.sym 125726 $false
.sym 125727 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.sym 125728 $auto$alumacc.cc:474:replace_alu$7317.C[10]
.sym 125730 $auto$alumacc.cc:474:replace_alu$7317.C[12]
.sym 125731 $false
.sym 125732 $false
.sym 125733 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.sym 125734 $auto$alumacc.cc:474:replace_alu$7317.C[11]
.sym 125736 $auto$alumacc.cc:474:replace_alu$7317.C[13]
.sym 125737 $false
.sym 125738 $false
.sym 125739 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.sym 125740 $auto$alumacc.cc:474:replace_alu$7317.C[12]
.sym 125742 $auto$alumacc.cc:474:replace_alu$7317.C[14]
.sym 125743 $false
.sym 125744 $false
.sym 125745 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.sym 125746 $auto$alumacc.cc:474:replace_alu$7317.C[13]
.sym 125748 $auto$alumacc.cc:474:replace_alu$7317.C[15]
.sym 125749 $false
.sym 125750 $false
.sym 125751 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.sym 125752 $auto$alumacc.cc:474:replace_alu$7317.C[14]
.sym 125754 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 125755 $false
.sym 125756 $false
.sym 125757 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.sym 125758 $auto$alumacc.cc:474:replace_alu$7317.C[15]
.sym 125798 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 125835 $auto$alumacc.cc:474:replace_alu$7317.C[17]
.sym 125836 $false
.sym 125837 $false
.sym 125838 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.sym 125839 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 125841 $auto$alumacc.cc:474:replace_alu$7317.C[18]
.sym 125842 $false
.sym 125843 $false
.sym 125844 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.sym 125845 $auto$alumacc.cc:474:replace_alu$7317.C[17]
.sym 125847 $auto$alumacc.cc:474:replace_alu$7317.C[19]
.sym 125848 $false
.sym 125849 $false
.sym 125850 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.sym 125851 $auto$alumacc.cc:474:replace_alu$7317.C[18]
.sym 125853 $auto$alumacc.cc:474:replace_alu$7317.C[20]
.sym 125854 $false
.sym 125855 $false
.sym 125856 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.sym 125857 $auto$alumacc.cc:474:replace_alu$7317.C[19]
.sym 125859 $auto$alumacc.cc:474:replace_alu$7317.C[21]
.sym 125860 $false
.sym 125861 $false
.sym 125862 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.sym 125863 $auto$alumacc.cc:474:replace_alu$7317.C[20]
.sym 125865 $auto$alumacc.cc:474:replace_alu$7317.C[22]
.sym 125866 $false
.sym 125867 $false
.sym 125868 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.sym 125869 $auto$alumacc.cc:474:replace_alu$7317.C[21]
.sym 125871 $auto$alumacc.cc:474:replace_alu$7317.C[23]
.sym 125872 $false
.sym 125873 $false
.sym 125874 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.sym 125875 $auto$alumacc.cc:474:replace_alu$7317.C[22]
.sym 125877 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 125878 $false
.sym 125879 $false
.sym 125880 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.sym 125881 $auto$alumacc.cc:474:replace_alu$7317.C[23]
.sym 125921 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 125958 $auto$alumacc.cc:474:replace_alu$7317.C[25]
.sym 125959 $false
.sym 125960 $false
.sym 125961 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.sym 125962 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 125964 $auto$alumacc.cc:474:replace_alu$7317.C[26]
.sym 125965 $false
.sym 125966 $false
.sym 125967 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.sym 125968 $auto$alumacc.cc:474:replace_alu$7317.C[25]
.sym 125970 $auto$alumacc.cc:474:replace_alu$7317.C[27]
.sym 125971 $false
.sym 125972 $false
.sym 125973 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.sym 125974 $auto$alumacc.cc:474:replace_alu$7317.C[26]
.sym 125976 $auto$alumacc.cc:474:replace_alu$7317.C[28]
.sym 125977 $false
.sym 125978 $false
.sym 125979 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.sym 125980 $auto$alumacc.cc:474:replace_alu$7317.C[27]
.sym 125982 $auto$alumacc.cc:474:replace_alu$7317.C[29]
.sym 125983 $false
.sym 125984 $false
.sym 125985 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.sym 125986 $auto$alumacc.cc:474:replace_alu$7317.C[28]
.sym 125988 $auto$alumacc.cc:474:replace_alu$7317.C[30]
.sym 125989 $false
.sym 125990 $false
.sym 125991 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.sym 125992 $auto$alumacc.cc:474:replace_alu$7317.C[29]
.sym 125994 $auto$alumacc.cc:474:replace_alu$7317.C[31]
.sym 125995 $false
.sym 125996 $false
.sym 125997 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.sym 125998 $auto$alumacc.cc:474:replace_alu$7317.C[30]
.sym 126001 $false
.sym 126002 $false
.sym 126003 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 126004 $auto$alumacc.cc:474:replace_alu$7317.C[31]
.sym 126010 soc.simpleuart.recv_divcnt[2]
.sym 126011 soc.simpleuart.recv_divcnt[3]
.sym 126012 soc.simpleuart.recv_divcnt[4]
.sym 126013 soc.simpleuart.recv_divcnt[5]
.sym 126014 soc.simpleuart.recv_divcnt[6]
.sym 126015 soc.simpleuart.recv_divcnt[7]
.sym 126082 $false
.sym 126083 $false
.sym 126084 $false
.sym 126085 soc.simpleuart.recv_divcnt[1]
.sym 126094 $false
.sym 126095 $false
.sym 126096 $false
.sym 126097 soc.simpleuart.recv_divcnt[7]
.sym 126100 $false
.sym 126101 $false
.sym 126102 $false
.sym 126103 soc.simpleuart.recv_divcnt[5]
.sym 126106 $false
.sym 126107 $false
.sym 126108 $false
.sym 126109 soc.simpleuart.recv_divcnt[4]
.sym 126118 $false
.sym 126119 $false
.sym 126120 $false
.sym 126121 soc.simpleuart.recv_divcnt[2]
.sym 126124 $false
.sym 126125 $false
.sym 126126 $false
.sym 126127 soc.simpleuart.recv_divcnt[6]
.sym 126131 soc.simpleuart.recv_divcnt[8]
.sym 126132 soc.simpleuart.recv_divcnt[9]
.sym 126133 soc.simpleuart.recv_divcnt[10]
.sym 126134 soc.simpleuart.recv_divcnt[11]
.sym 126135 soc.simpleuart.recv_divcnt[12]
.sym 126136 soc.simpleuart.recv_divcnt[13]
.sym 126137 soc.simpleuart.recv_divcnt[14]
.sym 126138 soc.simpleuart.recv_divcnt[15]
.sym 126167 $true
.sym 126204 $auto$alumacc.cc:474:replace_alu$7179.C[1]
.sym 126206 soc.simpleuart.cfg_divider[1]
.sym 126207 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[0]
.sym 126210 $auto$alumacc.cc:474:replace_alu$7179.C[2]
.sym 126212 soc.simpleuart.cfg_divider[2]
.sym 126213 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[1]
.sym 126216 $auto$alumacc.cc:474:replace_alu$7179.C[3]
.sym 126218 soc.simpleuart.cfg_divider[3]
.sym 126219 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[2]
.sym 126222 $auto$alumacc.cc:474:replace_alu$7179.C[4]
.sym 126224 soc.simpleuart.cfg_divider[4]
.sym 126225 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[3]
.sym 126228 $auto$alumacc.cc:474:replace_alu$7179.C[5]
.sym 126230 soc.simpleuart.cfg_divider[5]
.sym 126231 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[4]
.sym 126234 $auto$alumacc.cc:474:replace_alu$7179.C[6]
.sym 126236 soc.simpleuart.cfg_divider[6]
.sym 126237 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[5]
.sym 126240 $auto$alumacc.cc:474:replace_alu$7179.C[7]
.sym 126242 soc.simpleuart.cfg_divider[7]
.sym 126243 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[6]
.sym 126246 $auto$alumacc.cc:474:replace_alu$7179.C[8]
.sym 126248 soc.simpleuart.cfg_divider[8]
.sym 126249 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[7]
.sym 126254 soc.simpleuart.recv_divcnt[16]
.sym 126255 soc.simpleuart.recv_divcnt[17]
.sym 126256 soc.simpleuart.recv_divcnt[18]
.sym 126257 soc.simpleuart.recv_divcnt[19]
.sym 126258 soc.simpleuart.recv_divcnt[20]
.sym 126259 soc.simpleuart.recv_divcnt[21]
.sym 126260 soc.simpleuart.recv_divcnt[22]
.sym 126261 soc.simpleuart.recv_divcnt[23]
.sym 126290 $auto$alumacc.cc:474:replace_alu$7179.C[8]
.sym 126327 $auto$alumacc.cc:474:replace_alu$7179.C[9]
.sym 126329 soc.simpleuart.cfg_divider[9]
.sym 126330 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[8]
.sym 126333 $auto$alumacc.cc:474:replace_alu$7179.C[10]
.sym 126335 soc.simpleuart.cfg_divider[10]
.sym 126336 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[9]
.sym 126339 $auto$alumacc.cc:474:replace_alu$7179.C[11]
.sym 126341 soc.simpleuart.cfg_divider[11]
.sym 126342 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[10]
.sym 126345 $auto$alumacc.cc:474:replace_alu$7179.C[12]
.sym 126347 soc.simpleuart.cfg_divider[12]
.sym 126348 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[11]
.sym 126351 $auto$alumacc.cc:474:replace_alu$7179.C[13]
.sym 126353 soc.simpleuart.cfg_divider[13]
.sym 126354 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[12]
.sym 126357 $auto$alumacc.cc:474:replace_alu$7179.C[14]
.sym 126359 soc.simpleuart.cfg_divider[14]
.sym 126360 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[13]
.sym 126363 $auto$alumacc.cc:474:replace_alu$7179.C[15]
.sym 126365 soc.simpleuart.cfg_divider[15]
.sym 126366 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[14]
.sym 126369 $auto$alumacc.cc:474:replace_alu$7179.C[16]
.sym 126371 soc.simpleuart.cfg_divider[16]
.sym 126372 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[15]
.sym 126377 soc.simpleuart.recv_divcnt[24]
.sym 126378 soc.simpleuart.recv_divcnt[25]
.sym 126379 soc.simpleuart.recv_divcnt[26]
.sym 126380 soc.simpleuart.recv_divcnt[27]
.sym 126381 soc.simpleuart.recv_divcnt[28]
.sym 126382 soc.simpleuart.recv_divcnt[29]
.sym 126383 soc.simpleuart.recv_divcnt[30]
.sym 126384 soc.simpleuart.recv_divcnt[31]
.sym 126413 $auto$alumacc.cc:474:replace_alu$7179.C[16]
.sym 126450 $auto$alumacc.cc:474:replace_alu$7179.C[17]
.sym 126452 soc.simpleuart.cfg_divider[17]
.sym 126453 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[16]
.sym 126456 $auto$alumacc.cc:474:replace_alu$7179.C[18]
.sym 126458 soc.simpleuart.cfg_divider[18]
.sym 126459 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[17]
.sym 126462 $auto$alumacc.cc:474:replace_alu$7179.C[19]
.sym 126464 soc.simpleuart.cfg_divider[19]
.sym 126465 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[18]
.sym 126468 $auto$alumacc.cc:474:replace_alu$7179.C[20]
.sym 126470 soc.simpleuart.cfg_divider[20]
.sym 126471 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[19]
.sym 126474 $auto$alumacc.cc:474:replace_alu$7179.C[21]
.sym 126476 soc.simpleuart.cfg_divider[21]
.sym 126477 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[20]
.sym 126480 $auto$alumacc.cc:474:replace_alu$7179.C[22]
.sym 126482 soc.simpleuart.cfg_divider[22]
.sym 126483 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[21]
.sym 126486 $auto$alumacc.cc:474:replace_alu$7179.C[23]
.sym 126488 soc.simpleuart.cfg_divider[23]
.sym 126489 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[22]
.sym 126492 $auto$alumacc.cc:474:replace_alu$7179.C[24]
.sym 126494 soc.simpleuart.cfg_divider[24]
.sym 126495 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[23]
.sym 126500 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[17]
.sym 126501 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[22]
.sym 126502 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[25]
.sym 126503 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[24]
.sym 126504 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[13]
.sym 126505 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[30]
.sym 126506 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[27]
.sym 126507 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[26]
.sym 126536 $auto$alumacc.cc:474:replace_alu$7179.C[24]
.sym 126573 $auto$alumacc.cc:474:replace_alu$7179.C[25]
.sym 126575 soc.simpleuart.cfg_divider[25]
.sym 126576 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[24]
.sym 126579 $auto$alumacc.cc:474:replace_alu$7179.C[26]
.sym 126581 soc.simpleuart.cfg_divider[26]
.sym 126582 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[25]
.sym 126585 $auto$alumacc.cc:474:replace_alu$7179.C[27]
.sym 126587 soc.simpleuart.cfg_divider[27]
.sym 126588 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[26]
.sym 126591 $auto$alumacc.cc:474:replace_alu$7179.C[28]
.sym 126593 soc.simpleuart.cfg_divider[28]
.sym 126594 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[27]
.sym 126597 $auto$alumacc.cc:474:replace_alu$7179.C[29]
.sym 126599 soc.simpleuart.cfg_divider[29]
.sym 126600 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[28]
.sym 126603 $auto$alumacc.cc:474:replace_alu$7179.C[30]
.sym 126605 soc.simpleuart.cfg_divider[30]
.sym 126606 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[29]
.sym 126609 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]$2
.sym 126611 soc.simpleuart.cfg_divider[31]
.sym 126612 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[30]
.sym 126619 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]$2
.sym 126625 $abc$61060$new_n5115_
.sym 126627 soc.simpleuart.recv_divcnt[0]
.sym 126628 soc.simpleuart.recv_divcnt[1]
.sym 126697 $false
.sym 126698 $false
.sym 126699 $false
.sym 126700 soc.simpleuart.recv_divcnt[29]
.sym 126703 $false
.sym 126704 $false
.sym 126705 soc.simpleuart.recv_divcnt[1]
.sym 126706 soc.simpleuart.cfg_divider[1]
.sym 126709 $false
.sym 126710 $abc$61060$new_n5096_
.sym 126711 soc.simpleuart.recv_divcnt[25]
.sym 126712 soc.simpleuart.cfg_divider[25]
.sym 126715 soc.simpleuart.cfg_divider[26]
.sym 126716 soc.simpleuart.recv_divcnt[26]
.sym 126717 soc.simpleuart.cfg_divider[27]
.sym 126718 soc.simpleuart.recv_divcnt[27]
.sym 126721 $false
.sym 126722 $false
.sym 126723 $false
.sym 126724 soc.simpleuart.recv_divcnt[18]
.sym 126727 soc.simpleuart.recv_divcnt[22]
.sym 126728 soc.simpleuart.cfg_divider[22]
.sym 126729 soc.simpleuart.recv_divcnt[7]
.sym 126730 soc.simpleuart.cfg_divider[7]
.sym 126733 $abc$61060$auto$alumacc.cc:490:replace_alu$7169[1]_new_
.sym 126734 $abc$61060$new_n5095_
.sym 126735 soc.simpleuart.recv_divcnt[4]
.sym 126736 soc.simpleuart.cfg_divider[4]
.sym 126739 $false
.sym 126740 $false
.sym 126741 $false
.sym 126742 soc.simpleuart.recv_divcnt[28]
.sym 126820 $false
.sym 126821 $false
.sym 126822 $false
.sym 126823 soc.simpleuart.cfg_divider[0]
.sym 126826 $abc$61060$new_n5106_
.sym 126827 $abc$61060$new_n5098_
.sym 126828 $abc$61060$new_n5094_
.sym 126829 $abc$61060$new_n8143_
.sym 126832 soc.simpleuart.cfg_divider[21]
.sym 126833 soc.simpleuart.recv_divcnt[21]
.sym 126834 soc.simpleuart.recv_divcnt[24]
.sym 126835 soc.simpleuart.cfg_divider[24]
.sym 126838 $abc$61060$auto$alumacc.cc:490:replace_alu$7169[2]_new_
.sym 126839 $abc$61060$new_n5107_
.sym 126840 soc.simpleuart.recv_divcnt[17]
.sym 126841 soc.simpleuart.cfg_divider[17]
.sym 126844 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11826[8]_new_
.sym 126845 $abc$61060$new_n8142_
.sym 126846 soc.simpleuart.recv_divcnt[13]
.sym 126847 soc.simpleuart.cfg_divider[13]
.sym 126850 $false
.sym 126851 $false
.sym 126852 soc.simpleuart.recv_divcnt[2]
.sym 126853 soc.simpleuart.cfg_divider[2]
.sym 126856 soc.simpleuart.recv_divcnt[29]
.sym 126857 soc.simpleuart.cfg_divider[29]
.sym 126858 soc.simpleuart.recv_divcnt[6]
.sym 126859 soc.simpleuart.cfg_divider[6]
.sym 126862 soc.simpleuart.recv_divcnt[15]
.sym 126863 soc.simpleuart.cfg_divider[15]
.sym 126864 soc.simpleuart.recv_divcnt[14]
.sym 126865 soc.simpleuart.cfg_divider[14]
.sym 126943 $false
.sym 126944 $false
.sym 126945 $false
.sym 126946 soc.simpleuart.cfg_divider[9]
.sym 126949 $false
.sym 126950 $false
.sym 126951 $false
.sym 126952 soc.simpleuart.cfg_divider[4]
.sym 126955 $abc$61060$new_n5101_
.sym 126956 $abc$61060$new_n5099_
.sym 126957 soc.simpleuart.recv_divcnt[18]
.sym 126958 soc.simpleuart.cfg_divider[18]
.sym 126961 $false
.sym 126962 $false
.sym 126963 $false
.sym 126964 soc.simpleuart.cfg_divider[11]
.sym 126967 soc.simpleuart.recv_divcnt[21]
.sym 126968 soc.simpleuart.cfg_divider[21]
.sym 126969 soc.simpleuart.cfg_divider[24]
.sym 126970 soc.simpleuart.recv_divcnt[24]
.sym 126973 $false
.sym 126974 $abc$61060$new_n5100_
.sym 126975 soc.simpleuart.recv_divcnt[28]
.sym 126976 soc.simpleuart.cfg_divider[28]
.sym 126979 $false
.sym 126980 $false
.sym 126981 $false
.sym 126982 soc.simpleuart.cfg_divider[13]
.sym 126985 soc.simpleuart.recv_divcnt[26]
.sym 126986 soc.simpleuart.cfg_divider[26]
.sym 126987 soc.simpleuart.recv_divcnt[27]
.sym 126988 soc.simpleuart.cfg_divider[27]
.sym 127066 $false
.sym 127067 $false
.sym 127068 $false
.sym 127069 soc.simpleuart.cfg_divider[12]
.sym 127072 $false
.sym 127073 $false
.sym 127074 $false
.sym 127075 soc.simpleuart.cfg_divider[3]
.sym 127078 $false
.sym 127079 $false
.sym 127080 $false
.sym 127081 soc.simpleuart.cfg_divider[7]
.sym 127084 $false
.sym 127085 $false
.sym 127086 $false
.sym 127087 soc.simpleuart.cfg_divider[17]
.sym 127090 $false
.sym 127091 $false
.sym 127092 $false
.sym 127093 soc.simpleuart.cfg_divider[16]
.sym 127096 $false
.sym 127097 $false
.sym 127098 $false
.sym 127099 soc.simpleuart.cfg_divider[15]
.sym 127102 $false
.sym 127103 $false
.sym 127104 $false
.sym 127105 soc.simpleuart.cfg_divider[20]
.sym 127108 $false
.sym 127109 $false
.sym 127110 $false
.sym 127111 soc.simpleuart.cfg_divider[6]
.sym 127189 $false
.sym 127190 $false
.sym 127191 $false
.sym 127192 soc.simpleuart.cfg_divider[24]
.sym 127195 $false
.sym 127196 $false
.sym 127197 $false
.sym 127198 soc.simpleuart.cfg_divider[22]
.sym 127201 $false
.sym 127202 $false
.sym 127203 $false
.sym 127204 soc.simpleuart.cfg_divider[26]
.sym 127207 $false
.sym 127208 $false
.sym 127209 $false
.sym 127210 soc.simpleuart.cfg_divider[14]
.sym 127213 $false
.sym 127214 $false
.sym 127215 $false
.sym 127216 soc.simpleuart.cfg_divider[2]
.sym 127219 $false
.sym 127220 $false
.sym 127221 $false
.sym 127222 soc.simpleuart.cfg_divider[1]
.sym 127225 $false
.sym 127226 $false
.sym 127227 $false
.sym 127228 soc.simpleuart.cfg_divider[31]
.sym 127231 $false
.sym 127232 $false
.sym 127233 $false
.sym 127234 soc.simpleuart.cfg_divider[25]
.sym 127238 $abc$61060$auto$alumacc.cc:491:replace_alu$7170[31]
.sym 127239 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.sym 127240 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.sym 127241 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.sym 127242 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.sym 127243 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.sym 127244 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.sym 127245 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.sym 127312 $false
.sym 127313 $abc$61060$new_n5154_
.sym 127314 soc.simpleuart.send_divcnt[19]
.sym 127315 soc.simpleuart.cfg_divider[19]
.sym 127318 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[14]_new_
.sym 127319 $abc$61060$new_n5160_
.sym 127320 soc.simpleuart.cfg_divider[7]
.sym 127321 soc.simpleuart.send_divcnt[7]
.sym 127324 soc.simpleuart.cfg_divider[7]
.sym 127325 soc.simpleuart.send_divcnt[7]
.sym 127326 soc.simpleuart.send_divcnt[20]
.sym 127327 soc.simpleuart.cfg_divider[20]
.sym 127330 soc.simpleuart.send_divcnt[5]
.sym 127331 soc.simpleuart.cfg_divider[5]
.sym 127332 soc.simpleuart.send_divcnt[1]
.sym 127333 soc.simpleuart.cfg_divider[1]
.sym 127336 soc.simpleuart.send_divcnt[17]
.sym 127337 soc.simpleuart.cfg_divider[17]
.sym 127338 soc.simpleuart.cfg_divider[20]
.sym 127339 soc.simpleuart.send_divcnt[20]
.sym 127342 soc.simpleuart.send_divcnt[3]
.sym 127343 soc.simpleuart.cfg_divider[3]
.sym 127344 soc.simpleuart.send_divcnt[2]
.sym 127345 soc.simpleuart.cfg_divider[2]
.sym 127348 $false
.sym 127349 $false
.sym 127350 $false
.sym 127351 soc.simpleuart.cfg_divider[27]
.sym 127354 $false
.sym 127355 $false
.sym 127356 $false
.sym 127357 soc.simpleuart.cfg_divider[18]
.sym 127435 $abc$61060$new_n5158_
.sym 127436 $abc$61060$new_n5157_
.sym 127437 soc.simpleuart.send_divcnt[6]
.sym 127438 soc.simpleuart.cfg_divider[6]
.sym 127441 $abc$61060$new_n5145_
.sym 127442 $abc$61060$new_n5143_
.sym 127443 soc.simpleuart.send_divcnt[4]
.sym 127444 soc.simpleuart.cfg_divider[4]
.sym 127447 $false
.sym 127448 $abc$61060$new_n5144_
.sym 127449 soc.simpleuart.send_divcnt[30]
.sym 127450 soc.simpleuart.cfg_divider[30]
.sym 127453 soc.simpleuart.send_divcnt[13]
.sym 127454 soc.simpleuart.cfg_divider[13]
.sym 127455 soc.simpleuart.send_divcnt[0]
.sym 127456 soc.simpleuart.cfg_divider[0]
.sym 127459 soc.simpleuart.send_divcnt[15]
.sym 127460 soc.simpleuart.cfg_divider[15]
.sym 127461 soc.simpleuart.send_divcnt[8]
.sym 127462 soc.simpleuart.cfg_divider[8]
.sym 127465 soc.simpleuart.send_divcnt[28]
.sym 127466 soc.simpleuart.cfg_divider[28]
.sym 127467 soc.simpleuart.send_divcnt[14]
.sym 127468 soc.simpleuart.cfg_divider[14]
.sym 127471 $false
.sym 127472 $false
.sym 127473 $false
.sym 127474 soc.simpleuart.cfg_divider[10]
.sym 127477 $abc$61060$new_n8152_
.sym 127478 $false
.sym 127479 soc.simpleuart.send_divcnt[1]
.sym 127480 soc.simpleuart.send_divcnt[0]
.sym 127481 $true
.sym 127482 clk_16mhz$2$2
.sym 127483 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 127558 soc.simpleuart.send_divcnt[31]
.sym 127559 soc.simpleuart.cfg_divider[31]
.sym 127560 soc.simpleuart.send_divcnt[24]
.sym 127561 soc.simpleuart.cfg_divider[24]
.sym 127564 $abc$61060$new_n5150_
.sym 127565 $abc$61060$new_n5149_
.sym 127566 $abc$61060$new_n5148_
.sym 127567 $abc$61060$new_n5147_
.sym 127570 soc.simpleuart.send_divcnt[16]
.sym 127571 soc.simpleuart.cfg_divider[16]
.sym 127572 soc.simpleuart.send_divcnt[23]
.sym 127573 soc.simpleuart.cfg_divider[23]
.sym 127576 $false
.sym 127577 $false
.sym 127578 $false
.sym 127579 soc.simpleuart.cfg_divider[28]
.sym 127582 soc.simpleuart.send_divcnt[21]
.sym 127583 soc.simpleuart.cfg_divider[21]
.sym 127584 soc.simpleuart.cfg_divider[23]
.sym 127585 soc.simpleuart.send_divcnt[23]
.sym 127588 soc.simpleuart.send_divcnt[29]
.sym 127589 soc.simpleuart.cfg_divider[29]
.sym 127590 soc.simpleuart.send_divcnt[12]
.sym 127591 soc.simpleuart.cfg_divider[12]
.sym 127594 soc.simpleuart.send_divcnt[18]
.sym 127595 soc.simpleuart.cfg_divider[18]
.sym 127596 soc.simpleuart.cfg_divider[16]
.sym 127597 soc.simpleuart.send_divcnt[16]
.sym 127600 soc.simpleuart.send_divcnt[22]
.sym 127601 soc.simpleuart.cfg_divider[22]
.sym 127602 soc.simpleuart.cfg_divider[21]
.sym 127603 soc.simpleuart.send_divcnt[21]
.sym 127643 $true
.sym 127680 soc.simpleuart.send_divcnt[0]$2
.sym 127681 $false
.sym 127682 soc.simpleuart.send_divcnt[0]
.sym 127683 $false
.sym 127684 $false
.sym 127686 $auto$alumacc.cc:474:replace_alu$7353.C[2]
.sym 127688 $false
.sym 127689 soc.simpleuart.send_divcnt[1]
.sym 127692 $auto$alumacc.cc:474:replace_alu$7353.C[3]
.sym 127693 $abc$61060$new_n8152_
.sym 127694 $false
.sym 127695 soc.simpleuart.send_divcnt[2]
.sym 127696 $auto$alumacc.cc:474:replace_alu$7353.C[2]
.sym 127698 $auto$alumacc.cc:474:replace_alu$7353.C[4]
.sym 127699 $abc$61060$new_n8152_
.sym 127700 $false
.sym 127701 soc.simpleuart.send_divcnt[3]
.sym 127702 $auto$alumacc.cc:474:replace_alu$7353.C[3]
.sym 127704 $auto$alumacc.cc:474:replace_alu$7353.C[5]
.sym 127705 $abc$61060$new_n8152_
.sym 127706 $false
.sym 127707 soc.simpleuart.send_divcnt[4]
.sym 127708 $auto$alumacc.cc:474:replace_alu$7353.C[4]
.sym 127710 $auto$alumacc.cc:474:replace_alu$7353.C[6]
.sym 127711 $abc$61060$new_n8152_
.sym 127712 $false
.sym 127713 soc.simpleuart.send_divcnt[5]
.sym 127714 $auto$alumacc.cc:474:replace_alu$7353.C[5]
.sym 127716 $auto$alumacc.cc:474:replace_alu$7353.C[7]
.sym 127717 $abc$61060$new_n8152_
.sym 127718 $false
.sym 127719 soc.simpleuart.send_divcnt[6]
.sym 127720 $auto$alumacc.cc:474:replace_alu$7353.C[6]
.sym 127722 $auto$alumacc.cc:474:replace_alu$7353.C[8]
.sym 127723 $abc$61060$new_n8152_
.sym 127724 $false
.sym 127725 soc.simpleuart.send_divcnt[7]
.sym 127726 $auto$alumacc.cc:474:replace_alu$7353.C[7]
.sym 127727 $true
.sym 127728 clk_16mhz$2$2
.sym 127729 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 127766 $auto$alumacc.cc:474:replace_alu$7353.C[8]
.sym 127803 $auto$alumacc.cc:474:replace_alu$7353.C[9]
.sym 127804 $abc$61060$new_n8152_
.sym 127805 $false
.sym 127806 soc.simpleuart.send_divcnt[8]
.sym 127807 $auto$alumacc.cc:474:replace_alu$7353.C[8]
.sym 127809 $auto$alumacc.cc:474:replace_alu$7353.C[10]
.sym 127810 $abc$61060$new_n8152_
.sym 127811 $false
.sym 127812 soc.simpleuart.send_divcnt[9]
.sym 127813 $auto$alumacc.cc:474:replace_alu$7353.C[9]
.sym 127815 $auto$alumacc.cc:474:replace_alu$7353.C[11]
.sym 127816 $abc$61060$new_n8152_
.sym 127817 $false
.sym 127818 soc.simpleuart.send_divcnt[10]
.sym 127819 $auto$alumacc.cc:474:replace_alu$7353.C[10]
.sym 127821 $auto$alumacc.cc:474:replace_alu$7353.C[12]
.sym 127822 $abc$61060$new_n8152_
.sym 127823 $false
.sym 127824 soc.simpleuart.send_divcnt[11]
.sym 127825 $auto$alumacc.cc:474:replace_alu$7353.C[11]
.sym 127827 $auto$alumacc.cc:474:replace_alu$7353.C[13]
.sym 127828 $abc$61060$new_n8152_
.sym 127829 $false
.sym 127830 soc.simpleuart.send_divcnt[12]
.sym 127831 $auto$alumacc.cc:474:replace_alu$7353.C[12]
.sym 127833 $auto$alumacc.cc:474:replace_alu$7353.C[14]
.sym 127834 $abc$61060$new_n8152_
.sym 127835 $false
.sym 127836 soc.simpleuart.send_divcnt[13]
.sym 127837 $auto$alumacc.cc:474:replace_alu$7353.C[13]
.sym 127839 $auto$alumacc.cc:474:replace_alu$7353.C[15]
.sym 127840 $abc$61060$new_n8152_
.sym 127841 $false
.sym 127842 soc.simpleuart.send_divcnt[14]
.sym 127843 $auto$alumacc.cc:474:replace_alu$7353.C[14]
.sym 127845 $auto$alumacc.cc:474:replace_alu$7353.C[16]
.sym 127846 $abc$61060$new_n8152_
.sym 127847 $false
.sym 127848 soc.simpleuart.send_divcnt[15]
.sym 127849 $auto$alumacc.cc:474:replace_alu$7353.C[15]
.sym 127850 $true
.sym 127851 clk_16mhz$2$2
.sym 127852 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 127853 $abc$61060$auto$alumacc.cc:491:replace_alu$7186[31]
.sym 127858 soc.simpleuart.send_divcnt[0]
.sym 127889 $auto$alumacc.cc:474:replace_alu$7353.C[16]
.sym 127926 $auto$alumacc.cc:474:replace_alu$7353.C[17]
.sym 127927 $abc$61060$new_n8152_
.sym 127928 $false
.sym 127929 soc.simpleuart.send_divcnt[16]
.sym 127930 $auto$alumacc.cc:474:replace_alu$7353.C[16]
.sym 127932 $auto$alumacc.cc:474:replace_alu$7353.C[18]
.sym 127933 $abc$61060$new_n8152_
.sym 127934 $false
.sym 127935 soc.simpleuart.send_divcnt[17]
.sym 127936 $auto$alumacc.cc:474:replace_alu$7353.C[17]
.sym 127938 $auto$alumacc.cc:474:replace_alu$7353.C[19]
.sym 127939 $abc$61060$new_n8152_
.sym 127940 $false
.sym 127941 soc.simpleuart.send_divcnt[18]
.sym 127942 $auto$alumacc.cc:474:replace_alu$7353.C[18]
.sym 127944 $auto$alumacc.cc:474:replace_alu$7353.C[20]
.sym 127945 $abc$61060$new_n8152_
.sym 127946 $false
.sym 127947 soc.simpleuart.send_divcnt[19]
.sym 127948 $auto$alumacc.cc:474:replace_alu$7353.C[19]
.sym 127950 $auto$alumacc.cc:474:replace_alu$7353.C[21]
.sym 127951 $abc$61060$new_n8152_
.sym 127952 $false
.sym 127953 soc.simpleuart.send_divcnt[20]
.sym 127954 $auto$alumacc.cc:474:replace_alu$7353.C[20]
.sym 127956 $auto$alumacc.cc:474:replace_alu$7353.C[22]
.sym 127957 $abc$61060$new_n8152_
.sym 127958 $false
.sym 127959 soc.simpleuart.send_divcnt[21]
.sym 127960 $auto$alumacc.cc:474:replace_alu$7353.C[21]
.sym 127962 $auto$alumacc.cc:474:replace_alu$7353.C[23]
.sym 127963 $abc$61060$new_n8152_
.sym 127964 $false
.sym 127965 soc.simpleuart.send_divcnt[22]
.sym 127966 $auto$alumacc.cc:474:replace_alu$7353.C[22]
.sym 127968 $auto$alumacc.cc:474:replace_alu$7353.C[24]
.sym 127969 $abc$61060$new_n8152_
.sym 127970 $false
.sym 127971 soc.simpleuart.send_divcnt[23]
.sym 127972 $auto$alumacc.cc:474:replace_alu$7353.C[23]
.sym 127973 $true
.sym 127974 clk_16mhz$2$2
.sym 127975 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 128012 $auto$alumacc.cc:474:replace_alu$7353.C[24]
.sym 128049 $auto$alumacc.cc:474:replace_alu$7353.C[25]
.sym 128050 $abc$61060$new_n8152_
.sym 128051 $false
.sym 128052 soc.simpleuart.send_divcnt[24]
.sym 128053 $auto$alumacc.cc:474:replace_alu$7353.C[24]
.sym 128055 $auto$alumacc.cc:474:replace_alu$7353.C[26]
.sym 128056 $abc$61060$new_n8152_
.sym 128057 $false
.sym 128058 soc.simpleuart.send_divcnt[25]
.sym 128059 $auto$alumacc.cc:474:replace_alu$7353.C[25]
.sym 128061 $auto$alumacc.cc:474:replace_alu$7353.C[27]
.sym 128062 $abc$61060$new_n8152_
.sym 128063 $false
.sym 128064 soc.simpleuart.send_divcnt[26]
.sym 128065 $auto$alumacc.cc:474:replace_alu$7353.C[26]
.sym 128067 $auto$alumacc.cc:474:replace_alu$7353.C[28]
.sym 128068 $abc$61060$new_n8152_
.sym 128069 $false
.sym 128070 soc.simpleuart.send_divcnt[27]
.sym 128071 $auto$alumacc.cc:474:replace_alu$7353.C[27]
.sym 128073 $auto$alumacc.cc:474:replace_alu$7353.C[29]
.sym 128074 $abc$61060$new_n8152_
.sym 128075 $false
.sym 128076 soc.simpleuart.send_divcnt[28]
.sym 128077 $auto$alumacc.cc:474:replace_alu$7353.C[28]
.sym 128079 $auto$alumacc.cc:474:replace_alu$7353.C[30]
.sym 128080 $abc$61060$new_n8152_
.sym 128081 $false
.sym 128082 soc.simpleuart.send_divcnt[29]
.sym 128083 $auto$alumacc.cc:474:replace_alu$7353.C[29]
.sym 128085 $auto$alumacc.cc:474:replace_alu$7353.C[31]
.sym 128086 $abc$61060$new_n8152_
.sym 128087 $false
.sym 128088 soc.simpleuart.send_divcnt[30]
.sym 128089 $auto$alumacc.cc:474:replace_alu$7353.C[30]
.sym 128092 $false
.sym 128093 $abc$61060$new_n8152_
.sym 128094 soc.simpleuart.send_divcnt[31]
.sym 128095 $auto$alumacc.cc:474:replace_alu$7353.C[31]
.sym 128096 $true
.sym 128097 clk_16mhz$2$2
.sym 128098 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 128185 $false
.sym 128186 $false
.sym 128187 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y
.sym 128188 $abc$61060$auto$rtlil.cc:1981:NotGate$60004
.sym 128209 soc.cpu.pcpi_timeout_counter[3]
.sym 128210 soc.cpu.pcpi_timeout_counter[2]
.sym 128211 soc.cpu.pcpi_timeout_counter[1]
.sym 128212 soc.cpu.pcpi_timeout_counter[0]
.sym 128258 $true
.sym 128295 soc.cpu.pcpi_timeout_counter[0]$2
.sym 128296 $false
.sym 128297 soc.cpu.pcpi_timeout_counter[0]
.sym 128298 $false
.sym 128299 $false
.sym 128301 $auto$alumacc.cc:474:replace_alu$7302.C[2]$2
.sym 128303 soc.cpu.pcpi_timeout_counter[1]
.sym 128304 $true$2
.sym 128307 $auto$alumacc.cc:474:replace_alu$7302.C[3]
.sym 128309 soc.cpu.pcpi_timeout_counter[2]
.sym 128310 $true$2
.sym 128311 $auto$alumacc.cc:474:replace_alu$7302.C[2]$2
.sym 128314 $false
.sym 128315 soc.cpu.pcpi_timeout_counter[3]
.sym 128316 $false
.sym 128317 $auto$alumacc.cc:474:replace_alu$7302.C[3]
.sym 128326 $false
.sym 128327 $false
.sym 128328 $false
.sym 128329 soc.cpu.pcpi_timeout_counter[0]
.sym 128332 $false
.sym 128333 soc.cpu.pcpi_timeout_counter[1]
.sym 128334 $false
.sym 128335 soc.cpu.pcpi_timeout_counter[0]
.sym 128338 $false
.sym 128339 soc.cpu.pcpi_timeout_counter[2]
.sym 128340 $false
.sym 128341 $auto$alumacc.cc:474:replace_alu$7302.C[2]
.sym 128342 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123
.sym 128343 clk_16mhz$2$2
.sym 128344 $abc$61060$auto$rtlil.cc:1981:NotGate$60004
.sym 128548 clock.counterI[2]
.sym 128549 clock.counterI[1]
.sym 128550 clock.counterI[0]
.sym 128551 clock.counterI[31]
.sym 128572 $false
.sym 128573 $false
.sym 128574 $false
.sym 128575 clock.counterI[0]
.sym 128578 $false
.sym 128579 $false
.sym 128580 clock.counterI[1]
.sym 128581 clock.counterI[0]
.sym 128588 $true
.sym 128589 clk_16mhz$2$2
.sym 128590 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 128627 $true
.sym 128664 clock.counterI[0]$2
.sym 128665 $false
.sym 128666 clock.counterI[0]
.sym 128667 $false
.sym 128668 $false
.sym 128670 $auto$alumacc.cc:474:replace_alu$7249.C[2]
.sym 128672 $false
.sym 128673 clock.counterI[1]
.sym 128676 $auto$alumacc.cc:474:replace_alu$7249.C[3]
.sym 128677 $false
.sym 128678 $false
.sym 128679 clock.counterI[2]
.sym 128680 $auto$alumacc.cc:474:replace_alu$7249.C[2]
.sym 128682 $auto$alumacc.cc:474:replace_alu$7249.C[4]
.sym 128683 $false
.sym 128684 $false
.sym 128685 clock.counterI[3]
.sym 128686 $auto$alumacc.cc:474:replace_alu$7249.C[3]
.sym 128688 $auto$alumacc.cc:474:replace_alu$7249.C[5]
.sym 128689 $false
.sym 128690 $false
.sym 128691 clock.counterI[4]
.sym 128692 $auto$alumacc.cc:474:replace_alu$7249.C[4]
.sym 128694 $auto$alumacc.cc:474:replace_alu$7249.C[6]
.sym 128695 $false
.sym 128696 $false
.sym 128697 clock.counterI[5]
.sym 128698 $auto$alumacc.cc:474:replace_alu$7249.C[5]
.sym 128700 $auto$alumacc.cc:474:replace_alu$7249.C[7]
.sym 128701 $false
.sym 128702 $false
.sym 128703 clock.counterI[6]
.sym 128704 $auto$alumacc.cc:474:replace_alu$7249.C[6]
.sym 128706 $auto$alumacc.cc:474:replace_alu$7249.C[8]
.sym 128707 $false
.sym 128708 $false
.sym 128709 clock.counterI[7]
.sym 128710 $auto$alumacc.cc:474:replace_alu$7249.C[7]
.sym 128711 $true
.sym 128712 clk_16mhz$2$2
.sym 128713 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 128714 $abc$61060$new_n3979_
.sym 128750 $auto$alumacc.cc:474:replace_alu$7249.C[8]
.sym 128787 $auto$alumacc.cc:474:replace_alu$7249.C[9]
.sym 128788 $false
.sym 128789 $false
.sym 128790 clock.counterI[8]
.sym 128791 $auto$alumacc.cc:474:replace_alu$7249.C[8]
.sym 128793 $auto$alumacc.cc:474:replace_alu$7249.C[10]
.sym 128794 $false
.sym 128795 $false
.sym 128796 clock.counterI[9]
.sym 128797 $auto$alumacc.cc:474:replace_alu$7249.C[9]
.sym 128799 $auto$alumacc.cc:474:replace_alu$7249.C[11]
.sym 128800 $false
.sym 128801 $false
.sym 128802 clock.counterI[10]
.sym 128803 $auto$alumacc.cc:474:replace_alu$7249.C[10]
.sym 128805 $auto$alumacc.cc:474:replace_alu$7249.C[12]
.sym 128806 $false
.sym 128807 $false
.sym 128808 clock.counterI[11]
.sym 128809 $auto$alumacc.cc:474:replace_alu$7249.C[11]
.sym 128811 $auto$alumacc.cc:474:replace_alu$7249.C[13]
.sym 128812 $false
.sym 128813 $false
.sym 128814 clock.counterI[12]
.sym 128815 $auto$alumacc.cc:474:replace_alu$7249.C[12]
.sym 128817 $auto$alumacc.cc:474:replace_alu$7249.C[14]
.sym 128818 $false
.sym 128819 $false
.sym 128820 clock.counterI[13]
.sym 128821 $auto$alumacc.cc:474:replace_alu$7249.C[13]
.sym 128823 $auto$alumacc.cc:474:replace_alu$7249.C[15]
.sym 128824 $false
.sym 128825 $false
.sym 128826 clock.counterI[14]
.sym 128827 $auto$alumacc.cc:474:replace_alu$7249.C[14]
.sym 128829 $auto$alumacc.cc:474:replace_alu$7249.C[16]
.sym 128830 $false
.sym 128831 $false
.sym 128832 clock.counterI[15]
.sym 128833 $auto$alumacc.cc:474:replace_alu$7249.C[15]
.sym 128834 $true
.sym 128835 clk_16mhz$2$2
.sym 128836 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 128873 $auto$alumacc.cc:474:replace_alu$7249.C[16]
.sym 128910 $auto$alumacc.cc:474:replace_alu$7249.C[17]
.sym 128911 $false
.sym 128912 $false
.sym 128913 clock.counterI[16]
.sym 128914 $auto$alumacc.cc:474:replace_alu$7249.C[16]
.sym 128916 $auto$alumacc.cc:474:replace_alu$7249.C[18]
.sym 128917 $false
.sym 128918 $false
.sym 128919 clock.counterI[17]
.sym 128920 $auto$alumacc.cc:474:replace_alu$7249.C[17]
.sym 128922 $auto$alumacc.cc:474:replace_alu$7249.C[19]
.sym 128923 $false
.sym 128924 $false
.sym 128925 clock.counterI[18]
.sym 128926 $auto$alumacc.cc:474:replace_alu$7249.C[18]
.sym 128928 $auto$alumacc.cc:474:replace_alu$7249.C[20]
.sym 128929 $false
.sym 128930 $false
.sym 128931 clock.counterI[19]
.sym 128932 $auto$alumacc.cc:474:replace_alu$7249.C[19]
.sym 128934 $auto$alumacc.cc:474:replace_alu$7249.C[21]
.sym 128935 $false
.sym 128936 $false
.sym 128937 clock.counterI[20]
.sym 128938 $auto$alumacc.cc:474:replace_alu$7249.C[20]
.sym 128940 $auto$alumacc.cc:474:replace_alu$7249.C[22]
.sym 128941 $false
.sym 128942 $false
.sym 128943 clock.counterI[21]
.sym 128944 $auto$alumacc.cc:474:replace_alu$7249.C[21]
.sym 128946 $auto$alumacc.cc:474:replace_alu$7249.C[23]
.sym 128947 $false
.sym 128948 $false
.sym 128949 clock.counterI[22]
.sym 128950 $auto$alumacc.cc:474:replace_alu$7249.C[22]
.sym 128952 $auto$alumacc.cc:474:replace_alu$7249.C[24]
.sym 128953 $false
.sym 128954 $false
.sym 128955 clock.counterI[23]
.sym 128956 $auto$alumacc.cc:474:replace_alu$7249.C[23]
.sym 128957 $true
.sym 128958 clk_16mhz$2$2
.sym 128959 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 128962 $abc$61060$new_n3974_
.sym 128996 $auto$alumacc.cc:474:replace_alu$7249.C[24]
.sym 129033 $auto$alumacc.cc:474:replace_alu$7249.C[25]
.sym 129034 $false
.sym 129035 $false
.sym 129036 clock.counterI[24]
.sym 129037 $auto$alumacc.cc:474:replace_alu$7249.C[24]
.sym 129039 $auto$alumacc.cc:474:replace_alu$7249.C[26]
.sym 129040 $false
.sym 129041 $false
.sym 129042 clock.counterI[25]
.sym 129043 $auto$alumacc.cc:474:replace_alu$7249.C[25]
.sym 129045 $auto$alumacc.cc:474:replace_alu$7249.C[27]
.sym 129046 $false
.sym 129047 $false
.sym 129048 clock.counterI[26]
.sym 129049 $auto$alumacc.cc:474:replace_alu$7249.C[26]
.sym 129051 $auto$alumacc.cc:474:replace_alu$7249.C[28]
.sym 129052 $false
.sym 129053 $false
.sym 129054 clock.counterI[27]
.sym 129055 $auto$alumacc.cc:474:replace_alu$7249.C[27]
.sym 129057 $auto$alumacc.cc:474:replace_alu$7249.C[29]
.sym 129058 $false
.sym 129059 $false
.sym 129060 clock.counterI[28]
.sym 129061 $auto$alumacc.cc:474:replace_alu$7249.C[28]
.sym 129063 $auto$alumacc.cc:474:replace_alu$7249.C[30]
.sym 129064 $false
.sym 129065 $false
.sym 129066 clock.counterI[29]
.sym 129067 $auto$alumacc.cc:474:replace_alu$7249.C[29]
.sym 129069 $auto$alumacc.cc:474:replace_alu$7249.C[31]
.sym 129070 $false
.sym 129071 $false
.sym 129072 clock.counterI[30]
.sym 129073 $auto$alumacc.cc:474:replace_alu$7249.C[30]
.sym 129076 $false
.sym 129077 $false
.sym 129078 clock.counterI[31]
.sym 129079 $auto$alumacc.cc:474:replace_alu$7249.C[31]
.sym 129080 $true
.sym 129081 clk_16mhz$2$2
.sym 129082 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 129307 flash_io3_di
.sym 129311 pin_go$2
.sym 129918 $false
.sym 129919 $false
.sym 129920 $false
.sym 129921 soc.cpu.reg_op2[13]
.sym 130309 $true
.sym 130346 soc.simpleuart.recv_divcnt[0]$2
.sym 130347 $false
.sym 130348 soc.simpleuart.recv_divcnt[0]
.sym 130349 $false
.sym 130350 $false
.sym 130352 $auto$alumacc.cc:474:replace_alu$7350.C[2]
.sym 130354 $false
.sym 130355 soc.simpleuart.recv_divcnt[1]
.sym 130358 $auto$alumacc.cc:474:replace_alu$7350.C[3]
.sym 130359 $abc$61060$new_n7538_
.sym 130360 $false
.sym 130361 soc.simpleuart.recv_divcnt[2]
.sym 130362 $auto$alumacc.cc:474:replace_alu$7350.C[2]
.sym 130364 $auto$alumacc.cc:474:replace_alu$7350.C[4]
.sym 130365 $abc$61060$new_n7538_
.sym 130366 $false
.sym 130367 soc.simpleuart.recv_divcnt[3]
.sym 130368 $auto$alumacc.cc:474:replace_alu$7350.C[3]
.sym 130370 $auto$alumacc.cc:474:replace_alu$7350.C[5]
.sym 130371 $abc$61060$new_n7538_
.sym 130372 $false
.sym 130373 soc.simpleuart.recv_divcnt[4]
.sym 130374 $auto$alumacc.cc:474:replace_alu$7350.C[4]
.sym 130376 $auto$alumacc.cc:474:replace_alu$7350.C[6]
.sym 130377 $abc$61060$new_n7538_
.sym 130378 $false
.sym 130379 soc.simpleuart.recv_divcnt[5]
.sym 130380 $auto$alumacc.cc:474:replace_alu$7350.C[5]
.sym 130382 $auto$alumacc.cc:474:replace_alu$7350.C[7]
.sym 130383 $abc$61060$new_n7538_
.sym 130384 $false
.sym 130385 soc.simpleuart.recv_divcnt[6]
.sym 130386 $auto$alumacc.cc:474:replace_alu$7350.C[6]
.sym 130388 $auto$alumacc.cc:474:replace_alu$7350.C[8]
.sym 130389 $abc$61060$new_n7538_
.sym 130390 $false
.sym 130391 soc.simpleuart.recv_divcnt[7]
.sym 130392 $auto$alumacc.cc:474:replace_alu$7350.C[7]
.sym 130393 $true
.sym 130394 clk_16mhz$2$2
.sym 130395 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 130464 $auto$alumacc.cc:474:replace_alu$7350.C[8]
.sym 130501 $auto$alumacc.cc:474:replace_alu$7350.C[9]
.sym 130502 $abc$61060$new_n7538_
.sym 130503 $false
.sym 130504 soc.simpleuart.recv_divcnt[8]
.sym 130505 $auto$alumacc.cc:474:replace_alu$7350.C[8]
.sym 130507 $auto$alumacc.cc:474:replace_alu$7350.C[10]
.sym 130508 $abc$61060$new_n7538_
.sym 130509 $false
.sym 130510 soc.simpleuart.recv_divcnt[9]
.sym 130511 $auto$alumacc.cc:474:replace_alu$7350.C[9]
.sym 130513 $auto$alumacc.cc:474:replace_alu$7350.C[11]
.sym 130514 $abc$61060$new_n7538_
.sym 130515 $false
.sym 130516 soc.simpleuart.recv_divcnt[10]
.sym 130517 $auto$alumacc.cc:474:replace_alu$7350.C[10]
.sym 130519 $auto$alumacc.cc:474:replace_alu$7350.C[12]
.sym 130520 $abc$61060$new_n7538_
.sym 130521 $false
.sym 130522 soc.simpleuart.recv_divcnt[11]
.sym 130523 $auto$alumacc.cc:474:replace_alu$7350.C[11]
.sym 130525 $auto$alumacc.cc:474:replace_alu$7350.C[13]
.sym 130526 $abc$61060$new_n7538_
.sym 130527 $false
.sym 130528 soc.simpleuart.recv_divcnt[12]
.sym 130529 $auto$alumacc.cc:474:replace_alu$7350.C[12]
.sym 130531 $auto$alumacc.cc:474:replace_alu$7350.C[14]
.sym 130532 $abc$61060$new_n7538_
.sym 130533 $false
.sym 130534 soc.simpleuart.recv_divcnt[13]
.sym 130535 $auto$alumacc.cc:474:replace_alu$7350.C[13]
.sym 130537 $auto$alumacc.cc:474:replace_alu$7350.C[15]
.sym 130538 $abc$61060$new_n7538_
.sym 130539 $false
.sym 130540 soc.simpleuart.recv_divcnt[14]
.sym 130541 $auto$alumacc.cc:474:replace_alu$7350.C[14]
.sym 130543 $auto$alumacc.cc:474:replace_alu$7350.C[16]
.sym 130544 $abc$61060$new_n7538_
.sym 130545 $false
.sym 130546 soc.simpleuart.recv_divcnt[15]
.sym 130547 $auto$alumacc.cc:474:replace_alu$7350.C[15]
.sym 130548 $true
.sym 130549 clk_16mhz$2$2
.sym 130550 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 130619 $auto$alumacc.cc:474:replace_alu$7350.C[16]
.sym 130656 $auto$alumacc.cc:474:replace_alu$7350.C[17]
.sym 130657 $abc$61060$new_n7538_
.sym 130658 $false
.sym 130659 soc.simpleuart.recv_divcnt[16]
.sym 130660 $auto$alumacc.cc:474:replace_alu$7350.C[16]
.sym 130662 $auto$alumacc.cc:474:replace_alu$7350.C[18]
.sym 130663 $abc$61060$new_n7538_
.sym 130664 $false
.sym 130665 soc.simpleuart.recv_divcnt[17]
.sym 130666 $auto$alumacc.cc:474:replace_alu$7350.C[17]
.sym 130668 $auto$alumacc.cc:474:replace_alu$7350.C[19]
.sym 130669 $abc$61060$new_n7538_
.sym 130670 $false
.sym 130671 soc.simpleuart.recv_divcnt[18]
.sym 130672 $auto$alumacc.cc:474:replace_alu$7350.C[18]
.sym 130674 $auto$alumacc.cc:474:replace_alu$7350.C[20]
.sym 130675 $abc$61060$new_n7538_
.sym 130676 $false
.sym 130677 soc.simpleuart.recv_divcnt[19]
.sym 130678 $auto$alumacc.cc:474:replace_alu$7350.C[19]
.sym 130680 $auto$alumacc.cc:474:replace_alu$7350.C[21]
.sym 130681 $abc$61060$new_n7538_
.sym 130682 $false
.sym 130683 soc.simpleuart.recv_divcnt[20]
.sym 130684 $auto$alumacc.cc:474:replace_alu$7350.C[20]
.sym 130686 $auto$alumacc.cc:474:replace_alu$7350.C[22]
.sym 130687 $abc$61060$new_n7538_
.sym 130688 $false
.sym 130689 soc.simpleuart.recv_divcnt[21]
.sym 130690 $auto$alumacc.cc:474:replace_alu$7350.C[21]
.sym 130692 $auto$alumacc.cc:474:replace_alu$7350.C[23]
.sym 130693 $abc$61060$new_n7538_
.sym 130694 $false
.sym 130695 soc.simpleuart.recv_divcnt[22]
.sym 130696 $auto$alumacc.cc:474:replace_alu$7350.C[22]
.sym 130698 $auto$alumacc.cc:474:replace_alu$7350.C[24]
.sym 130699 $abc$61060$new_n7538_
.sym 130700 $false
.sym 130701 soc.simpleuart.recv_divcnt[23]
.sym 130702 $auto$alumacc.cc:474:replace_alu$7350.C[23]
.sym 130703 $true
.sym 130704 clk_16mhz$2$2
.sym 130705 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 130774 $auto$alumacc.cc:474:replace_alu$7350.C[24]
.sym 130811 $auto$alumacc.cc:474:replace_alu$7350.C[25]
.sym 130812 $abc$61060$new_n7538_
.sym 130813 $false
.sym 130814 soc.simpleuart.recv_divcnt[24]
.sym 130815 $auto$alumacc.cc:474:replace_alu$7350.C[24]
.sym 130817 $auto$alumacc.cc:474:replace_alu$7350.C[26]
.sym 130818 $abc$61060$new_n7538_
.sym 130819 $false
.sym 130820 soc.simpleuart.recv_divcnt[25]
.sym 130821 $auto$alumacc.cc:474:replace_alu$7350.C[25]
.sym 130823 $auto$alumacc.cc:474:replace_alu$7350.C[27]
.sym 130824 $abc$61060$new_n7538_
.sym 130825 $false
.sym 130826 soc.simpleuart.recv_divcnt[26]
.sym 130827 $auto$alumacc.cc:474:replace_alu$7350.C[26]
.sym 130829 $auto$alumacc.cc:474:replace_alu$7350.C[28]
.sym 130830 $abc$61060$new_n7538_
.sym 130831 $false
.sym 130832 soc.simpleuart.recv_divcnt[27]
.sym 130833 $auto$alumacc.cc:474:replace_alu$7350.C[27]
.sym 130835 $auto$alumacc.cc:474:replace_alu$7350.C[29]
.sym 130836 $abc$61060$new_n7538_
.sym 130837 $false
.sym 130838 soc.simpleuart.recv_divcnt[28]
.sym 130839 $auto$alumacc.cc:474:replace_alu$7350.C[28]
.sym 130841 $auto$alumacc.cc:474:replace_alu$7350.C[30]
.sym 130842 $abc$61060$new_n7538_
.sym 130843 $false
.sym 130844 soc.simpleuart.recv_divcnt[29]
.sym 130845 $auto$alumacc.cc:474:replace_alu$7350.C[29]
.sym 130847 $auto$alumacc.cc:474:replace_alu$7350.C[31]
.sym 130848 $abc$61060$new_n7538_
.sym 130849 $false
.sym 130850 soc.simpleuart.recv_divcnt[30]
.sym 130851 $auto$alumacc.cc:474:replace_alu$7350.C[30]
.sym 130854 $false
.sym 130855 $abc$61060$new_n7538_
.sym 130856 soc.simpleuart.recv_divcnt[31]
.sym 130857 $auto$alumacc.cc:474:replace_alu$7350.C[31]
.sym 130858 $true
.sym 130859 clk_16mhz$2$2
.sym 130860 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 130967 $false
.sym 130968 $false
.sym 130969 $false
.sym 130970 soc.simpleuart.recv_divcnt[17]
.sym 130973 $false
.sym 130974 $false
.sym 130975 $false
.sym 130976 soc.simpleuart.recv_divcnt[22]
.sym 130979 $false
.sym 130980 $false
.sym 130981 $false
.sym 130982 soc.simpleuart.recv_divcnt[25]
.sym 130985 $false
.sym 130986 $false
.sym 130987 $false
.sym 130988 soc.simpleuart.recv_divcnt[24]
.sym 130991 $false
.sym 130992 $false
.sym 130993 $false
.sym 130994 soc.simpleuart.recv_divcnt[13]
.sym 130997 $false
.sym 130998 $false
.sym 130999 $false
.sym 131000 soc.simpleuart.recv_divcnt[30]
.sym 131003 $false
.sym 131004 $false
.sym 131005 $false
.sym 131006 soc.simpleuart.recv_divcnt[27]
.sym 131009 $false
.sym 131010 $false
.sym 131011 $false
.sym 131012 soc.simpleuart.recv_divcnt[26]
.sym 131134 soc.simpleuart.recv_divcnt[30]
.sym 131135 soc.simpleuart.cfg_divider[30]
.sym 131136 soc.simpleuart.recv_divcnt[5]
.sym 131137 soc.simpleuart.cfg_divider[5]
.sym 131146 $false
.sym 131147 $false
.sym 131148 soc.simpleuart.recv_divcnt[0]
.sym 131149 $abc$61060$new_n7538_
.sym 131152 $abc$61060$new_n7538_
.sym 131153 $false
.sym 131154 soc.simpleuart.recv_divcnt[1]
.sym 131155 soc.simpleuart.recv_divcnt[0]
.sym 131168 $true
.sym 131169 clk_16mhz$2$2
.sym 131170 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 131239 $true
.sym 131276 $auto$alumacc.cc:474:replace_alu$7168.C[1]
.sym 131278 soc.simpleuart.recv_divcnt[0]
.sym 131279 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.sym 131282 $auto$alumacc.cc:474:replace_alu$7168.C[2]
.sym 131284 soc.simpleuart.recv_divcnt[1]
.sym 131285 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.sym 131288 $auto$alumacc.cc:474:replace_alu$7168.C[3]
.sym 131290 soc.simpleuart.recv_divcnt[2]
.sym 131291 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.sym 131294 $auto$alumacc.cc:474:replace_alu$7168.C[4]
.sym 131296 soc.simpleuart.recv_divcnt[3]
.sym 131297 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.sym 131300 $auto$alumacc.cc:474:replace_alu$7168.C[5]
.sym 131302 soc.simpleuart.recv_divcnt[4]
.sym 131303 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.sym 131306 $auto$alumacc.cc:474:replace_alu$7168.C[6]
.sym 131308 soc.simpleuart.recv_divcnt[5]
.sym 131309 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.sym 131312 $auto$alumacc.cc:474:replace_alu$7168.C[7]
.sym 131314 soc.simpleuart.recv_divcnt[6]
.sym 131315 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.sym 131318 $auto$alumacc.cc:474:replace_alu$7168.C[8]
.sym 131320 soc.simpleuart.recv_divcnt[7]
.sym 131321 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.sym 131394 $auto$alumacc.cc:474:replace_alu$7168.C[8]
.sym 131431 $auto$alumacc.cc:474:replace_alu$7168.C[9]
.sym 131433 soc.simpleuart.recv_divcnt[8]
.sym 131434 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.sym 131437 $auto$alumacc.cc:474:replace_alu$7168.C[10]
.sym 131439 soc.simpleuart.recv_divcnt[9]
.sym 131440 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.sym 131443 $auto$alumacc.cc:474:replace_alu$7168.C[11]
.sym 131445 soc.simpleuart.recv_divcnt[10]
.sym 131446 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.sym 131449 $auto$alumacc.cc:474:replace_alu$7168.C[12]
.sym 131451 soc.simpleuart.recv_divcnt[11]
.sym 131452 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.sym 131455 $auto$alumacc.cc:474:replace_alu$7168.C[13]
.sym 131457 soc.simpleuart.recv_divcnt[12]
.sym 131458 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.sym 131461 $auto$alumacc.cc:474:replace_alu$7168.C[14]
.sym 131463 soc.simpleuart.recv_divcnt[13]
.sym 131464 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.sym 131467 $auto$alumacc.cc:474:replace_alu$7168.C[15]
.sym 131469 soc.simpleuart.recv_divcnt[14]
.sym 131470 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.sym 131473 $auto$alumacc.cc:474:replace_alu$7168.C[16]
.sym 131475 soc.simpleuart.recv_divcnt[15]
.sym 131476 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.sym 131549 $auto$alumacc.cc:474:replace_alu$7168.C[16]
.sym 131586 $auto$alumacc.cc:474:replace_alu$7168.C[17]
.sym 131588 soc.simpleuart.recv_divcnt[16]
.sym 131589 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.sym 131592 $auto$alumacc.cc:474:replace_alu$7168.C[18]
.sym 131594 soc.simpleuart.recv_divcnt[17]
.sym 131595 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.sym 131598 $auto$alumacc.cc:474:replace_alu$7168.C[19]
.sym 131600 soc.simpleuart.recv_divcnt[18]
.sym 131601 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.sym 131604 $auto$alumacc.cc:474:replace_alu$7168.C[20]
.sym 131606 soc.simpleuart.recv_divcnt[19]
.sym 131607 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.sym 131610 $auto$alumacc.cc:474:replace_alu$7168.C[21]
.sym 131612 soc.simpleuart.recv_divcnt[20]
.sym 131613 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.sym 131616 $auto$alumacc.cc:474:replace_alu$7168.C[22]
.sym 131618 soc.simpleuart.recv_divcnt[21]
.sym 131619 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.sym 131622 $auto$alumacc.cc:474:replace_alu$7168.C[23]
.sym 131624 soc.simpleuart.recv_divcnt[22]
.sym 131625 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.sym 131628 $auto$alumacc.cc:474:replace_alu$7168.C[24]
.sym 131630 soc.simpleuart.recv_divcnt[23]
.sym 131631 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.sym 131704 $auto$alumacc.cc:474:replace_alu$7168.C[24]
.sym 131741 $auto$alumacc.cc:474:replace_alu$7168.C[25]
.sym 131743 soc.simpleuart.recv_divcnt[24]
.sym 131744 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.sym 131747 $auto$alumacc.cc:474:replace_alu$7168.C[26]
.sym 131749 soc.simpleuart.recv_divcnt[25]
.sym 131750 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.sym 131753 $auto$alumacc.cc:474:replace_alu$7168.C[27]
.sym 131755 soc.simpleuart.recv_divcnt[26]
.sym 131756 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.sym 131759 $auto$alumacc.cc:474:replace_alu$7168.C[28]
.sym 131761 soc.simpleuart.recv_divcnt[27]
.sym 131762 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.sym 131765 $auto$alumacc.cc:474:replace_alu$7168.C[29]
.sym 131767 soc.simpleuart.recv_divcnt[28]
.sym 131768 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.sym 131771 $auto$alumacc.cc:474:replace_alu$7168.C[30]
.sym 131773 soc.simpleuart.recv_divcnt[29]
.sym 131774 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.sym 131777 $auto$alumacc.cc:474:replace_alu$7168.C[31]
.sym 131779 soc.simpleuart.recv_divcnt[30]
.sym 131780 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.sym 131783 $abc$61060$auto$alumacc.cc:491:replace_alu$7170[31]$2
.sym 131785 soc.simpleuart.recv_divcnt[31]
.sym 131786 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.sym 131900 $abc$61060$auto$alumacc.cc:491:replace_alu$7170[31]$2
.sym 131903 $false
.sym 131904 $false
.sym 131905 $false
.sym 131906 soc.simpleuart.cfg_divider[30]
.sym 131909 $false
.sym 131910 $false
.sym 131911 $false
.sym 131912 soc.simpleuart.cfg_divider[21]
.sym 131915 $false
.sym 131916 $false
.sym 131917 $false
.sym 131918 soc.simpleuart.cfg_divider[5]
.sym 131921 $false
.sym 131922 $false
.sym 131923 $false
.sym 131924 soc.simpleuart.cfg_divider[19]
.sym 131927 $false
.sym 131928 $false
.sym 131929 $false
.sym 131930 soc.simpleuart.cfg_divider[23]
.sym 131933 $false
.sym 131934 $false
.sym 131935 $false
.sym 131936 soc.simpleuart.cfg_divider[8]
.sym 131939 $false
.sym 131940 $false
.sym 131941 $false
.sym 131942 soc.simpleuart.cfg_divider[29]
.sym 132014 $true
.sym 132051 $auto$alumacc.cc:474:replace_alu$7184.C[1]
.sym 132053 soc.simpleuart.send_divcnt[0]
.sym 132054 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.sym 132057 $auto$alumacc.cc:474:replace_alu$7184.C[2]
.sym 132059 soc.simpleuart.send_divcnt[1]
.sym 132060 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.sym 132063 $auto$alumacc.cc:474:replace_alu$7184.C[3]
.sym 132065 soc.simpleuart.send_divcnt[2]
.sym 132066 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.sym 132069 $auto$alumacc.cc:474:replace_alu$7184.C[4]
.sym 132071 soc.simpleuart.send_divcnt[3]
.sym 132072 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.sym 132075 $auto$alumacc.cc:474:replace_alu$7184.C[5]
.sym 132077 soc.simpleuart.send_divcnt[4]
.sym 132078 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.sym 132081 $auto$alumacc.cc:474:replace_alu$7184.C[6]
.sym 132083 soc.simpleuart.send_divcnt[5]
.sym 132084 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.sym 132087 $auto$alumacc.cc:474:replace_alu$7184.C[7]
.sym 132089 soc.simpleuart.send_divcnt[6]
.sym 132090 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.sym 132093 $auto$alumacc.cc:474:replace_alu$7184.C[8]
.sym 132095 soc.simpleuart.send_divcnt[7]
.sym 132096 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.sym 132169 $auto$alumacc.cc:474:replace_alu$7184.C[8]
.sym 132206 $auto$alumacc.cc:474:replace_alu$7184.C[9]
.sym 132208 soc.simpleuart.send_divcnt[8]
.sym 132209 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.sym 132212 $auto$alumacc.cc:474:replace_alu$7184.C[10]
.sym 132214 soc.simpleuart.send_divcnt[9]
.sym 132215 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.sym 132218 $auto$alumacc.cc:474:replace_alu$7184.C[11]
.sym 132220 soc.simpleuart.send_divcnt[10]
.sym 132221 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.sym 132224 $auto$alumacc.cc:474:replace_alu$7184.C[12]
.sym 132226 soc.simpleuart.send_divcnt[11]
.sym 132227 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.sym 132230 $auto$alumacc.cc:474:replace_alu$7184.C[13]
.sym 132232 soc.simpleuart.send_divcnt[12]
.sym 132233 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.sym 132236 $auto$alumacc.cc:474:replace_alu$7184.C[14]
.sym 132238 soc.simpleuart.send_divcnt[13]
.sym 132239 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.sym 132242 $auto$alumacc.cc:474:replace_alu$7184.C[15]
.sym 132244 soc.simpleuart.send_divcnt[14]
.sym 132245 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.sym 132248 $auto$alumacc.cc:474:replace_alu$7184.C[16]
.sym 132250 soc.simpleuart.send_divcnt[15]
.sym 132251 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.sym 132324 $auto$alumacc.cc:474:replace_alu$7184.C[16]
.sym 132361 $auto$alumacc.cc:474:replace_alu$7184.C[17]
.sym 132363 soc.simpleuart.send_divcnt[16]
.sym 132364 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.sym 132367 $auto$alumacc.cc:474:replace_alu$7184.C[18]
.sym 132369 soc.simpleuart.send_divcnt[17]
.sym 132370 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.sym 132373 $auto$alumacc.cc:474:replace_alu$7184.C[19]
.sym 132375 soc.simpleuart.send_divcnt[18]
.sym 132376 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.sym 132379 $auto$alumacc.cc:474:replace_alu$7184.C[20]
.sym 132381 soc.simpleuart.send_divcnt[19]
.sym 132382 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.sym 132385 $auto$alumacc.cc:474:replace_alu$7184.C[21]
.sym 132387 soc.simpleuart.send_divcnt[20]
.sym 132388 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.sym 132391 $auto$alumacc.cc:474:replace_alu$7184.C[22]
.sym 132393 soc.simpleuart.send_divcnt[21]
.sym 132394 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.sym 132397 $auto$alumacc.cc:474:replace_alu$7184.C[23]
.sym 132399 soc.simpleuart.send_divcnt[22]
.sym 132400 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.sym 132403 $auto$alumacc.cc:474:replace_alu$7184.C[24]
.sym 132405 soc.simpleuart.send_divcnt[23]
.sym 132406 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.sym 132479 $auto$alumacc.cc:474:replace_alu$7184.C[24]
.sym 132516 $auto$alumacc.cc:474:replace_alu$7184.C[25]
.sym 132518 soc.simpleuart.send_divcnt[24]
.sym 132519 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.sym 132522 $auto$alumacc.cc:474:replace_alu$7184.C[26]
.sym 132524 soc.simpleuart.send_divcnt[25]
.sym 132525 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.sym 132528 $auto$alumacc.cc:474:replace_alu$7184.C[27]
.sym 132530 soc.simpleuart.send_divcnt[26]
.sym 132531 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.sym 132534 $auto$alumacc.cc:474:replace_alu$7184.C[28]
.sym 132536 soc.simpleuart.send_divcnt[27]
.sym 132537 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.sym 132540 $auto$alumacc.cc:474:replace_alu$7184.C[29]
.sym 132542 soc.simpleuart.send_divcnt[28]
.sym 132543 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.sym 132546 $auto$alumacc.cc:474:replace_alu$7184.C[30]
.sym 132548 soc.simpleuart.send_divcnt[29]
.sym 132549 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.sym 132552 $auto$alumacc.cc:474:replace_alu$7184.C[31]
.sym 132554 soc.simpleuart.send_divcnt[30]
.sym 132555 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.sym 132558 $abc$61060$auto$alumacc.cc:491:replace_alu$7186[31]$2
.sym 132560 soc.simpleuart.send_divcnt[31]
.sym 132561 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.sym 132675 $abc$61060$auto$alumacc.cc:491:replace_alu$7186[31]$2
.sym 132702 $false
.sym 132703 $false
.sym 132704 $abc$61060$new_n8152_
.sym 132705 soc.simpleuart.send_divcnt[0]
.sym 132718 $true
.sym 132719 clk_16mhz$2$2
.sym 132720 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 133757 clock.counterI[14]
.sym 133758 clock.counterI[13]
.sym 133759 clock.counterI[12]
.sym 133760 clock.counterI[11]
.sym 134079 clock.counterI[30]
.sym 134080 clock.counterI[29]
.sym 134081 clock.counterI[28]
.sym 134082 clock.counterI[27]
.sym 134231 flash_io3_do
.sym 134233 flash_io3_oe
.sym 134382 uart_out$2
.sym 134681 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127
.sym 134711 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
