5:33:29 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:48:47 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VOX.v" (library work)
@E: CS112 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VOX.v":21:4:21:4|Expecting port name
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:48:48 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:48:48 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:49:17 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VOX.v" (library work)
@E: CS112 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VOX.v":21:4:21:4|Expecting port name
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:49:18 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:49:18 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:51:25 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
@E: CS112 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":21:4:21:4|Expecting port name
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:51:25 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:51:25 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:53:06 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@E: Can't open file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:53:06 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:53:06 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:53:21 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@E: Can't open file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:53:21 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:53:21 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:53:37 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@E: Can't open file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:53:37 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:53:37 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:53:39 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@E: Can't open file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:53:39 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:53:39 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:54:01 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@E: Can't open file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:54:01 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:54:01 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 17:55:44 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!
Selecting top level module Top
@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG146 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Creating black box for empty module Top

@N: CG706 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected top-level module Top is a black box, ignoring black box ...
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":31:12:31:17|*Output led_io has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":32:12:32:17|*Output led_rx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":33:12:33:17|*Output led_tx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 17:55:44 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 17:55:45 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 17:55:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 17:55:46 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 17:55:46 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:17|Tristate driver led_io (in view: work.Top(verilog)) on net led_io (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":32:12:32:17|Tristate driver led_rx (in view: work.Top(verilog)) on net led_rx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:17|Tristate driver led_tx (in view: work.Top(verilog)) on net led_tx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:55:47 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 17:55:47 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:17|Tristate driver led_tx (in view: work.Top(verilog)) on net led_tx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":32:12:32:17|Tristate driver led_rx (in view: work.Top(verilog)) on net led_rx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:17|Tristate driver led_io (in view: work.Top(verilog)) on net led_io (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 17:55:47 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 17:55:47 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 5 (sec)
edif parser succeed.
Unrecognizable name Top
Ignore unconnected port:clk, when loading IO constraint.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
Warning: pin F2, doesn't exists in the package CM36A. ignoring the set_io command on line 1 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F6, doesn't exists in the package CM36A. ignoring the set_io command on line 2 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E5, doesn't exists in the package CM36A. ignoring the set_io command on line 3 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E6, doesn't exists in the package CM36A. ignoring the set_io command on line 4 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F5, doesn't exists in the package CM36A. ignoring the set_io command on line 5 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin A2, doesn't exists in the package CM36A. ignoring the set_io command on line 6 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin B1, doesn't exists in the package CM36A. ignoring the set_io command on line 7 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin A1, doesn't exists in the package CM36A. ignoring the set_io command on line 8 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin C6, doesn't exists in the package CM36A. ignoring the set_io command on line 9 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin D6, doesn't exists in the package CM36A. ignoring the set_io command on line 10 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin B6, doesn't exists in the package CM36A. ignoring the set_io command on line 11 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E2, doesn't exists in the package CM36A. ignoring the set_io command on line 12 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F3, doesn't exists in the package CM36A. ignoring the set_io command on line 13 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F1, doesn't exists in the package CM36A. ignoring the set_io command on line 14 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E1, doesn't exists in the package CM36A. ignoring the set_io command on line 15 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin D1, doesn't exists in the package CM36A. ignoring the set_io command on line 16 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
parse file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
Warning: pin F2, doesn't exists in the package CM36A. ignoring the set_io command on line 1 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F6, doesn't exists in the package CM36A. ignoring the set_io command on line 2 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E5, doesn't exists in the package CM36A. ignoring the set_io command on line 3 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E6, doesn't exists in the package CM36A. ignoring the set_io command on line 4 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F5, doesn't exists in the package CM36A. ignoring the set_io command on line 5 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin A2, doesn't exists in the package CM36A. ignoring the set_io command on line 6 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin B1, doesn't exists in the package CM36A. ignoring the set_io command on line 7 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin A1, doesn't exists in the package CM36A. ignoring the set_io command on line 8 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin C6, doesn't exists in the package CM36A. ignoring the set_io command on line 9 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin D6, doesn't exists in the package CM36A. ignoring the set_io command on line 10 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin B6, doesn't exists in the package CM36A. ignoring the set_io command on line 11 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E2, doesn't exists in the package CM36A. ignoring the set_io command on line 12 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F3, doesn't exists in the package CM36A. ignoring the set_io command on line 13 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F1, doesn't exists in the package CM36A. ignoring the set_io command on line 14 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E1, doesn't exists in the package CM36A. ignoring the set_io command on line 15 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin D1, doesn't exists in the package CM36A. ignoring the set_io command on line 16 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
parse file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
Warning: pin F2, doesn't exists in the package CM36A. ignoring the set_io command on line 1 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F6, doesn't exists in the package CM36A. ignoring the set_io command on line 2 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E5, doesn't exists in the package CM36A. ignoring the set_io command on line 3 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E6, doesn't exists in the package CM36A. ignoring the set_io command on line 4 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F5, doesn't exists in the package CM36A. ignoring the set_io command on line 5 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin A2, doesn't exists in the package CM36A. ignoring the set_io command on line 6 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin B1, doesn't exists in the package CM36A. ignoring the set_io command on line 7 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin A1, doesn't exists in the package CM36A. ignoring the set_io command on line 8 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin C6, doesn't exists in the package CM36A. ignoring the set_io command on line 9 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin D6, doesn't exists in the package CM36A. ignoring the set_io command on line 10 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin B6, doesn't exists in the package CM36A. ignoring the set_io command on line 11 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E2, doesn't exists in the package CM36A. ignoring the set_io command on line 12 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F3, doesn't exists in the package CM36A. ignoring the set_io command on line 13 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F1, doesn't exists in the package CM36A. ignoring the set_io command on line 14 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E1, doesn't exists in the package CM36A. ignoring the set_io command on line 15 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin D1, doesn't exists in the package CM36A. ignoring the set_io command on line 16 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
parse file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	10/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	10/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name Top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VoxLink_Protocol_syn.prj" -log "VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VoxLink_Protocol_Implmnt/VoxLink_Protocol.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GK6ER3TV

# Fri Dec 26 18:00:04 2025

#Implementation: VoxLink_Protocol_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Top
@N: CG364 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Synthesizing module Top in library work.

@W: CG146 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Creating black box for empty module Top

@N: CG706 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected top-level module Top is a black box, ignoring black box ...
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":25:12:25:21|*Output flash_mosi has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":27:12:27:20|*Output flash_sck has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":28:12:28:21|*Output flash_cs_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":31:12:31:17|*Output led_io has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":32:12:32:17|*Output led_rx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":33:12:33:17|*Output led_tx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":36:12:36:18|*Output bno_scl has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":38:12:38:20|*Output bno_rst_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":47:12:47:19|*Output vox_tx_p has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":48:12:48:19|*Output vox_tx_n has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":22:12:22:14|Input clk is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":26:12:26:21|Input flash_miso is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":37:12:37:18|Input bno_sda is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":41:12:41:20|Input vox_clk_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":42:12:42:20|Input vox_clk_n is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":44:12:44:19|Input vox_rx_p is unused.
@N: CL159 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":45:12:45:19|Input vox_rx_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:00:04 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:00:04 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:00:04 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_comp.srs changed - recompiling
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level
@N: NF107 :"C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\sources\Top_VoxLink_Protocol.v":20:7:20:9|Selected library: work cell: Top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 26 18:00:05 2025

###########################################################]
Pre-mapping Report

# Fri Dec 26 18:00:05 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt 
Printing clock  summary report in "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:17|Tristate driver led_io (in view: work.Top(verilog)) on net led_io (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":32:12:32:17|Tristate driver led_rx (in view: work.Top(verilog)) on net led_rx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:17|Tristate driver led_tx (in view: work.Top(verilog)) on net led_tx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:00:05 2025

###########################################################]
Map & Optimize Report

# Fri Dec 26 18:00:06 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":48:12:48:19|Tristate driver vox_tx_n (in view: work.Top(verilog)) on net vox_tx_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":47:12:47:19|Tristate driver vox_tx_p (in view: work.Top(verilog)) on net vox_tx_p (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":38:12:38:20|Tristate driver bno_rst_n (in view: work.Top(verilog)) on net bno_rst_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":36:12:36:18|Tristate driver bno_scl (in view: work.Top(verilog)) on net bno_scl (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":33:12:33:17|Tristate driver led_tx (in view: work.Top(verilog)) on net led_tx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":32:12:32:17|Tristate driver led_rx (in view: work.Top(verilog)) on net led_rx (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":31:12:31:17|Tristate driver led_io (in view: work.Top(verilog)) on net led_io (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":28:12:28:21|Tristate driver flash_cs_n (in view: work.Top(verilog)) on net flash_cs_n (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":27:12:27:20|Tristate driver flash_sck (in view: work.Top(verilog)) on net flash_sck (in view: work.Top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\varsa\desktop\school\5_semester\bachelorproject\voxlink\firmware\lattice\voxlink_protocol\sources\top_voxlink_protocol.v":25:12:25:21|Tristate driver flash_mosi (in view: work.Top(verilog)) on net flash_mosi (in view: work.Top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\synwork\VoxLink_Protocol_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\VoxLink_Protocol.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 26 18:00:06 2025
#


Top view:               Top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: ice40ul1kcm36a
Cell usage:
SB_LUT4         0 uses

I/O ports: 17
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 26 18:00:06 2025

###########################################################]


Synthesis exit by 0.
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
Current Implementation VoxLink_Protocol_Implmnt its sbt path: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt
VoxLink_Protocol_Implmnt: newer file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
Warning: pin F2, doesn't exists in the package CM36A. ignoring the set_io command on line 1 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F6, doesn't exists in the package CM36A. ignoring the set_io command on line 2 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E5, doesn't exists in the package CM36A. ignoring the set_io command on line 3 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E6, doesn't exists in the package CM36A. ignoring the set_io command on line 4 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F5, doesn't exists in the package CM36A. ignoring the set_io command on line 5 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin A2, doesn't exists in the package CM36A. ignoring the set_io command on line 6 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin B1, doesn't exists in the package CM36A. ignoring the set_io command on line 7 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin A1, doesn't exists in the package CM36A. ignoring the set_io command on line 8 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin C6, doesn't exists in the package CM36A. ignoring the set_io command on line 9 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin D6, doesn't exists in the package CM36A. ignoring the set_io command on line 10 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin B6, doesn't exists in the package CM36A. ignoring the set_io command on line 11 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E2, doesn't exists in the package CM36A. ignoring the set_io command on line 12 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F3, doesn't exists in the package CM36A. ignoring the set_io command on line 13 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin F1, doesn't exists in the package CM36A. ignoring the set_io command on line 14 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin E1, doesn't exists in the package CM36A. ignoring the set_io command on line 15 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
Warning: pin D1, doesn't exists in the package CM36A. ignoring the set_io command on line 16 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf 
parse file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	10/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	10/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

used logic cells: 0
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design pin: led_io illegally placed at package pin: A2
Dedicated IO location is occupied by non SB_IO_OD
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design pin: led_io illegally placed at package pin: A2
Dedicated IO location is occupied by non SB_IO_OD
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf " -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/sources/VOX.pcf ...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	10/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	10/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.edf...
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/VoxLink_Protocol.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top...
Warning: The terminal vox_tx_p_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_cs_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_scl_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal vox_tx_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_tx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_rx_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_io_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_sck_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal bno_rst_n_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal flash_mosi_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	10/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	0/1248
    PLBs                        :	0/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	10/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt/sbt/outputs/simulation_netlist\Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\netlister\Top_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\simulation_netlist\Top_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\VoxLink_Protocol\VoxLink_Protocol_Implmnt\sbt\outputs\timer\Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --device_name iCE40UL1K --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name Top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\netlist\oadb-Top" --package CM36A --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\placer\Top_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/VoxLink_Protocol/VoxLink_Protocol_Implmnt\sbt\outputs\packer\Top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

Design pin: vox_tx_n illegally placed at package pin: B3

used logic cells: 0
Packing failed due to placement violation!
6:20:48 PM
