$date
	Tue Apr 22 14:23:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_decoder_tb $end
$var wire 1 ! writeW $end
$var wire 1 " writeR $end
$var reg 32 # instruction [31:0] $end
$scope module uut $end
$var wire 32 $ instruction [31:0] $end
$var wire 7 % opcode [6:0] $end
$var reg 1 " writeR $end
$var reg 1 ! writeW $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110011 %
b110011 $
b110011 #
1"
0!
$end
#1000
b10011 %
b11111111111100000000000010010011 #
b11111111111100000000000010010011 $
#2000
1!
0"
b1111 %
b11111110000000000001000010001111 #
b11111110000000000001000010001111 $
#3000
0!
b100011 %
b11111100000000000000000010100011 #
b11111100000000000000000010100011 $
#4000
1"
b110111 %
b1000000110111 #
b1000000110111 $
#5000
b1101111 %
b1000001101111 #
b1000001101111 $
#6000
