
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Thu Aug 31 17:07:12 2023

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
#### libraries ####
set SSLIB "/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set FFLIB "/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
set TTLIB "/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db" 
/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
#### Formality setup file ####
set synopsys_auto_setup true
true
set_svf "design.svf"
Error: Cannot open file: design.svf (FM-203)
0
#### ref design files ####
read_verilog -container ref "/home/IC/Labs/Ass_Syn_2.0/rtl/mux_4_to_1.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/mux_4_to_1.v'
Created container 'ref'
Current container set to 'ref'
1
read_verilog -container ref "/home/IC/Labs/Ass_Syn_2.0/rtl/parity_calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/parity_calc.v'
1
read_verilog -container ref "/home/IC/Labs/Ass_Syn_2.0/rtl/serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/serializer.v'
1
read_verilog -container ref "/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX_FSM.v'
1
read_verilog -container ref "/home/IC/Labs/Ass_Syn_2.0/rtl/top_module.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/top_module.v'
1
read_db      -container ref "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
Error: Can't open file scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db. (FM-016)
0
set_reference_design top_module
Reference design set to 'ref:/WORK/top_module'
1
set_top top_module
Setting top design to 'ref:/WORK/top_module'
Status:   Elaborating design top_module   ...  
Status:   Elaborating design UART_TX_FSM   ...  
Status:   Elaborating design parity_calc   ...  
Status:   Elaborating design mux_4_to_1   ...  
Status:   Elaborating design serializer   ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: p_data Block: /serializer File: /home/IC/Labs/Ass_Syn_2.0/rtl/serializer.v Line: 42)  (FMR_ELAB-147)
Status:  Implementing inferred operators...
Top design set to 'ref:/WORK/top_module' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: ref:/WORK/top_module
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Reference design set to 'ref:/WORK/top_module'
1
#### implementation design files ####
read_verilog -container ref "/home/IC/Labs/Ass_Syn_2.0/syn/UART_TX_top.v"
Error: Top design has already been set in container 'ref' (FM-237)
0
read_db      -container ref "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
Error: Can't open file scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db. (FM-016)
0
set_implementation_design top_module
Implementation design set to 'ref:/WORK/top_module'
1
set_top top_module
Error: Top design is already set to 'ref:/WORK/top_module'.  Failed to set top design to 'ref:/WORK/top_module'. (FM-157)
0
#### matching ####
match
Reference design is 'ref:/WORK/top_module'
Implementation design is 'ref:/WORK/top_module'
Status:  Checking designs...
Status:  Building verification models...
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 12 Compare points matched previously    
 0 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 13 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

1
#### verify ####
set successful [verify]
Reference design is 'ref:/WORK/top_module'
Implementation design is 'ref:/WORK/top_module'
Warning: Self-compare: reference and implementation are the same object: ref:/WORK/top_module (FM-520)
    
*********************************** Matching Results ***********************************    
 12 Compare points matched previously    
 0 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 13 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

Status:  Verifying...

************ RTL Interpretation Summary ************
************ Design: ref:/WORK/top_module
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************


***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
   ATTENTION: RTL interpretation messages were produced during link
              of reference and implementation designs.
              Verification results may disagree with a logic simulator.
-----------------------------------------------------------------------
 Reference design: ref:/WORK/top_module
 Implementation design: ref:/WORK/top_module
 12 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       2      10       0      12
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing 
}
#### Reports ####
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
start_gui
