    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; PDM_CIC_DMA_CombD0Update_L
PDM_CIC_DMA_CombD0Update_L__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
PDM_CIC_DMA_CombD0Update_L__DRQ_NUMBER EQU 11
PDM_CIC_DMA_CombD0Update_L__NUMBEROF_TDS EQU 0
PDM_CIC_DMA_CombD0Update_L__PRIORITY EQU 2
PDM_CIC_DMA_CombD0Update_L__TERMIN_EN EQU 0
PDM_CIC_DMA_CombD0Update_L__TERMIN_SEL EQU 0
PDM_CIC_DMA_CombD0Update_L__TERMOUT0_EN EQU 1
PDM_CIC_DMA_CombD0Update_L__TERMOUT0_SEL EQU 11
PDM_CIC_DMA_CombD0Update_L__TERMOUT1_EN EQU 0
PDM_CIC_DMA_CombD0Update_L__TERMOUT1_SEL EQU 0

; PDM_CIC_DMA_CombD0Update_R
PDM_CIC_DMA_CombD0Update_R__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL3
PDM_CIC_DMA_CombD0Update_R__DRQ_NUMBER EQU 12
PDM_CIC_DMA_CombD0Update_R__NUMBEROF_TDS EQU 0
PDM_CIC_DMA_CombD0Update_R__PRIORITY EQU 2
PDM_CIC_DMA_CombD0Update_R__TERMIN_EN EQU 0
PDM_CIC_DMA_CombD0Update_R__TERMIN_SEL EQU 0
PDM_CIC_DMA_CombD0Update_R__TERMOUT0_EN EQU 1
PDM_CIC_DMA_CombD0Update_R__TERMOUT0_SEL EQU 12
PDM_CIC_DMA_CombD0Update_R__TERMOUT1_EN EQU 0
PDM_CIC_DMA_CombD0Update_R__TERMOUT1_SEL EQU 0

; AudioClkGen_Clock_I2S
AudioClkGen_Clock_I2S__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
AudioClkGen_Clock_I2S__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
AudioClkGen_Clock_I2S__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
AudioClkGen_Clock_I2S__CFG2_SRC_SEL_MASK EQU 0x07
AudioClkGen_Clock_I2S__INDEX EQU 0x02
AudioClkGen_Clock_I2S__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
AudioClkGen_Clock_I2S__PM_ACT_MSK EQU 0x04
AudioClkGen_Clock_I2S__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
AudioClkGen_Clock_I2S__PM_STBY_MSK EQU 0x04

; AudioClkGen_Clock_SCK
AudioClkGen_Clock_SCK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
AudioClkGen_Clock_SCK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
AudioClkGen_Clock_SCK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
AudioClkGen_Clock_SCK__CFG2_SRC_SEL_MASK EQU 0x07
AudioClkGen_Clock_SCK__INDEX EQU 0x01
AudioClkGen_Clock_SCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
AudioClkGen_Clock_SCK__PM_ACT_MSK EQU 0x02
AudioClkGen_Clock_SCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
AudioClkGen_Clock_SCK__PM_STBY_MSK EQU 0x02

; PDM_CIC_DMA_IntOut_L
PDM_CIC_DMA_IntOut_L__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL3
PDM_CIC_DMA_IntOut_L__DRQ_NUMBER EQU 13
PDM_CIC_DMA_IntOut_L__NUMBEROF_TDS EQU 0
PDM_CIC_DMA_IntOut_L__PRIORITY EQU 2
PDM_CIC_DMA_IntOut_L__TERMIN_EN EQU 0
PDM_CIC_DMA_IntOut_L__TERMIN_SEL EQU 0
PDM_CIC_DMA_IntOut_L__TERMOUT0_EN EQU 1
PDM_CIC_DMA_IntOut_L__TERMOUT0_SEL EQU 13
PDM_CIC_DMA_IntOut_L__TERMOUT1_EN EQU 0
PDM_CIC_DMA_IntOut_L__TERMOUT1_SEL EQU 0

; PDM_CIC_DMA_IntOut_R
PDM_CIC_DMA_IntOut_R__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL3
PDM_CIC_DMA_IntOut_R__DRQ_NUMBER EQU 14
PDM_CIC_DMA_IntOut_R__NUMBEROF_TDS EQU 0
PDM_CIC_DMA_IntOut_R__PRIORITY EQU 2
PDM_CIC_DMA_IntOut_R__TERMIN_EN EQU 0
PDM_CIC_DMA_IntOut_R__TERMIN_SEL EQU 0
PDM_CIC_DMA_IntOut_R__TERMOUT0_EN EQU 1
PDM_CIC_DMA_IntOut_R__TERMOUT0_SEL EQU 14
PDM_CIC_DMA_IntOut_R__TERMOUT1_EN EQU 0
PDM_CIC_DMA_IntOut_R__TERMOUT1_SEL EQU 0

; PDM_CIC_Int_Ctrl_Reg
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__0__POS EQU 0
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__MASK EQU 0x01
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PDM_CIC_Int_Ctrl_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; AudioClkGen_UDB_ACG
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
AudioClkGen_UDB_ACG_div_Div_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
AudioClkGen_UDB_ACG_div_Div_u0__A0_REG EQU CYREG_B0_UDB07_A0
AudioClkGen_UDB_ACG_div_Div_u0__A1_REG EQU CYREG_B0_UDB07_A1
AudioClkGen_UDB_ACG_div_Div_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
AudioClkGen_UDB_ACG_div_Div_u0__D0_REG EQU CYREG_B0_UDB07_D0
AudioClkGen_UDB_ACG_div_Div_u0__D1_REG EQU CYREG_B0_UDB07_D1
AudioClkGen_UDB_ACG_div_Div_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
AudioClkGen_UDB_ACG_div_Div_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
AudioClkGen_UDB_ACG_div_Div_u0__F0_REG EQU CYREG_B0_UDB07_F0
AudioClkGen_UDB_ACG_div_Div_u0__F1_REG EQU CYREG_B0_UDB07_F1
AudioClkGen_UDB_ACG_div_Div_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
AudioClkGen_UDB_ACG_div_Div_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
AudioClkGen_UDB_ACG_shaper_Div_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
AudioClkGen_UDB_ACG_shaper_Div_u0__A0_REG EQU CYREG_B1_UDB04_A0
AudioClkGen_UDB_ACG_shaper_Div_u0__A1_REG EQU CYREG_B1_UDB04_A1
AudioClkGen_UDB_ACG_shaper_Div_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
AudioClkGen_UDB_ACG_shaper_Div_u0__D0_REG EQU CYREG_B1_UDB04_D0
AudioClkGen_UDB_ACG_shaper_Div_u0__D1_REG EQU CYREG_B1_UDB04_D1
AudioClkGen_UDB_ACG_shaper_Div_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
AudioClkGen_UDB_ACG_shaper_Div_u0__F0_REG EQU CYREG_B1_UDB04_F0
AudioClkGen_UDB_ACG_shaper_Div_u0__F1_REG EQU CYREG_B1_UDB04_F1
AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
AudioClkGen_UDB_ACG_shaper_Div_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
AudioClkGen_UDB_ACG_shaper_Div_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
AudioClkGen_UDB_ACG_shaper_Div_u1__A0_REG EQU CYREG_B1_UDB05_A0
AudioClkGen_UDB_ACG_shaper_Div_u1__A1_REG EQU CYREG_B1_UDB05_A1
AudioClkGen_UDB_ACG_shaper_Div_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
AudioClkGen_UDB_ACG_shaper_Div_u1__D0_REG EQU CYREG_B1_UDB05_D0
AudioClkGen_UDB_ACG_shaper_Div_u1__D1_REG EQU CYREG_B1_UDB05_D1
AudioClkGen_UDB_ACG_shaper_Div_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
AudioClkGen_UDB_ACG_shaper_Div_u1__F0_REG EQU CYREG_B1_UDB05_F0
AudioClkGen_UDB_ACG_shaper_Div_u1__F1_REG EQU CYREG_B1_UDB05_F1
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
AudioClkGen_UDB_ACG_sync_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
AudioClkGen_UDB_ACG_sync_Counter_u0__A0_REG EQU CYREG_B0_UDB06_A0
AudioClkGen_UDB_ACG_sync_Counter_u0__A1_REG EQU CYREG_B0_UDB06_A1
AudioClkGen_UDB_ACG_sync_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
AudioClkGen_UDB_ACG_sync_Counter_u0__D0_REG EQU CYREG_B0_UDB06_D0
AudioClkGen_UDB_ACG_sync_Counter_u0__D1_REG EQU CYREG_B0_UDB06_D1
AudioClkGen_UDB_ACG_sync_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
AudioClkGen_UDB_ACG_sync_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
AudioClkGen_UDB_ACG_sync_Counter_u0__F0_REG EQU CYREG_B0_UDB06_F0
AudioClkGen_UDB_ACG_sync_Counter_u0__F1_REG EQU CYREG_B0_UDB06_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_REG EQU CYREG_B1_UDB06_A0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__A1_REG EQU CYREG_B1_UDB06_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_REG EQU CYREG_B1_UDB06_D0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__D1_REG EQU CYREG_B1_UDB06_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_REG EQU CYREG_B1_UDB06_F0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__F1_REG EQU CYREG_B1_UDB06_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_REG EQU CYREG_B1_UDB07_A0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__A1_REG EQU CYREG_B1_UDB07_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_REG EQU CYREG_B1_UDB07_D0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__D1_REG EQU CYREG_B1_UDB07_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_REG EQU CYREG_B1_UDB07_F0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__F1_REG EQU CYREG_B1_UDB07_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; I2C_Master_I2C_IRQ
I2C_Master_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_Master_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_Master_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_Master_I2C_IRQ__INTC_NUMBER EQU 15
I2C_Master_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_Master_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_Master_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_Master_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PDM_CIC_Integrator
PDM_CIC_Integrator_Counter7_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PDM_CIC_Integrator_Counter7_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PDM_CIC_Integrator_Counter7_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
PDM_CIC_Integrator_Counter7_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PDM_CIC_Integrator_Counter7_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PDM_CIC_Integrator_Counter7_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PDM_CIC_Integrator_Counter7_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
PDM_CIC_Integrator_Counter7_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
PDM_CIC_Integrator_Counter7_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
PDM_CIC_Integrator_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PDM_CIC_Integrator_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PDM_CIC_Integrator_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PDM_CIC_Integrator_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PDM_CIC_Integrator_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PDM_CIC_Integrator_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PDM_CIC_Integrator_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PDM_CIC_Integrator_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PDM_CIC_Integrator_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PDM_CIC_Integrator_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PDM_CIC_Integrator_Counter7__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PDM_CIC_Integrator_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PDM_CIC_Integrator_Counter7__COUNT_REG EQU CYREG_B1_UDB07_CTL
PDM_CIC_Integrator_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PDM_CIC_Integrator_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PDM_CIC_Integrator_Counter7__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PDM_CIC_Integrator_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PDM_CIC_Integrator_genblk2_dp32_l_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PDM_CIC_Integrator_genblk2_dp32_l_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PDM_CIC_Integrator_genblk2_dp32_l_u0__A0_REG EQU CYREG_B0_UDB02_A0
PDM_CIC_Integrator_genblk2_dp32_l_u0__A1_REG EQU CYREG_B0_UDB02_A1
PDM_CIC_Integrator_genblk2_dp32_l_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PDM_CIC_Integrator_genblk2_dp32_l_u0__D0_REG EQU CYREG_B0_UDB02_D0
PDM_CIC_Integrator_genblk2_dp32_l_u0__D1_REG EQU CYREG_B0_UDB02_D1
PDM_CIC_Integrator_genblk2_dp32_l_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PDM_CIC_Integrator_genblk2_dp32_l_u0__F0_REG EQU CYREG_B0_UDB02_F0
PDM_CIC_Integrator_genblk2_dp32_l_u0__F1_REG EQU CYREG_B0_UDB02_F1
PDM_CIC_Integrator_genblk2_dp32_l_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PDM_CIC_Integrator_genblk2_dp32_l_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PDM_CIC_Integrator_genblk2_dp32_l_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PDM_CIC_Integrator_genblk2_dp32_l_u1__A0_REG EQU CYREG_B0_UDB03_A0
PDM_CIC_Integrator_genblk2_dp32_l_u1__A1_REG EQU CYREG_B0_UDB03_A1
PDM_CIC_Integrator_genblk2_dp32_l_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PDM_CIC_Integrator_genblk2_dp32_l_u1__D0_REG EQU CYREG_B0_UDB03_D0
PDM_CIC_Integrator_genblk2_dp32_l_u1__D1_REG EQU CYREG_B0_UDB03_D1
PDM_CIC_Integrator_genblk2_dp32_l_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PDM_CIC_Integrator_genblk2_dp32_l_u1__F0_REG EQU CYREG_B0_UDB03_F0
PDM_CIC_Integrator_genblk2_dp32_l_u1__F1_REG EQU CYREG_B0_UDB03_F1
PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PDM_CIC_Integrator_genblk2_dp32_l_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PDM_CIC_Integrator_genblk2_dp32_l_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PDM_CIC_Integrator_genblk2_dp32_l_u2__A0_REG EQU CYREG_B0_UDB04_A0
PDM_CIC_Integrator_genblk2_dp32_l_u2__A1_REG EQU CYREG_B0_UDB04_A1
PDM_CIC_Integrator_genblk2_dp32_l_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PDM_CIC_Integrator_genblk2_dp32_l_u2__D0_REG EQU CYREG_B0_UDB04_D0
PDM_CIC_Integrator_genblk2_dp32_l_u2__D1_REG EQU CYREG_B0_UDB04_D1
PDM_CIC_Integrator_genblk2_dp32_l_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PDM_CIC_Integrator_genblk2_dp32_l_u2__F0_REG EQU CYREG_B0_UDB04_F0
PDM_CIC_Integrator_genblk2_dp32_l_u2__F1_REG EQU CYREG_B0_UDB04_F1
PDM_CIC_Integrator_genblk2_dp32_l_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PDM_CIC_Integrator_genblk2_dp32_l_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PDM_CIC_Integrator_genblk2_dp32_l_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PDM_CIC_Integrator_genblk2_dp32_l_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PDM_CIC_Integrator_genblk2_dp32_l_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PDM_CIC_Integrator_genblk2_dp32_l_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PDM_CIC_Integrator_genblk2_dp32_l_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PDM_CIC_Integrator_genblk2_dp32_l_u3__A0_REG EQU CYREG_B0_UDB05_A0
PDM_CIC_Integrator_genblk2_dp32_l_u3__A1_REG EQU CYREG_B0_UDB05_A1
PDM_CIC_Integrator_genblk2_dp32_l_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PDM_CIC_Integrator_genblk2_dp32_l_u3__D0_REG EQU CYREG_B0_UDB05_D0
PDM_CIC_Integrator_genblk2_dp32_l_u3__D1_REG EQU CYREG_B0_UDB05_D1
PDM_CIC_Integrator_genblk2_dp32_l_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PDM_CIC_Integrator_genblk2_dp32_l_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PDM_CIC_Integrator_genblk2_dp32_l_u3__F0_REG EQU CYREG_B0_UDB05_F0
PDM_CIC_Integrator_genblk2_dp32_l_u3__F1_REG EQU CYREG_B0_UDB05_F1
PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PDM_CIC_Integrator_genblk3_dp32_r_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PDM_CIC_Integrator_genblk3_dp32_r_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PDM_CIC_Integrator_genblk3_dp32_r_u0__A0_REG EQU CYREG_B1_UDB08_A0
PDM_CIC_Integrator_genblk3_dp32_r_u0__A1_REG EQU CYREG_B1_UDB08_A1
PDM_CIC_Integrator_genblk3_dp32_r_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PDM_CIC_Integrator_genblk3_dp32_r_u0__D0_REG EQU CYREG_B1_UDB08_D0
PDM_CIC_Integrator_genblk3_dp32_r_u0__D1_REG EQU CYREG_B1_UDB08_D1
PDM_CIC_Integrator_genblk3_dp32_r_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PDM_CIC_Integrator_genblk3_dp32_r_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PDM_CIC_Integrator_genblk3_dp32_r_u0__F0_REG EQU CYREG_B1_UDB08_F0
PDM_CIC_Integrator_genblk3_dp32_r_u0__F1_REG EQU CYREG_B1_UDB08_F1
PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PDM_CIC_Integrator_genblk3_dp32_r_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PDM_CIC_Integrator_genblk3_dp32_r_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PDM_CIC_Integrator_genblk3_dp32_r_u1__A0_REG EQU CYREG_B1_UDB09_A0
PDM_CIC_Integrator_genblk3_dp32_r_u1__A1_REG EQU CYREG_B1_UDB09_A1
PDM_CIC_Integrator_genblk3_dp32_r_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PDM_CIC_Integrator_genblk3_dp32_r_u1__D0_REG EQU CYREG_B1_UDB09_D0
PDM_CIC_Integrator_genblk3_dp32_r_u1__D1_REG EQU CYREG_B1_UDB09_D1
PDM_CIC_Integrator_genblk3_dp32_r_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PDM_CIC_Integrator_genblk3_dp32_r_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PDM_CIC_Integrator_genblk3_dp32_r_u1__F0_REG EQU CYREG_B1_UDB09_F0
PDM_CIC_Integrator_genblk3_dp32_r_u1__F1_REG EQU CYREG_B1_UDB09_F1
PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PDM_CIC_Integrator_genblk3_dp32_r_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PDM_CIC_Integrator_genblk3_dp32_r_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PDM_CIC_Integrator_genblk3_dp32_r_u2__A0_REG EQU CYREG_B1_UDB10_A0
PDM_CIC_Integrator_genblk3_dp32_r_u2__A1_REG EQU CYREG_B1_UDB10_A1
PDM_CIC_Integrator_genblk3_dp32_r_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PDM_CIC_Integrator_genblk3_dp32_r_u2__D0_REG EQU CYREG_B1_UDB10_D0
PDM_CIC_Integrator_genblk3_dp32_r_u2__D1_REG EQU CYREG_B1_UDB10_D1
PDM_CIC_Integrator_genblk3_dp32_r_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PDM_CIC_Integrator_genblk3_dp32_r_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PDM_CIC_Integrator_genblk3_dp32_r_u2__F0_REG EQU CYREG_B1_UDB10_F0
PDM_CIC_Integrator_genblk3_dp32_r_u2__F1_REG EQU CYREG_B1_UDB10_F1
PDM_CIC_Integrator_genblk3_dp32_r_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PDM_CIC_Integrator_genblk3_dp32_r_u3__A0_REG EQU CYREG_B1_UDB11_A0
PDM_CIC_Integrator_genblk3_dp32_r_u3__A1_REG EQU CYREG_B1_UDB11_A1
PDM_CIC_Integrator_genblk3_dp32_r_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PDM_CIC_Integrator_genblk3_dp32_r_u3__D0_REG EQU CYREG_B1_UDB11_D0
PDM_CIC_Integrator_genblk3_dp32_r_u3__D1_REG EQU CYREG_B1_UDB11_D1
PDM_CIC_Integrator_genblk3_dp32_r_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PDM_CIC_Integrator_genblk3_dp32_r_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PDM_CIC_Integrator_genblk3_dp32_r_u3__F0_REG EQU CYREG_B1_UDB11_F0
PDM_CIC_Integrator_genblk3_dp32_r_u3__F1_REG EQU CYREG_B1_UDB11_F1

; PDM_CIC_Status_Reg
PDM_CIC_Status_Reg_sts_intr_sts_reg__0__MASK EQU 0x01
PDM_CIC_Status_Reg_sts_intr_sts_reg__0__POS EQU 0
PDM_CIC_Status_Reg_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PDM_CIC_Status_Reg_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PDM_CIC_Status_Reg_sts_intr_sts_reg__1__MASK EQU 0x02
PDM_CIC_Status_Reg_sts_intr_sts_reg__1__POS EQU 1
PDM_CIC_Status_Reg_sts_intr_sts_reg__2__MASK EQU 0x04
PDM_CIC_Status_Reg_sts_intr_sts_reg__2__POS EQU 2
PDM_CIC_Status_Reg_sts_intr_sts_reg__3__MASK EQU 0x08
PDM_CIC_Status_Reg_sts_intr_sts_reg__3__POS EQU 3
PDM_CIC_Status_Reg_sts_intr_sts_reg__MASK EQU 0x0F
PDM_CIC_Status_Reg_sts_intr_sts_reg__MASK_REG EQU CYREG_B0_UDB12_MSK
PDM_CIC_Status_Reg_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PDM_CIC_Status_Reg_sts_intr_sts_reg__STATUS_REG EQU CYREG_B0_UDB12_ST

; I2C_Master_I2C_FF
I2C_Master_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_Master_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_Master_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_Master_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_Master_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_Master_I2C_FF__D EQU CYREG_I2C_D
I2C_Master_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_Master_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_Master_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_Master_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_Master_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_Master_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_Master_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_Master_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_Master_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_Master_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; Droop_Filter_DFB
Droop_Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Droop_Filter_DFB__COHER EQU CYREG_DFB0_COHER
Droop_Filter_DFB__CR EQU CYREG_DFB0_CR
Droop_Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Droop_Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Droop_Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Droop_Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Droop_Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Droop_Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Droop_Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Droop_Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Droop_Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Droop_Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Droop_Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Droop_Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Droop_Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Droop_Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Droop_Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Droop_Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Droop_Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Droop_Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Droop_Filter_DFB__PM_ACT_MSK EQU 0x10
Droop_Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Droop_Filter_DFB__PM_STBY_MSK EQU 0x10
Droop_Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Droop_Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Droop_Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Droop_Filter_DFB__SR EQU CYREG_DFB0_SR
Droop_Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Droop_Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Droop_Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Droop_Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Droop_Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Droop_Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

; AudioClkGen_Ref
AudioClkGen_Ref__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
AudioClkGen_Ref__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
AudioClkGen_Ref__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
AudioClkGen_Ref__CFG2_SRC_SEL_MASK EQU 0x07
AudioClkGen_Ref__INDEX EQU 0x03
AudioClkGen_Ref__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
AudioClkGen_Ref__PM_ACT_MSK EQU 0x08
AudioClkGen_Ref__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
AudioClkGen_Ref__PM_STBY_MSK EQU 0x08

; isr_CICOverflow
isr_CICOverflow__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_CICOverflow__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_CICOverflow__INTC_MASK EQU 0x10
isr_CICOverflow__INTC_NUMBER EQU 4
isr_CICOverflow__INTC_PRIOR_NUM EQU 7
isr_CICOverflow__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_CICOverflow__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_CICOverflow__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PSOC_PDM_ClkOut
PSOC_PDM_ClkOut__0__MASK EQU 0x40
PSOC_PDM_ClkOut__0__PC EQU CYREG_PRT12_PC6
PSOC_PDM_ClkOut__0__PORT EQU 12
PSOC_PDM_ClkOut__0__SHIFT EQU 6
PSOC_PDM_ClkOut__AG EQU CYREG_PRT12_AG
PSOC_PDM_ClkOut__BIE EQU CYREG_PRT12_BIE
PSOC_PDM_ClkOut__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PSOC_PDM_ClkOut__BYP EQU CYREG_PRT12_BYP
PSOC_PDM_ClkOut__DM0 EQU CYREG_PRT12_DM0
PSOC_PDM_ClkOut__DM1 EQU CYREG_PRT12_DM1
PSOC_PDM_ClkOut__DM2 EQU CYREG_PRT12_DM2
PSOC_PDM_ClkOut__DR EQU CYREG_PRT12_DR
PSOC_PDM_ClkOut__INP_DIS EQU CYREG_PRT12_INP_DIS
PSOC_PDM_ClkOut__MASK EQU 0x40
PSOC_PDM_ClkOut__PDM_CLOCK__MASK EQU 0x40
PSOC_PDM_ClkOut__PDM_CLOCK__PC EQU CYREG_PRT12_PC6
PSOC_PDM_ClkOut__PDM_CLOCK__PORT EQU 12
PSOC_PDM_ClkOut__PDM_CLOCK__SHIFT EQU 6
PSOC_PDM_ClkOut__PORT EQU 12
PSOC_PDM_ClkOut__PRT EQU CYREG_PRT12_PRT
PSOC_PDM_ClkOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PSOC_PDM_ClkOut__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PSOC_PDM_ClkOut__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PSOC_PDM_ClkOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PSOC_PDM_ClkOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PSOC_PDM_ClkOut__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PSOC_PDM_ClkOut__PS EQU CYREG_PRT12_PS
PSOC_PDM_ClkOut__SHIFT EQU 6
PSOC_PDM_ClkOut__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PSOC_PDM_ClkOut__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PSOC_PDM_ClkOut__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PSOC_PDM_ClkOut__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PSOC_PDM_ClkOut__SLW EQU CYREG_PRT12_SLW

; PSOC_PDM_DataIn
PSOC_PDM_DataIn__0__MASK EQU 0x01
PSOC_PDM_DataIn__0__PC EQU CYREG_PRT0_PC0
PSOC_PDM_DataIn__0__PORT EQU 0
PSOC_PDM_DataIn__0__SHIFT EQU 0
PSOC_PDM_DataIn__AG EQU CYREG_PRT0_AG
PSOC_PDM_DataIn__AMUX EQU CYREG_PRT0_AMUX
PSOC_PDM_DataIn__BIE EQU CYREG_PRT0_BIE
PSOC_PDM_DataIn__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PSOC_PDM_DataIn__BYP EQU CYREG_PRT0_BYP
PSOC_PDM_DataIn__CTL EQU CYREG_PRT0_CTL
PSOC_PDM_DataIn__DM0 EQU CYREG_PRT0_DM0
PSOC_PDM_DataIn__DM1 EQU CYREG_PRT0_DM1
PSOC_PDM_DataIn__DM2 EQU CYREG_PRT0_DM2
PSOC_PDM_DataIn__DR EQU CYREG_PRT0_DR
PSOC_PDM_DataIn__INP_DIS EQU CYREG_PRT0_INP_DIS
PSOC_PDM_DataIn__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PSOC_PDM_DataIn__LCD_EN EQU CYREG_PRT0_LCD_EN
PSOC_PDM_DataIn__MASK EQU 0x01
PSOC_PDM_DataIn__PDM_DATA__MASK EQU 0x01
PSOC_PDM_DataIn__PDM_DATA__PC EQU CYREG_PRT0_PC0
PSOC_PDM_DataIn__PDM_DATA__PORT EQU 0
PSOC_PDM_DataIn__PDM_DATA__SHIFT EQU 0
PSOC_PDM_DataIn__PORT EQU 0
PSOC_PDM_DataIn__PRT EQU CYREG_PRT0_PRT
PSOC_PDM_DataIn__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PSOC_PDM_DataIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PSOC_PDM_DataIn__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PSOC_PDM_DataIn__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PSOC_PDM_DataIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PSOC_PDM_DataIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PSOC_PDM_DataIn__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PSOC_PDM_DataIn__PS EQU CYREG_PRT0_PS
PSOC_PDM_DataIn__SHIFT EQU 0
PSOC_PDM_DataIn__SLW EQU CYREG_PRT0_SLW

; PSOC_PDM_LR_SEL
PSOC_PDM_LR_SEL__0__MASK EQU 0x10
PSOC_PDM_LR_SEL__0__PC EQU CYREG_PRT3_PC4
PSOC_PDM_LR_SEL__0__PORT EQU 3
PSOC_PDM_LR_SEL__0__SHIFT EQU 4
PSOC_PDM_LR_SEL__AG EQU CYREG_PRT3_AG
PSOC_PDM_LR_SEL__AMUX EQU CYREG_PRT3_AMUX
PSOC_PDM_LR_SEL__BIE EQU CYREG_PRT3_BIE
PSOC_PDM_LR_SEL__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSOC_PDM_LR_SEL__BYP EQU CYREG_PRT3_BYP
PSOC_PDM_LR_SEL__CTL EQU CYREG_PRT3_CTL
PSOC_PDM_LR_SEL__DM0 EQU CYREG_PRT3_DM0
PSOC_PDM_LR_SEL__DM1 EQU CYREG_PRT3_DM1
PSOC_PDM_LR_SEL__DM2 EQU CYREG_PRT3_DM2
PSOC_PDM_LR_SEL__DR EQU CYREG_PRT3_DR
PSOC_PDM_LR_SEL__INP_DIS EQU CYREG_PRT3_INP_DIS
PSOC_PDM_LR_SEL__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSOC_PDM_LR_SEL__LCD_EN EQU CYREG_PRT3_LCD_EN
PSOC_PDM_LR_SEL__MASK EQU 0x10
PSOC_PDM_LR_SEL__PDM_LR_SELECT__MASK EQU 0x10
PSOC_PDM_LR_SEL__PDM_LR_SELECT__PC EQU CYREG_PRT3_PC4
PSOC_PDM_LR_SEL__PDM_LR_SELECT__PORT EQU 3
PSOC_PDM_LR_SEL__PDM_LR_SELECT__SHIFT EQU 4
PSOC_PDM_LR_SEL__PORT EQU 3
PSOC_PDM_LR_SEL__PRT EQU CYREG_PRT3_PRT
PSOC_PDM_LR_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSOC_PDM_LR_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSOC_PDM_LR_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSOC_PDM_LR_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSOC_PDM_LR_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSOC_PDM_LR_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSOC_PDM_LR_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSOC_PDM_LR_SEL__PS EQU CYREG_PRT3_PS
PSOC_PDM_LR_SEL__SHIFT EQU 4
PSOC_PDM_LR_SEL__SLW EQU CYREG_PRT3_SLW

; PSOC_STATUS_LED
PSOC_STATUS_LED__0__MASK EQU 0x02
PSOC_STATUS_LED__0__PC EQU CYREG_PRT3_PC1
PSOC_STATUS_LED__0__PORT EQU 3
PSOC_STATUS_LED__0__SHIFT EQU 1
PSOC_STATUS_LED__AG EQU CYREG_PRT3_AG
PSOC_STATUS_LED__AMUX EQU CYREG_PRT3_AMUX
PSOC_STATUS_LED__BIE EQU CYREG_PRT3_BIE
PSOC_STATUS_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSOC_STATUS_LED__BYP EQU CYREG_PRT3_BYP
PSOC_STATUS_LED__CTL EQU CYREG_PRT3_CTL
PSOC_STATUS_LED__DM0 EQU CYREG_PRT3_DM0
PSOC_STATUS_LED__DM1 EQU CYREG_PRT3_DM1
PSOC_STATUS_LED__DM2 EQU CYREG_PRT3_DM2
PSOC_STATUS_LED__DR EQU CYREG_PRT3_DR
PSOC_STATUS_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
PSOC_STATUS_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSOC_STATUS_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
PSOC_STATUS_LED__MASK EQU 0x02
PSOC_STATUS_LED__PORT EQU 3
PSOC_STATUS_LED__PRT EQU CYREG_PRT3_PRT
PSOC_STATUS_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSOC_STATUS_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSOC_STATUS_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSOC_STATUS_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSOC_STATUS_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSOC_STATUS_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSOC_STATUS_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSOC_STATUS_LED__PS EQU CYREG_PRT3_PS
PSOC_STATUS_LED__PSOC_STATUS__MASK EQU 0x02
PSOC_STATUS_LED__PSOC_STATUS__PC EQU CYREG_PRT3_PC1
PSOC_STATUS_LED__PSOC_STATUS__PORT EQU 3
PSOC_STATUS_LED__PSOC_STATUS__SHIFT EQU 1
PSOC_STATUS_LED__SHIFT EQU 1
PSOC_STATUS_LED__SLW EQU CYREG_PRT3_SLW

; USBFS_bus_reset
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PDM_CIC_Comb_L
PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PDM_CIC_Comb_L_genblk2_dp32_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PDM_CIC_Comb_L_genblk2_dp32_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PDM_CIC_Comb_L_genblk2_dp32_u0__A0_REG EQU CYREG_B0_UDB12_A0
PDM_CIC_Comb_L_genblk2_dp32_u0__A1_REG EQU CYREG_B0_UDB12_A1
PDM_CIC_Comb_L_genblk2_dp32_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PDM_CIC_Comb_L_genblk2_dp32_u0__D0_REG EQU CYREG_B0_UDB12_D0
PDM_CIC_Comb_L_genblk2_dp32_u0__D1_REG EQU CYREG_B0_UDB12_D1
PDM_CIC_Comb_L_genblk2_dp32_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PDM_CIC_Comb_L_genblk2_dp32_u0__F0_REG EQU CYREG_B0_UDB12_F0
PDM_CIC_Comb_L_genblk2_dp32_u0__F1_REG EQU CYREG_B0_UDB12_F1
PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PDM_CIC_Comb_L_genblk2_dp32_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PDM_CIC_Comb_L_genblk2_dp32_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PDM_CIC_Comb_L_genblk2_dp32_u1__A0_REG EQU CYREG_B0_UDB13_A0
PDM_CIC_Comb_L_genblk2_dp32_u1__A1_REG EQU CYREG_B0_UDB13_A1
PDM_CIC_Comb_L_genblk2_dp32_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PDM_CIC_Comb_L_genblk2_dp32_u1__D0_REG EQU CYREG_B0_UDB13_D0
PDM_CIC_Comb_L_genblk2_dp32_u1__D1_REG EQU CYREG_B0_UDB13_D1
PDM_CIC_Comb_L_genblk2_dp32_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PDM_CIC_Comb_L_genblk2_dp32_u1__F0_REG EQU CYREG_B0_UDB13_F0
PDM_CIC_Comb_L_genblk2_dp32_u1__F1_REG EQU CYREG_B0_UDB13_F1
PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PDM_CIC_Comb_L_genblk2_dp32_u2__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PDM_CIC_Comb_L_genblk2_dp32_u2__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PDM_CIC_Comb_L_genblk2_dp32_u2__A0_REG EQU CYREG_B0_UDB14_A0
PDM_CIC_Comb_L_genblk2_dp32_u2__A1_REG EQU CYREG_B0_UDB14_A1
PDM_CIC_Comb_L_genblk2_dp32_u2__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PDM_CIC_Comb_L_genblk2_dp32_u2__D0_REG EQU CYREG_B0_UDB14_D0
PDM_CIC_Comb_L_genblk2_dp32_u2__D1_REG EQU CYREG_B0_UDB14_D1
PDM_CIC_Comb_L_genblk2_dp32_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u2__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PDM_CIC_Comb_L_genblk2_dp32_u2__F0_REG EQU CYREG_B0_UDB14_F0
PDM_CIC_Comb_L_genblk2_dp32_u2__F1_REG EQU CYREG_B0_UDB14_F1
PDM_CIC_Comb_L_genblk2_dp32_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u3__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PDM_CIC_Comb_L_genblk2_dp32_u3__A0_REG EQU CYREG_B0_UDB15_A0
PDM_CIC_Comb_L_genblk2_dp32_u3__A1_REG EQU CYREG_B0_UDB15_A1
PDM_CIC_Comb_L_genblk2_dp32_u3__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PDM_CIC_Comb_L_genblk2_dp32_u3__D0_REG EQU CYREG_B0_UDB15_D0
PDM_CIC_Comb_L_genblk2_dp32_u3__D1_REG EQU CYREG_B0_UDB15_D1
PDM_CIC_Comb_L_genblk2_dp32_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PDM_CIC_Comb_L_genblk2_dp32_u3__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PDM_CIC_Comb_L_genblk2_dp32_u3__F0_REG EQU CYREG_B0_UDB15_F0
PDM_CIC_Comb_L_genblk2_dp32_u3__F1_REG EQU CYREG_B0_UDB15_F1

; PDM_CIC_Comb_R
PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PDM_CIC_Comb_R_genblk2_dp32_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PDM_CIC_Comb_R_genblk2_dp32_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PDM_CIC_Comb_R_genblk2_dp32_u0__A0_REG EQU CYREG_B0_UDB08_A0
PDM_CIC_Comb_R_genblk2_dp32_u0__A1_REG EQU CYREG_B0_UDB08_A1
PDM_CIC_Comb_R_genblk2_dp32_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PDM_CIC_Comb_R_genblk2_dp32_u0__D0_REG EQU CYREG_B0_UDB08_D0
PDM_CIC_Comb_R_genblk2_dp32_u0__D1_REG EQU CYREG_B0_UDB08_D1
PDM_CIC_Comb_R_genblk2_dp32_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PDM_CIC_Comb_R_genblk2_dp32_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PDM_CIC_Comb_R_genblk2_dp32_u0__F0_REG EQU CYREG_B0_UDB08_F0
PDM_CIC_Comb_R_genblk2_dp32_u0__F1_REG EQU CYREG_B0_UDB08_F1
PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PDM_CIC_Comb_R_genblk2_dp32_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PDM_CIC_Comb_R_genblk2_dp32_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PDM_CIC_Comb_R_genblk2_dp32_u1__A0_REG EQU CYREG_B0_UDB09_A0
PDM_CIC_Comb_R_genblk2_dp32_u1__A1_REG EQU CYREG_B0_UDB09_A1
PDM_CIC_Comb_R_genblk2_dp32_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PDM_CIC_Comb_R_genblk2_dp32_u1__D0_REG EQU CYREG_B0_UDB09_D0
PDM_CIC_Comb_R_genblk2_dp32_u1__D1_REG EQU CYREG_B0_UDB09_D1
PDM_CIC_Comb_R_genblk2_dp32_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PDM_CIC_Comb_R_genblk2_dp32_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PDM_CIC_Comb_R_genblk2_dp32_u1__F0_REG EQU CYREG_B0_UDB09_F0
PDM_CIC_Comb_R_genblk2_dp32_u1__F1_REG EQU CYREG_B0_UDB09_F1
PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PDM_CIC_Comb_R_genblk2_dp32_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PDM_CIC_Comb_R_genblk2_dp32_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PDM_CIC_Comb_R_genblk2_dp32_u2__A0_REG EQU CYREG_B0_UDB10_A0
PDM_CIC_Comb_R_genblk2_dp32_u2__A1_REG EQU CYREG_B0_UDB10_A1
PDM_CIC_Comb_R_genblk2_dp32_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PDM_CIC_Comb_R_genblk2_dp32_u2__D0_REG EQU CYREG_B0_UDB10_D0
PDM_CIC_Comb_R_genblk2_dp32_u2__D1_REG EQU CYREG_B0_UDB10_D1
PDM_CIC_Comb_R_genblk2_dp32_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PDM_CIC_Comb_R_genblk2_dp32_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PDM_CIC_Comb_R_genblk2_dp32_u2__F0_REG EQU CYREG_B0_UDB10_F0
PDM_CIC_Comb_R_genblk2_dp32_u2__F1_REG EQU CYREG_B0_UDB10_F1
PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PDM_CIC_Comb_R_genblk2_dp32_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PDM_CIC_Comb_R_genblk2_dp32_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PDM_CIC_Comb_R_genblk2_dp32_u3__A0_REG EQU CYREG_B0_UDB11_A0
PDM_CIC_Comb_R_genblk2_dp32_u3__A1_REG EQU CYREG_B0_UDB11_A1
PDM_CIC_Comb_R_genblk2_dp32_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PDM_CIC_Comb_R_genblk2_dp32_u3__D0_REG EQU CYREG_B0_UDB11_D0
PDM_CIC_Comb_R_genblk2_dp32_u3__D1_REG EQU CYREG_B0_UDB11_D1
PDM_CIC_Comb_R_genblk2_dp32_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PDM_CIC_Comb_R_genblk2_dp32_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PDM_CIC_Comb_R_genblk2_dp32_u3__F0_REG EQU CYREG_B0_UDB11_F0
PDM_CIC_Comb_R_genblk2_dp32_u3__F1_REG EQU CYREG_B0_UDB11_F1

; PSOC_CODEC_RST
PSOC_CODEC_RST__0__MASK EQU 0x40
PSOC_CODEC_RST__0__PC EQU CYREG_PRT3_PC6
PSOC_CODEC_RST__0__PORT EQU 3
PSOC_CODEC_RST__0__SHIFT EQU 6
PSOC_CODEC_RST__AG EQU CYREG_PRT3_AG
PSOC_CODEC_RST__AMUX EQU CYREG_PRT3_AMUX
PSOC_CODEC_RST__BIE EQU CYREG_PRT3_BIE
PSOC_CODEC_RST__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSOC_CODEC_RST__BYP EQU CYREG_PRT3_BYP
PSOC_CODEC_RST__CTL EQU CYREG_PRT3_CTL
PSOC_CODEC_RST__DM0 EQU CYREG_PRT3_DM0
PSOC_CODEC_RST__DM1 EQU CYREG_PRT3_DM1
PSOC_CODEC_RST__DM2 EQU CYREG_PRT3_DM2
PSOC_CODEC_RST__DR EQU CYREG_PRT3_DR
PSOC_CODEC_RST__INP_DIS EQU CYREG_PRT3_INP_DIS
PSOC_CODEC_RST__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSOC_CODEC_RST__LCD_EN EQU CYREG_PRT3_LCD_EN
PSOC_CODEC_RST__MASK EQU 0x40
PSOC_CODEC_RST__PORT EQU 3
PSOC_CODEC_RST__PRT EQU CYREG_PRT3_PRT
PSOC_CODEC_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSOC_CODEC_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSOC_CODEC_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSOC_CODEC_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSOC_CODEC_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSOC_CODEC_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSOC_CODEC_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSOC_CODEC_RST__PS EQU CYREG_PRT3_PS
PSOC_CODEC_RST__PSOC_CODEC_RST__MASK EQU 0x40
PSOC_CODEC_RST__PSOC_CODEC_RST__PC EQU CYREG_PRT3_PC6
PSOC_CODEC_RST__PSOC_CODEC_RST__PORT EQU 3
PSOC_CODEC_RST__PSOC_CODEC_RST__SHIFT EQU 6
PSOC_CODEC_RST__SHIFT EQU 6
PSOC_CODEC_RST__SLW EQU CYREG_PRT3_SLW

; PSOC_I2S_LRCLK
PSOC_I2S_LRCLK__0__MASK EQU 0x02
PSOC_I2S_LRCLK__0__PC EQU CYREG_PRT0_PC1
PSOC_I2S_LRCLK__0__PORT EQU 0
PSOC_I2S_LRCLK__0__SHIFT EQU 1
PSOC_I2S_LRCLK__AG EQU CYREG_PRT0_AG
PSOC_I2S_LRCLK__AMUX EQU CYREG_PRT0_AMUX
PSOC_I2S_LRCLK__BIE EQU CYREG_PRT0_BIE
PSOC_I2S_LRCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PSOC_I2S_LRCLK__BYP EQU CYREG_PRT0_BYP
PSOC_I2S_LRCLK__CTL EQU CYREG_PRT0_CTL
PSOC_I2S_LRCLK__DM0 EQU CYREG_PRT0_DM0
PSOC_I2S_LRCLK__DM1 EQU CYREG_PRT0_DM1
PSOC_I2S_LRCLK__DM2 EQU CYREG_PRT0_DM2
PSOC_I2S_LRCLK__DR EQU CYREG_PRT0_DR
PSOC_I2S_LRCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
PSOC_I2S_LRCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PSOC_I2S_LRCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
PSOC_I2S_LRCLK__MASK EQU 0x02
PSOC_I2S_LRCLK__PORT EQU 0
PSOC_I2S_LRCLK__PRT EQU CYREG_PRT0_PRT
PSOC_I2S_LRCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PSOC_I2S_LRCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PSOC_I2S_LRCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PSOC_I2S_LRCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PSOC_I2S_LRCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PSOC_I2S_LRCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PSOC_I2S_LRCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PSOC_I2S_LRCLK__PS EQU CYREG_PRT0_PS
PSOC_I2S_LRCLK__PSOC_I2S_LRCLK__MASK EQU 0x02
PSOC_I2S_LRCLK__PSOC_I2S_LRCLK__PC EQU CYREG_PRT0_PC1
PSOC_I2S_LRCLK__PSOC_I2S_LRCLK__PORT EQU 0
PSOC_I2S_LRCLK__PSOC_I2S_LRCLK__SHIFT EQU 1
PSOC_I2S_LRCLK__SHIFT EQU 1
PSOC_I2S_LRCLK__SLW EQU CYREG_PRT0_SLW

; isr_InDMADone
isr_InDMADone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_InDMADone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_InDMADone__INTC_MASK EQU 0x20
isr_InDMADone__INTC_NUMBER EQU 5
isr_InDMADone__INTC_PRIOR_NUM EQU 4
isr_InDMADone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_InDMADone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_InDMADone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_RxDMADone
isr_RxDMADone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_RxDMADone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_RxDMADone__INTC_MASK EQU 0x40
isr_RxDMADone__INTC_NUMBER EQU 6
isr_RxDMADone__INTC_PRIOR_NUM EQU 4
isr_RxDMADone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_RxDMADone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_RxDMADone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_TxDMADone
isr_TxDMADone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_TxDMADone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_TxDMADone__INTC_MASK EQU 0x100
isr_TxDMADone__INTC_NUMBER EQU 8
isr_TxDMADone__INTC_PRIOR_NUM EQU 4
isr_TxDMADone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_TxDMADone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_TxDMADone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PSOC_I2S_MCLK
PSOC_I2S_MCLK__0__MASK EQU 0x80
PSOC_I2S_MCLK__0__PC EQU CYREG_PRT12_PC7
PSOC_I2S_MCLK__0__PORT EQU 12
PSOC_I2S_MCLK__0__SHIFT EQU 7
PSOC_I2S_MCLK__AG EQU CYREG_PRT12_AG
PSOC_I2S_MCLK__BIE EQU CYREG_PRT12_BIE
PSOC_I2S_MCLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PSOC_I2S_MCLK__BYP EQU CYREG_PRT12_BYP
PSOC_I2S_MCLK__DM0 EQU CYREG_PRT12_DM0
PSOC_I2S_MCLK__DM1 EQU CYREG_PRT12_DM1
PSOC_I2S_MCLK__DM2 EQU CYREG_PRT12_DM2
PSOC_I2S_MCLK__DR EQU CYREG_PRT12_DR
PSOC_I2S_MCLK__INP_DIS EQU CYREG_PRT12_INP_DIS
PSOC_I2S_MCLK__MASK EQU 0x80
PSOC_I2S_MCLK__PORT EQU 12
PSOC_I2S_MCLK__PRT EQU CYREG_PRT12_PRT
PSOC_I2S_MCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PSOC_I2S_MCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PSOC_I2S_MCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PSOC_I2S_MCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PSOC_I2S_MCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PSOC_I2S_MCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PSOC_I2S_MCLK__PS EQU CYREG_PRT12_PS
PSOC_I2S_MCLK__PSOC_I2S_MCLK__MASK EQU 0x80
PSOC_I2S_MCLK__PSOC_I2S_MCLK__PC EQU CYREG_PRT12_PC7
PSOC_I2S_MCLK__PSOC_I2S_MCLK__PORT EQU 12
PSOC_I2S_MCLK__PSOC_I2S_MCLK__SHIFT EQU 7
PSOC_I2S_MCLK__SHIFT EQU 7
PSOC_I2S_MCLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PSOC_I2S_MCLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PSOC_I2S_MCLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PSOC_I2S_MCLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PSOC_I2S_MCLK__SLW EQU CYREG_PRT12_SLW

; PSOC_I2S_SCLK
PSOC_I2S_SCLK__0__MASK EQU 0x20
PSOC_I2S_SCLK__0__PC EQU CYREG_PRT3_PC5
PSOC_I2S_SCLK__0__PORT EQU 3
PSOC_I2S_SCLK__0__SHIFT EQU 5
PSOC_I2S_SCLK__AG EQU CYREG_PRT3_AG
PSOC_I2S_SCLK__AMUX EQU CYREG_PRT3_AMUX
PSOC_I2S_SCLK__BIE EQU CYREG_PRT3_BIE
PSOC_I2S_SCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSOC_I2S_SCLK__BYP EQU CYREG_PRT3_BYP
PSOC_I2S_SCLK__CTL EQU CYREG_PRT3_CTL
PSOC_I2S_SCLK__DM0 EQU CYREG_PRT3_DM0
PSOC_I2S_SCLK__DM1 EQU CYREG_PRT3_DM1
PSOC_I2S_SCLK__DM2 EQU CYREG_PRT3_DM2
PSOC_I2S_SCLK__DR EQU CYREG_PRT3_DR
PSOC_I2S_SCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
PSOC_I2S_SCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSOC_I2S_SCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
PSOC_I2S_SCLK__MASK EQU 0x20
PSOC_I2S_SCLK__PORT EQU 3
PSOC_I2S_SCLK__PRT EQU CYREG_PRT3_PRT
PSOC_I2S_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSOC_I2S_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSOC_I2S_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSOC_I2S_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSOC_I2S_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSOC_I2S_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSOC_I2S_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSOC_I2S_SCLK__PS EQU CYREG_PRT3_PS
PSOC_I2S_SCLK__PSOC_I2S_SCLK__MASK EQU 0x20
PSOC_I2S_SCLK__PSOC_I2S_SCLK__PC EQU CYREG_PRT3_PC5
PSOC_I2S_SCLK__PSOC_I2S_SCLK__PORT EQU 3
PSOC_I2S_SCLK__PSOC_I2S_SCLK__SHIFT EQU 5
PSOC_I2S_SCLK__SHIFT EQU 5
PSOC_I2S_SCLK__SLW EQU CYREG_PRT3_SLW

; PSOC_I2S_SDTO
PSOC_I2S_SDTO__0__MASK EQU 0x80
PSOC_I2S_SDTO__0__PC EQU CYREG_PRT3_PC7
PSOC_I2S_SDTO__0__PORT EQU 3
PSOC_I2S_SDTO__0__SHIFT EQU 7
PSOC_I2S_SDTO__AG EQU CYREG_PRT3_AG
PSOC_I2S_SDTO__AMUX EQU CYREG_PRT3_AMUX
PSOC_I2S_SDTO__BIE EQU CYREG_PRT3_BIE
PSOC_I2S_SDTO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSOC_I2S_SDTO__BYP EQU CYREG_PRT3_BYP
PSOC_I2S_SDTO__CTL EQU CYREG_PRT3_CTL
PSOC_I2S_SDTO__DM0 EQU CYREG_PRT3_DM0
PSOC_I2S_SDTO__DM1 EQU CYREG_PRT3_DM1
PSOC_I2S_SDTO__DM2 EQU CYREG_PRT3_DM2
PSOC_I2S_SDTO__DR EQU CYREG_PRT3_DR
PSOC_I2S_SDTO__INP_DIS EQU CYREG_PRT3_INP_DIS
PSOC_I2S_SDTO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSOC_I2S_SDTO__LCD_EN EQU CYREG_PRT3_LCD_EN
PSOC_I2S_SDTO__MASK EQU 0x80
PSOC_I2S_SDTO__PORT EQU 3
PSOC_I2S_SDTO__PRT EQU CYREG_PRT3_PRT
PSOC_I2S_SDTO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSOC_I2S_SDTO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSOC_I2S_SDTO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSOC_I2S_SDTO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSOC_I2S_SDTO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSOC_I2S_SDTO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSOC_I2S_SDTO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSOC_I2S_SDTO__PS EQU CYREG_PRT3_PS
PSOC_I2S_SDTO__PSOC_I2S_SDTO__MASK EQU 0x80
PSOC_I2S_SDTO__PSOC_I2S_SDTO__PC EQU CYREG_PRT3_PC7
PSOC_I2S_SDTO__PSOC_I2S_SDTO__PORT EQU 3
PSOC_I2S_SDTO__PSOC_I2S_SDTO__SHIFT EQU 7
PSOC_I2S_SDTO__SHIFT EQU 7
PSOC_I2S_SDTO__SLW EQU CYREG_PRT3_SLW

; USBFS_arb_int
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ord_int
USBFS_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ord_int__INTC_MASK EQU 0x2000000
USBFS_ord_int__INTC_NUMBER EQU 25
USBFS_ord_int__INTC_PRIOR_NUM EQU 7
USBFS_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_sof_int
USBFS_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_sof_int__INTC_MASK EQU 0x200000
USBFS_sof_int__INTC_NUMBER EQU 21
USBFS_sof_int__INTC_PRIOR_NUM EQU 7
USBFS_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_dp_int
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ByteSwap_Tx
ByteSwap_Tx_ControlReg__0__MASK EQU 0x01
ByteSwap_Tx_ControlReg__0__POS EQU 0
ByteSwap_Tx_ControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ByteSwap_Tx_ControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ByteSwap_Tx_ControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ByteSwap_Tx_ControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ByteSwap_Tx_ControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ByteSwap_Tx_ControlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ByteSwap_Tx_ControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ByteSwap_Tx_ControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ByteSwap_Tx_ControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ByteSwap_Tx_ControlReg__1__MASK EQU 0x02
ByteSwap_Tx_ControlReg__1__POS EQU 1
ByteSwap_Tx_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ByteSwap_Tx_ControlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ByteSwap_Tx_ControlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ByteSwap_Tx_ControlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
ByteSwap_Tx_ControlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ByteSwap_Tx_ControlReg__MASK EQU 0x03
ByteSwap_Tx_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ByteSwap_Tx_ControlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ByteSwap_Tx_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ByteSwap_Tx_dp_ByteSwap_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
ByteSwap_Tx_dp_ByteSwap_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
ByteSwap_Tx_dp_ByteSwap_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
ByteSwap_Tx_dp_ByteSwap_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
ByteSwap_Tx_dp_ByteSwap_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ByteSwap_Tx_dp_ByteSwap_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
ByteSwap_Tx_dp_ByteSwap_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
ByteSwap_Tx_dp_ByteSwap_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
ByteSwap_Tx_dp_ByteSwap_u0__A0_REG EQU CYREG_B0_UDB01_A0
ByteSwap_Tx_dp_ByteSwap_u0__A1_REG EQU CYREG_B0_UDB01_A1
ByteSwap_Tx_dp_ByteSwap_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
ByteSwap_Tx_dp_ByteSwap_u0__D0_REG EQU CYREG_B0_UDB01_D0
ByteSwap_Tx_dp_ByteSwap_u0__D1_REG EQU CYREG_B0_UDB01_D1
ByteSwap_Tx_dp_ByteSwap_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ByteSwap_Tx_dp_ByteSwap_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
ByteSwap_Tx_dp_ByteSwap_u0__F0_REG EQU CYREG_B0_UDB01_F0
ByteSwap_Tx_dp_ByteSwap_u0__F1_REG EQU CYREG_B0_UDB01_F1

; I2S_Tx_DMA
I2S_Tx_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
I2S_Tx_DMA__DRQ_NUMBER EQU 9
I2S_Tx_DMA__NUMBEROF_TDS EQU 0
I2S_Tx_DMA__PRIORITY EQU 1
I2S_Tx_DMA__TERMIN_EN EQU 0
I2S_Tx_DMA__TERMIN_SEL EQU 0
I2S_Tx_DMA__TERMOUT0_EN EQU 0
I2S_Tx_DMA__TERMOUT0_SEL EQU 0
I2S_Tx_DMA__TERMOUT1_EN EQU 0
I2S_Tx_DMA__TERMOUT1_SEL EQU 0

; USBFS_ep_0
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_1
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x01
USBFS_ep_1__INTC_NUMBER EQU 0
USBFS_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_2
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_2__INTC_MASK EQU 0x02
USBFS_ep_2__INTC_NUMBER EQU 1
USBFS_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_4
USBFS_ep_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_4__INTC_MASK EQU 0x04
USBFS_ep_4__INTC_NUMBER EQU 2
USBFS_ep_4__INTC_PRIOR_NUM EQU 7
USBFS_ep_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBFS_ep_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_ep_6
USBFS_ep_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_6__INTC_MASK EQU 0x08
USBFS_ep_6__INTC_NUMBER EQU 3
USBFS_ep_6__INTC_PRIOR_NUM EQU 7
USBFS_ep_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBFS_ep_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_CIC
Clock_CIC__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_CIC__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_CIC__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_CIC__CFG2_SRC_SEL_MASK EQU 0x07
Clock_CIC__INDEX EQU 0x00
Clock_CIC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_CIC__PM_ACT_MSK EQU 0x01
Clock_CIC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_CIC__PM_STBY_MSK EQU 0x01

; USBFS_ep1
USBFS_ep1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep1__DRQ_NUMBER EQU 0
USBFS_ep1__NUMBEROF_TDS EQU 0
USBFS_ep1__PRIORITY EQU 2
USBFS_ep1__TERMIN_EN EQU 1
USBFS_ep1__TERMIN_SEL EQU 0
USBFS_ep1__TERMOUT0_EN EQU 0
USBFS_ep1__TERMOUT0_SEL EQU 0
USBFS_ep1__TERMOUT1_EN EQU 0
USBFS_ep1__TERMOUT1_SEL EQU 0

; USBFS_ep2
USBFS_ep2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep2__DRQ_NUMBER EQU 1
USBFS_ep2__NUMBEROF_TDS EQU 0
USBFS_ep2__PRIORITY EQU 2
USBFS_ep2__TERMIN_EN EQU 1
USBFS_ep2__TERMIN_SEL EQU 0
USBFS_ep2__TERMOUT0_EN EQU 0
USBFS_ep2__TERMOUT0_SEL EQU 0
USBFS_ep2__TERMOUT1_EN EQU 0
USBFS_ep2__TERMOUT1_SEL EQU 0

; USBFS_ep4
USBFS_ep4__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep4__DRQ_NUMBER EQU 3
USBFS_ep4__NUMBEROF_TDS EQU 0
USBFS_ep4__PRIORITY EQU 2
USBFS_ep4__TERMIN_EN EQU 1
USBFS_ep4__TERMIN_SEL EQU 0
USBFS_ep4__TERMOUT0_EN EQU 0
USBFS_ep4__TERMOUT0_SEL EQU 0
USBFS_ep4__TERMOUT1_EN EQU 0
USBFS_ep4__TERMOUT1_SEL EQU 0

; USBFS_ep6
USBFS_ep6__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
USBFS_ep6__DRQ_NUMBER EQU 5
USBFS_ep6__NUMBEROF_TDS EQU 0
USBFS_ep6__PRIORITY EQU 2
USBFS_ep6__TERMIN_EN EQU 1
USBFS_ep6__TERMIN_SEL EQU 0
USBFS_ep6__TERMOUT0_EN EQU 0
USBFS_ep6__TERMOUT0_SEL EQU 0
USBFS_ep6__TERMOUT1_EN EQU 0
USBFS_ep6__TERMOUT1_SEL EQU 0

; USBFS_USB
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN

; USBOutDMA
USBOutDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
USBOutDMA__DRQ_NUMBER EQU 10
USBOutDMA__NUMBEROF_TDS EQU 0
USBOutDMA__PRIORITY EQU 3
USBOutDMA__TERMIN_EN EQU 0
USBOutDMA__TERMIN_SEL EQU 0
USBOutDMA__TERMOUT0_EN EQU 0
USBOutDMA__TERMOUT0_SEL EQU 0
USBOutDMA__TERMOUT1_EN EQU 0
USBOutDMA__TERMOUT1_SEL EQU 0

; CICOut_L
CICOut_L__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
CICOut_L__DRQ_NUMBER EQU 6
CICOut_L__NUMBEROF_TDS EQU 0
CICOut_L__PRIORITY EQU 1
CICOut_L__TERMIN_EN EQU 0
CICOut_L__TERMIN_SEL EQU 0
CICOut_L__TERMOUT0_EN EQU 0
CICOut_L__TERMOUT0_SEL EQU 0
CICOut_L__TERMOUT1_EN EQU 0
CICOut_L__TERMOUT1_SEL EQU 0

; CICOut_R
CICOut_R__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
CICOut_R__DRQ_NUMBER EQU 7
CICOut_R__NUMBEROF_TDS EQU 0
CICOut_R__PRIORITY EQU 1
CICOut_R__TERMIN_EN EQU 0
CICOut_R__TERMIN_SEL EQU 0
CICOut_R__TERMOUT0_EN EQU 0
CICOut_R__TERMOUT0_SEL EQU 0
CICOut_R__TERMOUT1_EN EQU 0
CICOut_R__TERMOUT1_SEL EQU 0

; isr_Tick
isr_Tick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tick__INTC_MASK EQU 0x80
isr_Tick__INTC_NUMBER EQU 7
isr_Tick__INTC_PRIOR_NUM EQU 7
isr_Tick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_Tick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBFS_Dm
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

; USBFS_Dp
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBInDMA
USBInDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
USBInDMA__DRQ_NUMBER EQU 4
USBInDMA__NUMBEROF_TDS EQU 0
USBInDMA__PRIORITY EQU 3
USBInDMA__TERMIN_EN EQU 0
USBInDMA__TERMIN_SEL EQU 0
USBInDMA__TERMOUT0_EN EQU 1
USBInDMA__TERMOUT0_SEL EQU 4
USBInDMA__TERMOUT1_EN EQU 0
USBInDMA__TERMOUT1_SEL EQU 0

; PSOC_SW
PSOC_SW__0__MASK EQU 0x10
PSOC_SW__0__PC EQU CYREG_PRT2_PC4
PSOC_SW__0__PORT EQU 2
PSOC_SW__0__SHIFT EQU 4
PSOC_SW__AG EQU CYREG_PRT2_AG
PSOC_SW__AMUX EQU CYREG_PRT2_AMUX
PSOC_SW__BIE EQU CYREG_PRT2_BIE
PSOC_SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PSOC_SW__BYP EQU CYREG_PRT2_BYP
PSOC_SW__CTL EQU CYREG_PRT2_CTL
PSOC_SW__DM0 EQU CYREG_PRT2_DM0
PSOC_SW__DM1 EQU CYREG_PRT2_DM1
PSOC_SW__DM2 EQU CYREG_PRT2_DM2
PSOC_SW__DR EQU CYREG_PRT2_DR
PSOC_SW__INP_DIS EQU CYREG_PRT2_INP_DIS
PSOC_SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PSOC_SW__LCD_EN EQU CYREG_PRT2_LCD_EN
PSOC_SW__MASK EQU 0x10
PSOC_SW__PLAYBACK_SW__MASK EQU 0x10
PSOC_SW__PLAYBACK_SW__PC EQU CYREG_PRT2_PC4
PSOC_SW__PLAYBACK_SW__PORT EQU 2
PSOC_SW__PLAYBACK_SW__SHIFT EQU 4
PSOC_SW__PORT EQU 2
PSOC_SW__PRT EQU CYREG_PRT2_PRT
PSOC_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PSOC_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PSOC_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PSOC_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PSOC_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PSOC_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PSOC_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PSOC_SW__PS EQU CYREG_PRT2_PS
PSOC_SW__SHIFT EQU 4
PSOC_SW__SLW EQU CYREG_PRT2_SLW

; RxDMA
RxDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
RxDMA__DRQ_NUMBER EQU 8
RxDMA__NUMBEROF_TDS EQU 0
RxDMA__PRIORITY EQU 0
RxDMA__TERMIN_EN EQU 0
RxDMA__TERMIN_SEL EQU 0
RxDMA__TERMOUT0_EN EQU 1
RxDMA__TERMOUT0_SEL EQU 8
RxDMA__TERMOUT1_EN EQU 0
RxDMA__TERMOUT1_SEL EQU 0

; TxDMA
TxDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
TxDMA__DRQ_NUMBER EQU 2
TxDMA__NUMBEROF_TDS EQU 0
TxDMA__PRIORITY EQU 1
TxDMA__TERMIN_EN EQU 0
TxDMA__TERMIN_SEL EQU 0
TxDMA__TERMOUT0_EN EQU 1
TxDMA__TERMOUT0_SEL EQU 2
TxDMA__TERMOUT1_EN EQU 0
TxDMA__TERMOUT1_SEL EQU 0

; I2S
I2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
I2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
I2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
I2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
I2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
I2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
I2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
I2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
I2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2S_Sync_CtlReg__0__MASK EQU 0x01
I2S_Sync_CtlReg__0__POS EQU 0
I2S_Sync_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2S_Sync_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2S_Sync_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2S_Sync_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2S_Sync_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2S_Sync_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2S_Sync_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2S_Sync_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2S_Sync_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2S_Sync_CtlReg__2__MASK EQU 0x04
I2S_Sync_CtlReg__2__POS EQU 2
I2S_Sync_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2S_Sync_CtlReg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
I2S_Sync_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2S_Sync_CtlReg__COUNT_REG EQU CYREG_B1_UDB06_CTL
I2S_Sync_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2S_Sync_CtlReg__MASK EQU 0x05
I2S_Sync_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2S_Sync_CtlReg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
I2S_Sync_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2S_Tx_TxStsReg__0__MASK EQU 0x01
I2S_Tx_TxStsReg__0__POS EQU 0
I2S_Tx_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2S_Tx_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
I2S_Tx_TxStsReg__1__MASK EQU 0x02
I2S_Tx_TxStsReg__1__POS EQU 1
I2S_Tx_TxStsReg__MASK EQU 0x03
I2S_Tx_TxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
I2S_Tx_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2S_Tx_TxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
I2S_Tx_dpTx_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
I2S_Tx_dpTx_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
I2S_Tx_dpTx_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
I2S_Tx_dpTx_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
I2S_Tx_dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2S_Tx_dpTx_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
I2S_Tx_dpTx_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
I2S_Tx_dpTx_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
I2S_Tx_dpTx_u0__A0_REG EQU CYREG_B0_UDB00_A0
I2S_Tx_dpTx_u0__A1_REG EQU CYREG_B0_UDB00_A1
I2S_Tx_dpTx_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
I2S_Tx_dpTx_u0__D0_REG EQU CYREG_B0_UDB00_D0
I2S_Tx_dpTx_u0__D1_REG EQU CYREG_B0_UDB00_D1
I2S_Tx_dpTx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2S_Tx_dpTx_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
I2S_Tx_dpTx_u0__F0_REG EQU CYREG_B0_UDB00_F0
I2S_Tx_dpTx_u0__F1_REG EQU CYREG_B0_UDB00_F1

; SCL
SCL__0__MASK EQU 0x04
SCL__0__PC EQU CYREG_PRT1_PC2
SCL__0__PORT EQU 1
SCL__0__SHIFT EQU 2
SCL__AG EQU CYREG_PRT1_AG
SCL__AMUX EQU CYREG_PRT1_AMUX
SCL__BIE EQU CYREG_PRT1_BIE
SCL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCL__BYP EQU CYREG_PRT1_BYP
SCL__CTL EQU CYREG_PRT1_CTL
SCL__DM0 EQU CYREG_PRT1_DM0
SCL__DM1 EQU CYREG_PRT1_DM1
SCL__DM2 EQU CYREG_PRT1_DM2
SCL__DR EQU CYREG_PRT1_DR
SCL__I2C_SCL__MASK EQU 0x04
SCL__I2C_SCL__PC EQU CYREG_PRT1_PC2
SCL__I2C_SCL__PORT EQU 1
SCL__I2C_SCL__SHIFT EQU 2
SCL__INP_DIS EQU CYREG_PRT1_INP_DIS
SCL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCL__LCD_EN EQU CYREG_PRT1_LCD_EN
SCL__MASK EQU 0x04
SCL__PORT EQU 1
SCL__PRT EQU CYREG_PRT1_PRT
SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCL__PS EQU CYREG_PRT1_PS
SCL__SHIFT EQU 2
SCL__SLW EQU CYREG_PRT1_SLW

; SDA
SDA__0__MASK EQU 0x01
SDA__0__PC EQU CYREG_PRT3_PC0
SDA__0__PORT EQU 3
SDA__0__SHIFT EQU 0
SDA__AG EQU CYREG_PRT3_AG
SDA__AMUX EQU CYREG_PRT3_AMUX
SDA__BIE EQU CYREG_PRT3_BIE
SDA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SDA__BYP EQU CYREG_PRT3_BYP
SDA__CTL EQU CYREG_PRT3_CTL
SDA__DM0 EQU CYREG_PRT3_DM0
SDA__DM1 EQU CYREG_PRT3_DM1
SDA__DM2 EQU CYREG_PRT3_DM2
SDA__DR EQU CYREG_PRT3_DR
SDA__I2C_SDA__MASK EQU 0x01
SDA__I2C_SDA__PC EQU CYREG_PRT3_PC0
SDA__I2C_SDA__PORT EQU 3
SDA__I2C_SDA__SHIFT EQU 0
SDA__INP_DIS EQU CYREG_PRT3_INP_DIS
SDA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SDA__LCD_EN EQU CYREG_PRT3_LCD_EN
SDA__MASK EQU 0x01
SDA__PORT EQU 3
SDA__PRT EQU CYREG_PRT3_PRT
SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SDA__PS EQU CYREG_PRT3_PS
SDA__SHIFT EQU 0
SDA__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 45000000
BCLK__BUS_CLK__KHZ EQU 45000
BCLK__BUS_CLK__MHZ EQU 45
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008160
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
DMA_CHANNELS_USED__MASK0 EQU 0x00007FFF
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
