Analysis & Synthesis report for IOP_Analog_Proto
Wed Jan 16 17:23:08 2013
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (No Restructuring Performed)
 14. Parameter Settings for User Entity Instance: AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component
 15. scfifo Parameter Settings by Entity Instance
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jan 16 17:23:08 2013    ;
; Quartus II 32-bit Version   ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name               ; IOP_Analog_Proto                         ;
; Top-level Entity Name       ; IOP_Analog_Proto                         ;
; Family                      ; MAX II                                   ;
; Total logic elements        ; 2,341                                    ;
; Total pins                  ; 122                                      ;
; Total virtual pins          ; 0                                        ;
; UFM blocks                  ; 0 / 1 ( 0 % )                            ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM2210F256I5      ;                    ;
; Top-level entity name                                                      ; IOP_Analog_Proto   ; IOP_Analog_Proto   ;
; Family name                                                                ; MAX II             ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; IOP_Analog_Proto.vhd             ; yes             ; User VHDL File               ; E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd ;         ;
; AI_FIFO_S.vhd                    ; yes             ; User Wizard-Generated File   ; E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd        ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf                   ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_regfifo.inc                ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_dpfifo.inc                 ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_i2fifo.inc                 ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.inc                 ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_f2fifo.inc                 ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc               ;         ;
; a_fffifo.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_ff.inc                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_ff.inc                   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.inc                 ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_ff.tdf                   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_rcc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/mux_rcc.tdf       ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_bpe.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/cntr_bpe.tdf      ;         ;
; a_fefifo.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf                 ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.tdf              ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/comptree.inc                 ;         ;
; db/cmpr_htf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/cmpr_htf.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 2341  ;
;     -- Combinational with no register       ; 1182  ;
;     -- Register only                        ; 964   ;
;     -- Combinational with a register        ; 195   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1129  ;
;     -- 3 input functions                    ; 142   ;
;     -- 2 input functions                    ; 94    ;
;     -- 1 input functions                    ; 11    ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2299  ;
;     -- arithmetic mode                      ; 42    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 16    ;
;     -- asynchronous clear/load mode         ; 303   ;
;                                             ;       ;
; Total registers                             ; 1159  ;
; Total logic cells in carry chains           ; 50    ;
; I/O pins                                    ; 122   ;
; Maximum fan-out node                        ; AICLK ;
; Maximum fan-out                             ; 789   ;
; Total fan-out                               ; 8703  ;
; Average fan-out                             ; 3.53  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+---------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |IOP_Analog_Proto                           ; 2341 (1457) ; 1159         ; 0          ; 122  ; 0            ; 1182 (834)   ; 964 (452)         ; 195 (171)        ; 50 (45)         ; 0 (0)      ; |IOP_Analog_Proto                                                                                                                        ; work         ;
;    |AI_FIFO_S:AI_FIFO_S_inst|               ; 884 (0)     ; 536          ; 0          ; 0    ; 0            ; 348 (0)      ; 512 (0)           ; 24 (0)           ; 5 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst                                                                                               ; work         ;
;       |scfifo:scfifo_component|             ; 884 (0)     ; 536          ; 0          ; 0    ; 0            ; 348 (0)      ; 512 (0)           ; 24 (0)           ; 5 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component                                                                       ; work         ;
;          |a_fffifo:subfifo|                 ; 884 (2)     ; 536          ; 0          ; 0    ; 0            ; 348 (2)      ; 512 (0)           ; 24 (0)           ; 5 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo                                                      ; work         ;
;             |a_fefifo:fifo_state|           ; 12 (12)     ; 3            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state                                  ; work         ;
;             |lpm_counter:rd_ptr|            ; 6 (0)       ; 5            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ; work         ;
;                |cntr_bpe:auto_generated|    ; 6 (6)       ; 5            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_bpe:auto_generated           ; work         ;
;             |lpm_ff:last_data_node[0]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ; work         ;
;             |lpm_ff:last_data_node[10]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[10]                            ; work         ;
;             |lpm_ff:last_data_node[11]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[11]                            ; work         ;
;             |lpm_ff:last_data_node[12]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[12]                            ; work         ;
;             |lpm_ff:last_data_node[13]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[13]                            ; work         ;
;             |lpm_ff:last_data_node[14]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[14]                            ; work         ;
;             |lpm_ff:last_data_node[15]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[15]                            ; work         ;
;             |lpm_ff:last_data_node[16]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[16]                            ; work         ;
;             |lpm_ff:last_data_node[17]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[17]                            ; work         ;
;             |lpm_ff:last_data_node[18]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[18]                            ; work         ;
;             |lpm_ff:last_data_node[19]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[19]                            ; work         ;
;             |lpm_ff:last_data_node[1]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ; work         ;
;             |lpm_ff:last_data_node[20]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[20]                            ; work         ;
;             |lpm_ff:last_data_node[21]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[21]                            ; work         ;
;             |lpm_ff:last_data_node[22]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[22]                            ; work         ;
;             |lpm_ff:last_data_node[23]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[23]                            ; work         ;
;             |lpm_ff:last_data_node[24]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[24]                            ; work         ;
;             |lpm_ff:last_data_node[25]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[25]                            ; work         ;
;             |lpm_ff:last_data_node[26]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[26]                            ; work         ;
;             |lpm_ff:last_data_node[27]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[27]                            ; work         ;
;             |lpm_ff:last_data_node[28]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[28]                            ; work         ;
;             |lpm_ff:last_data_node[29]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[29]                            ; work         ;
;             |lpm_ff:last_data_node[2]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]                             ; work         ;
;             |lpm_ff:last_data_node[30]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[30]                            ; work         ;
;             |lpm_ff:last_data_node[31]|     ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[31]                            ; work         ;
;             |lpm_ff:last_data_node[3]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]                             ; work         ;
;             |lpm_ff:last_data_node[4]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[4]                             ; work         ;
;             |lpm_ff:last_data_node[5]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[5]                             ; work         ;
;             |lpm_ff:last_data_node[6]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[6]                             ; work         ;
;             |lpm_ff:last_data_node[7]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[7]                             ; work         ;
;             |lpm_ff:last_data_node[8]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[8]                             ; work         ;
;             |lpm_ff:last_data_node[9]|      ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[9]                             ; work         ;
;             |lpm_ff:output_buffer|          ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer                                 ; work         ;
;             |lpm_mux:last_row_data_out_mux| ; 336 (0)     ; 0            ; 0          ; 0    ; 0            ; 336 (0)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ; work         ;
;                |mux_rcc:auto_generated|     ; 336 (336)   ; 0            ; 0          ; 0    ; 0            ; 336 (336)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rcc:auto_generated ; work         ;
+---------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------------------+
; Altera ; FIFO         ; 11.0    ; N/A          ; N/A          ; |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst ; E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IOP_Analog_Proto|AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                               ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                         ;
; state_middle ; 1            ; 0          ; 1                                                                                         ;
; state_full   ; 0            ; 1          ; 1                                                                                         ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; LEDTransmitState[3,4]                  ; Merged with LEDTransmitState[2]             ;
; CLEAR2~reg0                            ; Merged with CLEAR1~reg0                     ;
; CLEAR3~reg0                            ; Merged with CLEAR1~reg0                     ;
; CLEAR4~reg0                            ; Merged with CLEAR1~reg0                     ;
; LATCH2~reg0                            ; Merged with LATCH1~reg0                     ;
; LATCH3~reg0                            ; Merged with LATCH1~reg0                     ;
; LATCH4~reg0                            ; Merged with LATCH1~reg0                     ;
; CNV2~reg0                              ; Merged with CNV1~reg0                       ;
; CNV3~reg0                              ; Merged with CNV1~reg0                       ;
; CNV4~reg0                              ; Merged with CNV1~reg0                       ;
; AORBCommandReg[1..3,7,10]              ; Merged with AORBCommandReg[0]               ;
; AORBCommandReg[4,8,9,12,13]            ; Merged with AORBCommandReg[11]              ;
; ADC_PD~reg0                            ; Merged with ADC_CSn~reg0                    ;
; ADC_RDn~reg0                           ; Merged with ADC_CSn~reg0                    ;
; ADC_RESET~reg0                         ; Merged with ADC_CSn~reg0                    ;
; AORBCommandReg[11]                     ; Stuck at GND due to stuck port data_in      ;
; LEDCommInProgress                      ; Stuck at GND due to stuck port data_in      ;
; LEDTransmitState[2]                    ; Stuck at GND due to stuck port clock_enable ;
; AORBCommandReg[0]                      ; Stuck at VCC due to stuck port data_in      ;
; \UpdateAIHARTMUX:OffTimeCounter[4]     ; Stuck at GND due to stuck port data_in      ;
; BitCount[4]                            ; Lost fanout                                 ;
; Total Number of Removed Registers = 30 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1159  ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 295   ;
; Number of registers using Asynchronous Load  ; 15    ;
; Number of registers using Clock Enable       ; 1037  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; HA4~reg0                               ; 5       ;
; ADC_CSn~reg0                           ; 5       ;
; ADC_CONVSTn~reg0                       ; 2       ;
; CLEAR1~reg0                            ; 5       ;
; P_OE~reg0                              ; 2       ;
; MUX_A3~reg0                            ; 1       ;
; \UpdateAIFIFO:ADCMuxState[3]           ; 8       ;
; AI_FIFO_ASyncClear                     ; 11      ;
; \AIFifoOneShotRead:OneShot             ; 1       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                             ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------+----------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; |IOP_Analog_Proto|MUX_A2~reg0                          ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |IOP_Analog_Proto|AORBBitIndex[1]                      ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; |IOP_Analog_Proto|wordcnt[1]                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |IOP_Analog_Proto|AORBInputEnable                      ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |IOP_Analog_Proto|\UpdateShiftRegisters:LEDBitIndex[4] ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |IOP_Analog_Proto|\UpdateAIHARTMUX:OffTimeCounter[4]   ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |IOP_Analog_Proto|AORBCommandReg[5]                    ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |IOP_Analog_Proto|LEDTransmitState[2]                  ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |IOP_Analog_Proto|\UpdateAODACs:DACTransmitState[1]    ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |IOP_Analog_Proto|\UpdateAODACs:DACBitIndex[1]         ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; |IOP_Analog_Proto|\UpdateAIFIFO:ADCMachineState[1]     ;                            ;
; 14:1               ; 15 bits   ; 135 LEs       ; 15 LEs               ; 120 LEs                ; |IOP_Analog_Proto|\UpdateAIFIFO:ADCTimer[9]            ;                            ;
; 39:1               ; 4 bits    ; 104 LEs       ; 84 LEs               ; 20 LEs                 ; |IOP_Analog_Proto|SDIN_DAC4~reg0                       ;                            ;
; 36:1               ; 6 bits    ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; |IOP_Analog_Proto|MPCDataInternal[10]                  ;                            ;
; 36:1               ; 4 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |IOP_Analog_Proto|MPCDataInternal[0]                   ;                            ;
; 36:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |IOP_Analog_Proto|MPCDataInternal[12]                  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component ;
+-------------------------+---------+-----------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                      ;
+-------------------------+---------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                            ;
; lpm_width               ; 16      ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 32      ; Signed Integer                                            ;
; LPM_WIDTHU              ; 5       ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON      ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON      ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF     ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                   ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                   ;
; USE_EAB                 ; OFF     ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                   ;
; DEVICE_FAMILY           ; MAX II  ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                   ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                   ;
+-------------------------+---------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                  ;
+----------------------------+--------------------------------------------------+
; Name                       ; Value                                            ;
+----------------------------+--------------------------------------------------+
; Number of entity instances ; 1                                                ;
; Entity Instance            ; AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                     ;
;     -- lpm_width           ; 16                                               ;
;     -- LPM_NUMWORDS        ; 32                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; OFF                                              ;
+----------------------------+--------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Wed Jan 16 17:22:55 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file iop_analog_proto.vhd
    Info (12022): Found design unit 1: IOP_Analog_Proto-main
    Info (12023): Found entity 1: IOP_Analog_Proto
Info (12021): Found 2 design units, including 1 entities, in source file ai_fifo_s.vhd
    Info (12022): Found design unit 1: ai_fifo_s-SYN
    Info (12023): Found entity 1: AI_FIFO_S
Info (12127): Elaborating entity "IOP_Analog_Proto" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(165): object "AICommandReg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(226): object "WriteRegFlag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(227): object "ReadRegFlag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(235): object "Bit_cnt2" assigned a value but never read
Warning (10492): VHDL Process Statement warning at IOP_Analog_Proto.vhd(579): signal "LEDTrigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IOP_Analog_Proto.vhd(870): signal "InputEnb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IOP_Analog_Proto.vhd(946): signal "AIFifoAdvance" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10036): Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(982): object "ADCShot" assigned a value but never read
Info (12128): Elaborating entity "AI_FIFO_S" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "MAX II"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo", which is child of megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[31]"
Info (12131): Elaborated megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[31]", which is child of megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info (12131): Elaborated megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rcc.tdf
    Info (12023): Found entity 1: mux_rcc
Info (12128): Elaborating entity "mux_rcc" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_rcc:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info (12131): Elaborated megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bpe.tdf
    Info (12023): Found entity 1: cntr_bpe
Info (12128): Elaborating entity "cntr_bpe" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_bpe:auto_generated"
Info (12128): Elaborating entity "a_fefifo" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state"
Info (12131): Elaborated megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info (12131): Elaborated megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_htf.tdf
    Info (12023): Found entity 1: cmpr_htf
Info (12128): Elaborating entity "cmpr_htf" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_htf:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info (12131): Elaborated megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "AI_FIFO_S:AI_FIFO_S_inst|scfifo:scfifo_component"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SDIN_ADC" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "SDIN_ADC" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SDIN_ADC~synth"
Info (18000): Registers with preset signals will power-up high
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_D[0]"
    Warning (15610): No output dependent on input pin "SDO_DAC1"
    Warning (15610): No output dependent on input pin "SDO_DAC2"
    Warning (15610): No output dependent on input pin "SDO_DAC3"
    Warning (15610): No output dependent on input pin "SDO_DAC4"
    Warning (15610): No output dependent on input pin "P_WE1"
Info (21057): Implemented 2463 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 60 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 2341 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Wed Jan 16 17:23:08 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


