
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116375                       # Number of seconds simulated
sim_ticks                                116375174636                       # Number of ticks simulated
final_tick                               1171205792715                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99639                       # Simulator instruction rate (inst/s)
host_op_rate                                   129296                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3628226                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906352                       # Number of bytes of host memory used
host_seconds                                 32074.95                       # Real time elapsed on the host
sim_insts                                  3195913625                       # Number of instructions simulated
sim_ops                                    4147163539                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       753280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1570944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1778432                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4107520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1226752                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1226752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5885                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12273                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13894                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32090                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9584                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9584                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6472858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13498961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15281885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35295500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10999                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10541355                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10541355                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10541355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6472858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13498961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15281885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45836855                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139706093                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23409385                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18989754                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1996222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9680563                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9019399                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2521519                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92232                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102317354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127984733                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23409385                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11540918                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28191333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6499932                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2651676                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11950026                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1568698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137638543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109447210     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1986268      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3648200      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3290963      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2101802      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1714076      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997811      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1040060      0.76%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13412153      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137638543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167562                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.916100                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101278462                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4007239                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27827784                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47093                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4477957                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4048967                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154933544                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1295                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4477957                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102093483                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1050090                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1800822                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27041346                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1174837                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153242974                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        220550                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508636                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216737213                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713637768                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713637768                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704568                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45032598                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4227980                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14548818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7209908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84370                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1606402                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150377584                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139755088                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       155954                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26322440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57811783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137638543                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560592                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79097112     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24094852     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12670235      9.21%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7317005      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8106860      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3010087      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667789      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512682      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161921      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137638543                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559038     68.71%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116636     14.34%     83.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137950     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117688581     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978104      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12898694      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7172803      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139755088                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.000351                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             813624                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005822                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418118291                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176734042                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136692933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140568712                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271646                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3355380                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118866                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4477957                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         682852                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103493                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150411396                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        60612                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14548818                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7209908                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1115658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1117514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233172                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137450481                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12388976                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2304601                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19561454                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19563138                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172478                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983855                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136817586                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136692933                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79781421                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224056695                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.978432                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356077                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27282372                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2021358                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133160586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924669                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694673                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82512168     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23464550     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655332      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3959934      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4884341      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1709448      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1205880      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       996948      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771985      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133160586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771985                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280800389                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305301747                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2067550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.397061                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.397061                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715788                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715788                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618902315                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191331132                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144331001                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139706093                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20724162                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18165335                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1614705                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10248201                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10004166                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1440346                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        50262                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109283289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115197609                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20724162                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11444512                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23435330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5286734                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1788830                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12456405                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1020016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138170042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114734712     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1175527      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2158684      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1809479      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3322108      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3587892      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          782396      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          614475      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9984769      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138170042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148341                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.824571                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108431694                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2818007                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23239203                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23351                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3657779                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2222256                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4816                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     130013186                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3657779                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108866863                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1317371                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       726401                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22816260                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       785360                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129100208                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82298                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       474218                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    171422254                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    585745418                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    585745418                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    138251992                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33170242                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18394                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9202                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2487049                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21526736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4167840                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76929                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       927946                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         127596659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119838104                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        95423                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21192405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45563452                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138170042                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867323                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478315                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88299238     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20304827     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10192668      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6697920      4.85%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6971034      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3611056      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1615335      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       400957      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77007      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138170042                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         299504     59.78%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        126702     25.29%     85.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        74811     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     94586378     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1002066      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9192      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20102780     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4137688      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119838104                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857787                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             501017                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004181                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378442690                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148807757                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117137622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     120339121                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       223652                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3904845                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130767                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3657779                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         861816                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47941                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    127615053                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21526736                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4167840                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9202                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       779323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       963047                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1742370                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    118554773                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19795621                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1283331                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23933152                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18264808                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4137531                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848601                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117242738                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117137622                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67669485                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        160601664                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838458                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421350                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92914803                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    105525118                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22090839                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1619097                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134512263                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660699                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     95328402     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15202158     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10994120      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2453146      1.82%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2796342      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       988264      0.73%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4157624      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       834806      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1757401      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134512263                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92914803                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     105525118                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21658961                       # Number of memory references committed
system.switch_cpus1.commit.loads             17621888                       # Number of loads committed
system.switch_cpus1.commit.membars               9192                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16527418                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         92110259                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1424408                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1757401                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260370819                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          258889778                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1536051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92914803                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            105525118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92914803                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.503593                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.503593                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.665073                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.665073                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       548522063                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      153860424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136388156                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18384                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139706093                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22638073                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18656743                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1881776                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8966895                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8456574                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2376799                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85337                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    101802409                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125000182                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22638073                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10833373                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26557465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6081870                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4993420                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11796146                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1531618                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137523948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.549086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       110966483     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2720855      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2316256      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2327062      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2223177      1.62%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1084156      0.79%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          754560      0.55%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1927121      1.40%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13204278      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137523948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162041                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.894737                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100676264                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6358855                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26216230                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       108266                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4164330                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3633260                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6325                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     150807316                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50037                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4164330                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101180372                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3953649                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1271436                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25807632                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1146526                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     149402557                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          699                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        401451                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       606022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         8764                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    209064547                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    696377029                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    696377029                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164460465                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44604082                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32311                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16648                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3738776                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14825120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7710147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       305861                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1675793                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         145622412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135868870                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       103264                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24513596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     55998571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137523948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.987965                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.584835                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81539850     59.29%     59.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23140165     16.83%     76.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11655027      8.47%     84.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7617061      5.54%     90.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6749160      4.91%     95.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2648260      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2985432      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1095008      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        93985      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137523948                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         955091     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154603     12.11%     86.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167174     13.09%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112233362     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1961551      1.44%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15663      0.01%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13999011     10.30%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7659283      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135868870                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.972534                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1276868                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009398                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410641820                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170168972                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131860555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137145738                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       194578                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2896578                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          951                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          671                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       148842                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4164330                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3286531                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       256793                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    145654723                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1166145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14825120                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7710147                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16647                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        208169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12893                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          671                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1114381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1061754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2176135                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133561667                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13761937                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2307203                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21419891                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18834415                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7657954                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.956019                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131866514                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131860555                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79561915                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        216010255                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.943843                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368325                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97732490                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119648197                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26013809                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1904371                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133359618                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85386271     64.03%     64.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21984419     16.49%     80.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10558000      7.92%     88.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4709530      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3686737      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1495688      1.12%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1525378      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1067228      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2946367      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133359618                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97732490                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119648197                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19489847                       # Number of memory references committed
system.switch_cpus2.commit.loads             11928542                       # Number of loads committed
system.switch_cpus2.commit.membars              15664                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17176499                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107650916                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2359229                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2946367                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276075257                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295488671                       # The number of ROB writes
system.switch_cpus2.timesIdled                  52025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2182145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97732490                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119648197                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97732490                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.429474                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.429474                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.699558                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.699558                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       603467185                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181964132                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142332716                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31328                       # number of misc regfile writes
system.l2.replacements                          32091                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1052837                       # Total number of references to valid blocks.
system.l2.sampled_refs                          64859                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.232705                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           611.323183                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.562297                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2674.302686                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.121730                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5566.082253                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.769761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6549.156971                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4213.024302                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6004.689778                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7119.967039                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018656                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.081613                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000339                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.169863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.199864                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.128571                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.183249                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.217284                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32959                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33619                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        81265                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  147843                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36064                       # number of Writeback hits
system.l2.Writeback_hits::total                 36064                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32959                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33619                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        81265                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147843                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32959                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33619                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        81265                       # number of overall hits
system.l2.overall_hits::total                  147843                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5885                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12273                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13894                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32090                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5885                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12273                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13894                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32090                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5885                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12273                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13894                       # number of overall misses
system.l2.overall_misses::total                 32090                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2147439                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1212448163                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2643057                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2433941123                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1569728                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2859224327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6511973837                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2147439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1212448163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2643057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2433941123                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1569728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2859224327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6511973837                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2147439                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1212448163                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2643057                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2433941123                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1569728                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2859224327                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6511973837                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38844                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        95159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              179933                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36064                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36064                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38844                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45892                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        95159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               179933                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38844                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45892                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        95159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              179933                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.151503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.267432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.146008                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.178344                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.267432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.146008                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178344                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.267432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.146008                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178344                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153388.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206023.477145                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 188789.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198316.721502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 156972.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 205788.421405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202928.446151                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153388.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206023.477145                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 188789.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198316.721502                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 156972.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 205788.421405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202928.446151                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153388.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206023.477145                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 188789.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198316.721502                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 156972.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 205788.421405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202928.446151                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9584                       # number of writebacks
system.l2.writebacks::total                      9584                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5885                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13894                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32090                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32090                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1330535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    869750088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1826109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1718778210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       986001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2050398183                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4643069126                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1330535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    869750088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1826109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1718778210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       986001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2050398183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4643069126                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1330535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    869750088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1826109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1718778210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       986001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2050398183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4643069126                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.151503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.146008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.178344                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.151503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.267432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.146008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.151503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.267432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.146008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178344                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95038.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147791.009006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130436.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140045.482767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 98600.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147574.361811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144688.972452                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95038.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147791.009006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 130436.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140045.482767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 98600.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 147574.361811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144688.972452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95038.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147791.009006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 130436.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140045.482767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 98600.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 147574.361811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144688.972452                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996537                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011957659                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185653.691145                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11950010                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11950010                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11950010                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11950010                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11950010                       # number of overall hits
system.cpu0.icache.overall_hits::total       11950010                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2672158                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2672158                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2672158                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2672158                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2672158                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2672158                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11950026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11950026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11950026                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11950026                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11950026                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11950026                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167009.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167009.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167009.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167009.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167009.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167009.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2263639                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2263639                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2263639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2263639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2263639                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2263639                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161688.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161688.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161688.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161688.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161688.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161688.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38844                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168058436                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39100                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.169719                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608125                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391875                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904719                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095281                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9316560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9316560                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16374337                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16374337                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16374337                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16374337                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117578                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117578                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117578                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117578                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117578                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13033237729                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13033237729                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13033237729                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13033237729                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13033237729                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13033237729                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9434138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9434138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16491915                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16491915                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16491915                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16491915                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012463                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110847.588231                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110847.588231                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110847.588231                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110847.588231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110847.588231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110847.588231                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8845                       # number of writebacks
system.cpu0.dcache.writebacks::total             8845                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78734                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78734                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78734                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78734                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78734                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78734                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38844                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38844                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3414584410                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3414584410                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3414584410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3414584410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3414584410                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3414584410                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87905.066677                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87905.066677                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87905.066677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87905.066677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87905.066677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87905.066677                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.936529                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920725930                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1701896.358595                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.936529                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022334                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866885                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12456389                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12456389                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12456389                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12456389                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12456389                       # number of overall hits
system.cpu1.icache.overall_hits::total       12456389                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3158585                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3158585                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3158585                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3158585                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3158585                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3158585                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12456405                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12456405                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12456405                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12456405                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12456405                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12456405                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197411.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197411.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197411.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197411.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197411.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197411.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2759257                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2759257                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2759257                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2759257                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2759257                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2759257                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197089.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197089.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197089.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197089.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197089.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197089.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45892                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               226314371                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46148                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4904.099224                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.444798                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.555202                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829862                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170138                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17916485                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17916485                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4018674                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4018674                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9204                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9204                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9192                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9192                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21935159                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21935159                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21935159                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21935159                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169778                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169778                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169778                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169778                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169778                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169778                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20007096626                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20007096626                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20007096626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20007096626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20007096626                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20007096626                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18086263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18086263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4018674                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4018674                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9192                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9192                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22104937                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22104937                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22104937                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22104937                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009387                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009387                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007681                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 117842.692375                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117842.692375                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 117842.692375                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 117842.692375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 117842.692375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 117842.692375                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9973                       # number of writebacks
system.cpu1.dcache.writebacks::total             9973                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123886                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123886                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123886                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123886                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45892                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45892                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45892                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45892                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4737926135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4737926135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4737926135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4737926135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4737926135                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4737926135                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103240.785649                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103240.785649                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103240.785649                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103240.785649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103240.785649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103240.785649                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.780321                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008832699                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834241.270909                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.780321                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015674                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881058                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11796136                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11796136                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11796136                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11796136                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11796136                       # number of overall hits
system.cpu2.icache.overall_hits::total       11796136                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1770728                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1770728                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1770728                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1770728                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1770728                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1770728                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11796146                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11796146                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11796146                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11796146                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11796146                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11796146                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 177072.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 177072.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 177072.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 177072.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 177072.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 177072.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1665928                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1665928                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1665928                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1665928                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1665928                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1665928                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 166592.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 166592.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 166592.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 166592.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 166592.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 166592.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95159                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190291858                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95415                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1994.359985                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.875426                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.124574                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917482                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082518                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10684438                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10684438                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7529784                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7529784                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16380                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16380                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15664                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15664                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18214222                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18214222                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18214222                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18214222                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       395953                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       395953                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           95                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       396048                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        396048                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       396048                       # number of overall misses
system.cpu2.dcache.overall_misses::total       396048                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  38282396912                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38282396912                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8401011                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8401011                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  38290797923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  38290797923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  38290797923                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  38290797923                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11080391                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11080391                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7529879                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7529879                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15664                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15664                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18610270                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18610270                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18610270                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18610270                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035735                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035735                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021281                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021281                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021281                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021281                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96684.194619                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96684.194619                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 88431.694737                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88431.694737                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96682.215093                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96682.215093                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96682.215093                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96682.215093                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17246                       # number of writebacks
system.cpu2.dcache.writebacks::total            17246                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       300794                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       300794                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       300889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       300889                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       300889                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       300889                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95159                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95159                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95159                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95159                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95159                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95159                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8424332497                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8424332497                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8424332497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8424332497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8424332497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8424332497                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008588                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008588                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005113                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005113                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005113                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005113                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88529.014565                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88529.014565                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88529.014565                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88529.014565                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88529.014565                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88529.014565                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
