Analysis & Synthesis report for top
Wed Dec 11 23:30:25 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated
 13. Parameter Settings for User Entity Instance: Top-level Entity: |top
 14. Parameter Settings for User Entity Instance: clock_divider:c
 15. Parameter Settings for User Entity Instance: m9k:mem1|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "m9k:mem1"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 11 23:30:25 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 132                                         ;
;     Total combinational functions  ; 132                                         ;
;     Dedicated logic registers      ; 72                                          ;
; Total registers                    ; 72                                          ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../src/clock_divider.v           ; yes             ; User Verilog HDL File                  ; /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/clock_divider.v                         ;         ;
; ../src/top.v                     ; yes             ; User Verilog HDL File                  ; /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v                                   ;         ;
; ../src/codeconverter.v           ; yes             ; User Verilog HDL File                  ; /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/codeconverter.v                         ;         ;
; m9k.v                            ; yes             ; Auto-Found Wizard-Generated File       ; /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ppa1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf              ;         ;
; M9K.mif                          ; yes             ; Auto-Found Memory Initialization File  ; /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/M9K.mif                             ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 132          ;
;                                             ;              ;
; Total combinational functions               ; 132          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 33           ;
;     -- 3 input functions                    ; 29           ;
;     -- <=2 input functions                  ; 70           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 70           ;
;     -- arithmetic mode                      ; 62           ;
;                                             ;              ;
; Total registers                             ; 72           ;
;     -- Dedicated logic registers            ; 72           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 31           ;
; Total memory bits                           ; 12           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 68           ;
; Total fan-out                               ; 618          ;
; Average fan-out                             ; 2.30         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                          ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 132 (22)            ; 72 (6)                    ; 12          ; 0          ; 0            ; 0       ; 0         ; 31   ; 0            ; 0          ; |top                                                                         ; top             ; work         ;
;    |clock_divider:c|                      ; 107 (107)           ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clock_divider:c                                                         ; clock_divider   ; work         ;
;    |codeconverter:h0|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|codeconverter:h0                                                        ; codeconverter   ; work         ;
;    |m9k:mem1|                             ; 0 (0)               ; 0 (0)                     ; 12          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|m9k:mem1                                                                ; m9k             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 12          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|m9k:mem1|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_ppa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 12          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated ; altsyncram_ppa1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                              ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; M9K.mif ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; right_LED[0]                                       ; Mux1                ; yes                    ;
; right_LED[1]                                       ; Mux1                ; yes                    ;
; left_LED[1]                                        ; Mux11               ; yes                    ;
; left_LED[2]                                        ; Mux11               ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; current_state[2]                      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 72    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 66    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|Q[1]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|Mux0                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|Mux4                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; Idle           ; 000   ; Unsigned Binary                            ;
; Hazard         ; 001   ; Unsigned Binary                            ;
; Left           ; 010   ; Unsigned Binary                            ;
; Right          ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:c ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; divby_1        ; 2000000  ; Signed Integer                   ;
; divby_2        ; 25000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m9k:mem1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Signed Integer            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; M9K.mif              ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_ppa1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; m9k:mem1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                      ;
;     -- WIDTH_A                            ; 8                                        ;
;     -- NUMWORDS_A                         ; 256                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m9k:mem1"                                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; address[7..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7..3]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 72                          ;
;     CLR               ; 66                          ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 135                         ;
;     arith             ; 62                          ;
;         2 data inputs ; 62                          ;
;     normal            ; 73                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 33                          ;
; cycloneiii_ram_block  ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 4.40                        ;
; Average LUT depth     ; 3.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 11 23:30:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/clock_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v
    Info (12023): Found entity 1: top File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/codeconverter.v
    Info (12023): Found entity 1: codeconverter File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/codeconverter.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(25): truncated value with size 32 to match size of target (2) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 25
Warning (10235): Verilog HDL Always Construct warning at top.v(48): variable "hazard_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at top.v(50): variable "turn_signal_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at top.v(50): variable "side_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at top.v(52): variable "turn_signal_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at top.v(52): variable "side_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at top.v(59): variable "hazard_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 59
Warning (10235): Verilog HDL Always Construct warning at top.v(66): variable "hazard_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 66
Warning (10235): Verilog HDL Always Construct warning at top.v(68): variable "turn_signal_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at top.v(68): variable "side_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at top.v(75): variable "hazard_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at top.v(77): variable "turn_signal_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at top.v(77): variable "side_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 77
Warning (10270): Verilog HDL Case Statement warning at top.v(45): incomplete case statement has no default case item File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at top.v(43): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 43
Warning (10230): Verilog HDL assignment warning at top.v(99): truncated value with size 32 to match size of target (2) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 99
Warning (10230): Verilog HDL assignment warning at top.v(126): truncated value with size 3 to match size of target (1) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 126
Warning (10230): Verilog HDL assignment warning at top.v(136): truncated value with size 3 to match size of target (1) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 136
Warning (10270): Verilog HDL Case Statement warning at top.v(110): incomplete case statement has no default case item File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 110
Warning (10240): Verilog HDL Always Construct warning at top.v(108): inferring latch(es) for variable "left_LED", which holds its previous value in one or more paths through the always construct File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Warning (10240): Verilog HDL Always Construct warning at top.v(108): inferring latch(es) for variable "right_LED", which holds its previous value in one or more paths through the always construct File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Warning (10034): Output port "LEDR[6..3]" at top.v(5) has no driver File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 5
Info (10041): Inferred latch for "right_LED[0]" at top.v(108) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Info (10041): Inferred latch for "right_LED[1]" at top.v(108) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Info (10041): Inferred latch for "right_LED[2]" at top.v(108) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Info (10041): Inferred latch for "left_LED[0]" at top.v(108) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Info (10041): Inferred latch for "left_LED[1]" at top.v(108) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Info (10041): Inferred latch for "left_LED[2]" at top.v(108) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Info (10041): Inferred latch for "next_state[0]" at top.v(43) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 43
Info (10041): Inferred latch for "next_state[1]" at top.v(43) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 43
Info (10041): Inferred latch for "next_state[2]" at top.v(43) File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 43
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:c" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 21
Warning (12125): Using design file m9k.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: m9k File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v Line: 39
Info (12128): Elaborating entity "m9k" for hierarchy "m9k:mem1" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "m9k:mem1|altsyncram:altsyncram_component" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v Line: 81
Info (12130): Elaborated megafunction instantiation "m9k:mem1|altsyncram:altsyncram_component" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v Line: 81
Info (12133): Instantiated megafunction "m9k:mem1|altsyncram:altsyncram_component" with the following parameter: File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "M9K.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ppa1.tdf
    Info (12023): Found entity 1: altsyncram_ppa1 File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ppa1" for hierarchy "m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated" File: /home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "codeconverter" for hierarchy "codeconverter:h0" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 147
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|q_a[3]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf Line: 97
        Warning (14320): Synthesized away node "m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|q_a[4]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf Line: 118
        Warning (14320): Synthesized away node "m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|q_a[5]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf Line: 139
        Warning (14320): Synthesized away node "m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|q_a[6]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf Line: 160
        Warning (14320): Synthesized away node "m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|q_a[7]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf Line: 181
Warning (14026): LATCH primitive "right_LED[2]" is permanently enabled File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Warning (14026): LATCH primitive "left_LED[0]" is permanently enabled File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Warning (14026): LATCH primitive "next_state[0]" is permanently enabled File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 43
Warning (14026): LATCH primitive "next_state[1]" is permanently enabled File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 43
Warning (14026): LATCH primitive "right_LED[2]" is permanently enabled File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Warning (14026): LATCH primitive "left_LED[0]" is permanently enabled File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
Warning (14026): LATCH primitive "next_state[0]" is permanently enabled File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 43
Warning (14026): LATCH primitive "next_state[1]" is permanently enabled File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 43
Warning (13012): Latch right_LED[0] has unsafe behavior File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state[0] File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 90
Warning (13012): Latch right_LED[1] has unsafe behavior File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state[0] File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 90
Warning (13012): Latch left_LED[1] has unsafe behavior File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q[0] File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 94
Warning (13012): Latch left_LED[2] has unsafe behavior File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 108
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q[0] File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 94
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 5
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 5
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 5
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 5
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 7
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 6 MSB VCC or GND address nodes from RAM block "m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|ALTSYNCRAM" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf Line: 31
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v Line: 3
Info (21057): Implemented 166 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 132 logic cells
    Info (21064): Implemented 3 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Wed Dec 11 23:30:25 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:19


