//! SMIR interpreter.
//!
//! This module provides the interpreter for executing SMIR code.

use std::collections::HashMap;

use crate::smir::context::{ArchRegState, ExitReason, SmirContext, VecValue};
use crate::smir::flags::{FlagUpdate, LazyFlagOp, LazyFlags};
use crate::smir::ir::{CallTarget, SmirBlock, SmirFunction, Terminator, TrapKind};
use crate::smir::memory::{MemoryError, SmirMemory};
use crate::smir::ops::{OpKind, SmirOp};
use crate::smir::types::*;

// ============================================================================
// Block Result
// ============================================================================

/// Result of executing a block
#[derive(Clone, Debug)]
pub enum BlockResult {
    /// Continue execution at the given address
    Continue(GuestAddr),
    /// Exit with a reason
    Exit(ExitReason),
}

// ============================================================================
// Interpreter
// ============================================================================

/// SMIR interpreter
pub struct SmirInterpreter {
    /// Block cache (guest address -> block)
    block_cache: HashMap<GuestAddr, SmirBlock>,
    /// Function cache
    func_cache: HashMap<GuestAddr, SmirFunction>,
    /// Maximum instructions per run
    max_insns_per_run: u64,
    /// Block address mapping (BlockId -> guest address)
    block_addrs: HashMap<BlockId, GuestAddr>,
}

impl SmirInterpreter {
    /// Create a new interpreter
    pub fn new() -> Self {
        SmirInterpreter {
            block_cache: HashMap::new(),
            func_cache: HashMap::new(),
            max_insns_per_run: 10000,
            block_addrs: HashMap::new(),
        }
    }

    /// Set the maximum instructions per run
    pub fn set_max_insns(&mut self, max: u64) {
        self.max_insns_per_run = max;
    }

    /// Add a block to the cache
    pub fn add_block(&mut self, addr: GuestAddr, block: SmirBlock) {
        self.block_addrs.insert(block.id, addr);
        self.block_cache.insert(addr, block);
    }

    /// Add a function to the cache
    pub fn add_function(&mut self, func: SmirFunction) {
        let addr = func.guest_range.0;
        for block in &func.blocks {
            self.block_addrs.insert(block.id, block.guest_pc);
        }
        self.func_cache.insert(addr, func);
    }

    /// Run until exit condition
    pub fn run(&mut self, ctx: &mut SmirContext, memory: &mut dyn SmirMemory) -> ExitReason {
        let limit = ctx.insn_count + self.max_insns_per_run;

        loop {
            // Check instruction limit
            if ctx.insn_count >= limit {
                return ExitReason::InsnLimit;
            }

            // Check for pending exit
            if let Some(reason) = ctx.exit_reason.take() {
                return reason;
            }

            // Check breakpoints
            if ctx.debug.has_breakpoint(ctx.pc) {
                return ExitReason::Breakpoint { addr: ctx.pc };
            }

            // Get block from cache
            let block = match self.block_cache.get(&ctx.pc) {
                Some(b) => b.clone(),
                None => {
                    return ExitReason::BlockNotFound { addr: ctx.pc };
                }
            };

            // Execute block
            match self.execute_block(ctx, memory, &block) {
                BlockResult::Continue(next_pc) => {
                    ctx.pc = next_pc;
                }
                BlockResult::Exit(reason) => {
                    return reason;
                }
            }

            // Single-step mode
            if ctx.debug.single_step {
                return ExitReason::SingleStep;
            }
        }
    }

    /// Execute a single block
    pub fn execute_block(
        &self,
        ctx: &mut SmirContext,
        memory: &mut dyn SmirMemory,
        block: &SmirBlock,
    ) -> BlockResult {
        // Execute each operation
        for op in &block.ops {
            if let Err(e) = self.execute_op(ctx, memory, op) {
                return BlockResult::Exit(ExitReason::MemoryFault {
                    addr: match e {
                        MemoryError::PageFault { addr, .. } => addr,
                        MemoryError::AccessViolation { addr, .. } => addr,
                        MemoryError::Alignment { addr, .. } => addr,
                        MemoryError::Mmio { addr, .. } => addr,
                        MemoryError::OutOfBounds { addr } => addr,
                        MemoryError::ExclusiveFailed => ctx.pc,
                    },
                    write: matches!(
                        e,
                        MemoryError::PageFault { write: true, .. }
                            | MemoryError::AccessViolation { write: true, .. }
                    ),
                });
            }
            ctx.insn_count += 1;
        }

        // Execute terminator
        self.execute_terminator(ctx, memory, &block.terminator)
    }

    /// Write a width-tagged operation result to a destination, applying x86
    /// sub-register write semantics for architectural GPRs: an 8-bit or 16-bit
    /// write MERGES into the existing register (the upper bits are preserved),
    /// a 32-bit write zero-extends (the caller already masked `value` to 32
    /// bits, so a full store clears the upper 32), and 64-bit is a full store.
    /// Virtual (SSA temp) and non-x86 destinations are written as-is. Without
    /// this, an 8/16-bit ALU result would zero-extend the whole register, which
    /// the smir_alu differential test against KVM flagged.
    #[inline]
    fn write_gpr(ctx: &mut SmirContext, dst: VReg, value: u64, width: OpWidth) {
        if let VReg::Arch(ArchReg::X86(_)) = dst {
            let merged = match width {
                OpWidth::W8 => (ctx.read_vreg(dst) & !0xFFu64) | (value & 0xFF),
                OpWidth::W16 => (ctx.read_vreg(dst) & !0xFFFFu64) | (value & 0xFFFF),
                _ => value,
            };
            ctx.write_vreg(dst, merged);
        } else {
            ctx.write_vreg(dst, value);
        }
    }

    /// Sign-extend the low `bits` of `v` to a full i128.
    #[inline]
    fn sext128(v: u128, bits: u32) -> i128 {
        if bits >= 128 {
            v as i128
        } else {
            let shift = 128 - bits;
            ((v << shift) as i128) >> shift
        }
    }

    /// Execute a single operation
    fn execute_op(
        &self,
        ctx: &mut SmirContext,
        memory: &mut dyn SmirMemory,
        op: &SmirOp,
    ) -> Result<(), MemoryError> {
        match &op.kind {
            // ==================================================================
            // INTEGER ARITHMETIC
            // ==================================================================
            OpKind::Add {
                dst,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let result = a.wrapping_add(b) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_add(a, b, result, *width);
                }
            }

            OpKind::Sub {
                dst,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let result = a.wrapping_sub(b) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_sub(a, b, result, *width);
                }
            }

            OpKind::Adc {
                dst,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let cf = if ctx.flags.get_cf() { 1u64 } else { 0 };
                let result = a.wrapping_add(b).wrapping_add(cf) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    // Original operands + carry-in: CF/AF/OF must account for the
                    // carry (folding cf into `b` loses the carry-out).
                    ctx.flags.set_lazy_adc(a, b, cf, result, *width);
                }
            }

            OpKind::Sbb {
                dst,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let cf = if ctx.flags.get_cf() { 1u64 } else { 0 };
                let result = a.wrapping_sub(b).wrapping_sub(cf) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_sbb(a, b, cf, result, *width);
                }
            }

            OpKind::Neg {
                dst,
                src,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src);
                let result = (0u64.wrapping_sub(a)) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Neg,
                        result,
                        left: a,
                        right: 0,
                        width: *width,
                        high: 0,
                    });
                }
            }

            OpKind::Inc {
                dst,
                src,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src);
                let result = a.wrapping_add(1) & width.mask();
                Self::write_x86_partial(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags::inc(a, result, *width));
                }
            }

            OpKind::Dec {
                dst,
                src,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src);
                let result = a.wrapping_sub(1) & width.mask();
                Self::write_x86_partial(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags::dec(a, result, *width));
                }
            }

            OpKind::Cmp { src1, src2, width } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let result = a.wrapping_sub(b) & width.mask();

                ctx.flags.set_lazy_sub(a, b, result, *width);
            }

            OpKind::MulU {
                dst_lo,
                dst_hi,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1) & width.mask();
                let b = self.read_src_operand(ctx, src2) & width.mask();

                let (result_lo, result_hi) = match width {
                    OpWidth::W8 => {
                        let r = (a as u16) * (b as u16);
                        ((r & 0xFF) as u64, ((r >> 8) & 0xFF) as u64)
                    }
                    OpWidth::W16 => {
                        let r = (a as u32) * (b as u32);
                        ((r & 0xFFFF) as u64, ((r >> 16) & 0xFFFF) as u64)
                    }
                    OpWidth::W32 => {
                        let r = (a as u64) * (b as u64);
                        (r & 0xFFFF_FFFF, (r >> 32) & 0xFFFF_FFFF)
                    }
                    OpWidth::W64 => {
                        let r = (a as u128) * (b as u128);
                        (r as u64, (r >> 64) as u64)
                    }
                    OpWidth::W128 => {
                        // 128-bit multiply not supported
                        (a.wrapping_mul(b), 0)
                    }
                };

                if *width == OpWidth::W8 {
                    // 8-bit MUL: the full 16-bit product lives in AX (AH:AL);
                    // DX is untouched. Merge the 16-bit product into AX.
                    Self::write_gpr(ctx, *dst_lo, result_lo | (result_hi << 8), OpWidth::W16);
                } else {
                    Self::write_gpr(ctx, *dst_lo, result_lo, *width);
                    if let Some(hi) = dst_hi {
                        Self::write_gpr(ctx, *hi, result_hi, *width);
                    }
                }

                if flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Mul,
                        result: result_lo,
                        left: a,
                        right: b,
                        width: *width,
                        high: result_hi,
                    });
                }
            }

            OpKind::MulS {
                dst_lo,
                dst_hi,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = self.sign_extend(ctx.read_vreg(*src1), *width);
                let b = self.sign_extend(self.read_src_operand(ctx, src2), *width);

                let (result_lo, result_hi) = match width {
                    OpWidth::W8 => {
                        let r = (a as i8 as i16) * (b as i8 as i16);
                        ((r as u16 & 0xFF) as u64, (((r as u16) >> 8) & 0xFF) as u64)
                    }
                    OpWidth::W16 => {
                        let r = (a as i16 as i32) * (b as i16 as i32);
                        (
                            (r as u32 & 0xFFFF) as u64,
                            (((r as u32) >> 16) & 0xFFFF) as u64,
                        )
                    }
                    OpWidth::W32 => {
                        let r = (a as i32 as i64) * (b as i32 as i64);
                        ((r as u64 & 0xFFFF_FFFF), ((r as u64) >> 32) & 0xFFFF_FFFF)
                    }
                    OpWidth::W64 => {
                        let r = (a as i64 as i128) * (b as i64 as i128);
                        (r as u64, (r >> 64) as u64)
                    }
                    OpWidth::W128 => ((a as i64).wrapping_mul(b as i64) as u64, 0),
                };

                if *width == OpWidth::W8 {
                    // 8-bit IMUL: the full 16-bit product lives in AX (AH:AL);
                    // DX is untouched.
                    Self::write_gpr(ctx, *dst_lo, result_lo | (result_hi << 8), OpWidth::W16);
                } else {
                    Self::write_gpr(ctx, *dst_lo, result_lo, *width);
                    if let Some(hi) = dst_hi {
                        Self::write_gpr(ctx, *hi, result_hi, *width);
                    }
                }

                if flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        // Signed: CF/OF iff the product isn't the sign-extension
                        // of the low half (distinct from unsigned Mul's high!=0).
                        op: LazyFlagOp::Imul,
                        result: result_lo,
                        left: a as u64,
                        right: b as u64,
                        width: *width,
                        high: result_hi,
                    });
                }
            }

            OpKind::MulAdd {
                dst,
                acc,
                src1,
                src2,
                width,
            } => {
                let a = ctx.read_vreg(*src1) & width.mask();
                let b = ctx.read_vreg(*src2) & width.mask();
                let c = ctx.read_vreg(*acc) & width.mask();
                let result = c.wrapping_add(a.wrapping_mul(b)) & width.mask();
                Self::write_gpr(ctx, *dst, result, *width);
            }

            OpKind::MulSub {
                dst,
                acc,
                src1,
                src2,
                width,
            } => {
                let a = ctx.read_vreg(*src1) & width.mask();
                let b = ctx.read_vreg(*src2) & width.mask();
                let c = ctx.read_vreg(*acc) & width.mask();
                let result = c.wrapping_sub(a.wrapping_mul(b)) & width.mask();
                Self::write_gpr(ctx, *dst, result, *width);
            }

            OpKind::DivU {
                quot,
                rem,
                src1,
                src2,
                width,
            } => {
                let mask = width.mask();
                let b = (self.read_src_operand(ctx, src2) & mask) as u128;
                if b == 0 {
                    ctx.request_exit(ExitReason::Undefined {
                        addr: ctx.pc,
                        opcode: 0,
                    });
                    return Ok(());
                }
                // x86 DIV divides the double-width RDX:RAX (AX for 8-bit) by the
                // operand; non-x86 contexts have no high half (single-width div).
                let lo = ctx.read_vreg(*src1) & mask;
                let is_x86 = matches!(ctx.arch_regs, ArchRegState::X86_64(_));
                let dividend: u128 = if !is_x86 {
                    lo as u128
                } else if *width == OpWidth::W8 {
                    (ctx.read_arch_reg(ArchReg::X86(X86Reg::Rax)) & 0xFFFF) as u128
                } else {
                    let hi = ctx.read_arch_reg(ArchReg::X86(X86Reg::Rdx)) & mask;
                    ((hi as u128) << width.bits()) | (lo as u128)
                };
                let q = dividend / b;
                let r = dividend % b;
                if q > mask as u128 {
                    // Quotient overflow -> #DE.
                    ctx.request_exit(ExitReason::Undefined {
                        addr: ctx.pc,
                        opcode: 0,
                    });
                    return Ok(());
                }
                let (q, r) = (q as u64, r as u64);
                if is_x86 && *width == OpWidth::W8 {
                    // 8-bit: quotient -> AL, remainder -> AH.
                    let rax = ctx.read_arch_reg(ArchReg::X86(X86Reg::Rax));
                    let new = (rax & !0xFFFF) | ((r & 0xFF) << 8) | (q & 0xFF);
                    ctx.write_arch_reg(ArchReg::X86(X86Reg::Rax), new);
                } else {
                    Self::write_gpr(ctx, *quot, q, *width);
                    if let Some(rem_reg) = rem {
                        Self::write_gpr(ctx, *rem_reg, r, *width);
                    }
                }
            }

            OpKind::DivS {
                quot,
                rem,
                src1,
                src2,
                width,
            } => {
                let mask = width.mask();
                let bits = width.bits();
                let b = self.sign_extend(self.read_src_operand(ctx, src2), *width) as i64 as i128;
                if b == 0 {
                    ctx.request_exit(ExitReason::Undefined {
                        addr: ctx.pc,
                        opcode: 0,
                    });
                    return Ok(());
                }
                let is_x86 = matches!(ctx.arch_regs, ArchRegState::X86_64(_));
                // Signed double-width dividend: RDX:RAX (AX for 8-bit) on x86.
                let dividend: i128 = if !is_x86 {
                    self.sign_extend(ctx.read_vreg(*src1), *width) as i64 as i128
                } else if *width == OpWidth::W8 {
                    ((ctx.read_arch_reg(ArchReg::X86(X86Reg::Rax)) & 0xFFFF) as u16) as i16 as i128
                } else {
                    let lo = ctx.read_vreg(*src1) & mask;
                    let hi = ctx.read_arch_reg(ArchReg::X86(X86Reg::Rdx)) & mask;
                    let combined = ((hi as u128) << bits) | (lo as u128);
                    Self::sext128(combined, bits * 2)
                };
                let q = dividend.wrapping_div(b);
                let r = dividend.wrapping_rem(b);
                // Signed quotient must fit in `bits`, else #DE.
                let qmax = (1i128 << (bits - 1)) - 1;
                let qmin = -(1i128 << (bits - 1));
                if q < qmin || q > qmax {
                    ctx.request_exit(ExitReason::Undefined {
                        addr: ctx.pc,
                        opcode: 0,
                    });
                    return Ok(());
                }
                let (q, r) = ((q as u64) & mask, (r as u64) & mask);
                if is_x86 && *width == OpWidth::W8 {
                    let rax = ctx.read_arch_reg(ArchReg::X86(X86Reg::Rax));
                    let new = (rax & !0xFFFF) | ((r & 0xFF) << 8) | (q & 0xFF);
                    ctx.write_arch_reg(ArchReg::X86(X86Reg::Rax), new);
                } else {
                    Self::write_gpr(ctx, *quot, q, *width);
                    if let Some(rem_reg) = rem {
                        Self::write_gpr(ctx, *rem_reg, r, *width);
                    }
                }
            }

            // ==================================================================
            // BITWISE LOGICAL
            // ==================================================================
            OpKind::And {
                dst,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let result = (a & b) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_logic(result, *width);
                }
            }

            OpKind::Or {
                dst,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let result = (a | b) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_logic(result, *width);
                }
            }

            OpKind::Xor {
                dst,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let result = (a ^ b) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_logic(result, *width);
                }
            }

            OpKind::Not { dst, src, width } => {
                let a = ctx.read_vreg(*src);
                let result = (!a) & width.mask();
                Self::write_gpr(ctx, *dst, result, *width);
            }

            OpKind::Test { src1, src2, width } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let result = (a & b) & width.mask();

                ctx.flags.set_lazy_logic(result, *width);
            }

            OpKind::AndNot {
                dst,
                src1,
                src2,
                width,
                flags,
            } => {
                let a = ctx.read_vreg(*src1);
                let b = self.read_src_operand(ctx, src2);
                let result = (a & !b) & width.mask();

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_logic(result, *width);
                }
            }

            // ==================================================================
            // SHIFTS AND ROTATES
            // ==================================================================
            OpKind::Shl {
                dst,
                src,
                amount,
                width,
                flags,
            } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let amt = self.read_src_operand(ctx, amount) & 0x3F;
                let result = if amt >= width.bits() as u64 {
                    0
                } else {
                    (val << amt) & width.mask()
                };

                Self::write_gpr(ctx, *dst, result, *width);

                if amt != 0 && flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Shl,
                        result,
                        left: val,
                        right: amt,
                        width: *width,
                        high: 0,
                    });
                }
            }

            OpKind::Shr {
                dst,
                src,
                amount,
                width,
                flags,
            } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let amt = self.read_src_operand(ctx, amount) & 0x3F;
                let result = if amt >= width.bits() as u64 {
                    0
                } else {
                    (val >> amt) & width.mask()
                };

                Self::write_gpr(ctx, *dst, result, *width);

                if amt != 0 && flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Shr,
                        result,
                        left: val,
                        right: amt,
                        width: *width,
                        high: 0,
                    });
                }
            }

            OpKind::Sar {
                dst,
                src,
                amount,
                width,
                flags,
            } => {
                // Mask to the operand width BEFORE sign-extending, or stale upper
                // register bits leak into both the shifted-out bits and the sign.
                let val = self.sign_extend(ctx.read_vreg(*src) & width.mask(), *width);
                let amt = self.read_src_operand(ctx, amount) & 0x3F;
                let result = if amt >= width.bits() as u64 {
                    if (val as i64) < 0 { width.mask() } else { 0 }
                } else {
                    ((val as i64 >> amt) as u64) & width.mask()
                };

                Self::write_gpr(ctx, *dst, result, *width);

                // A masked shift count of 0 leaves all status flags unchanged.
                if amt != 0 && flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Sar,
                        result,
                        left: val as u64,
                        right: amt,
                        width: *width,
                        high: 0,
                    });
                }
            }

            OpKind::Shld {
                dst,
                src,
                amount,
                width,
                flags,
            } => {
                let left = ctx.read_vreg(*dst) & width.mask();
                let right = ctx.read_vreg(*src) & width.mask();
                let bits = width.bits() as u64;
                let mask = if bits == 64 { 0x3F } else { 0x1F };
                let amt = self.read_src_operand(ctx, amount) & mask;
                let result = if amt == 0 {
                    left
                } else {
                    ((left << amt) | (right >> (bits - amt))) & width.mask()
                };

                Self::write_gpr(ctx, *dst, result, *width);

                // count==0 leaves flags unchanged; else CF = last bit out of dst's top.
                if amt != 0 && flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Shld,
                        result,
                        left,
                        right: amt,
                        width: *width,
                        high: 0,
                    });
                }
            }

            OpKind::Shrd {
                dst,
                src,
                amount,
                width,
                flags,
            } => {
                let left = ctx.read_vreg(*dst) & width.mask();
                let right = ctx.read_vreg(*src) & width.mask();
                let bits = width.bits() as u64;
                let mask = if bits == 64 { 0x3F } else { 0x1F };
                let amt = self.read_src_operand(ctx, amount) & mask;
                let result = if amt == 0 {
                    left
                } else {
                    ((left >> amt) | (right << (bits - amt))) & width.mask()
                };

                Self::write_gpr(ctx, *dst, result, *width);

                // count==0 leaves flags unchanged; else CF = last bit out of dst's bottom.
                if amt != 0 && flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Shrd,
                        result,
                        left,
                        right: amt,
                        width: *width,
                        high: 0,
                    });
                }
            }

            OpKind::Rol {
                dst,
                src,
                amount,
                width,
                flags,
            } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let bits = width.bits() as u64;
                // x86 masks the count to 5 bits (6 for 64-bit); the rotation
                // amount is that masked count mod the width.
                let cmask = if bits == 64 { 0x3F } else { 0x1F };
                let masked = self.read_src_operand(ctx, amount) & cmask;
                let amt = masked % bits;
                let result = if amt == 0 {
                    val
                } else {
                    ((val << amt) | (val >> (bits - amt))) & width.mask()
                };

                Self::write_gpr(ctx, *dst, result, *width);

                // CF/OF update iff the MASKED count != 0 — even when the rotation
                // amount (masked mod width) is 0, e.g. ROL r16 by 16. `right`
                // carries the masked count so OF keys on masked==1.
                if masked != 0 && flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Rotate,
                        result,
                        left: val,
                        right: masked,
                        width: *width,
                        high: 0,
                    });
                }
            }

            OpKind::Ror {
                dst,
                src,
                amount,
                width,
                flags,
            } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let bits = width.bits() as u64;
                let cmask = if bits == 64 { 0x3F } else { 0x1F };
                let masked = self.read_src_operand(ctx, amount) & cmask;
                let amt = masked % bits;
                let result = if amt == 0 {
                    val
                } else {
                    ((val >> amt) | (val << (bits - amt))) & width.mask()
                };

                Self::write_gpr(ctx, *dst, result, *width);

                // CF/OF update iff the MASKED count != 0 (see Rol).
                if masked != 0 && flags.updates_any() {
                    ctx.flags.lazy = Some(LazyFlags {
                        op: LazyFlagOp::Ror,
                        result,
                        left: val,
                        right: masked,
                        width: *width,
                        high: 0,
                    });
                }
            }

            // ==================================================================
            // BIT MANIPULATION
            // ==================================================================
            OpKind::Bt { src, index, width } => {
                let val = ctx.read_vreg(*src);
                let idx = self.read_src_operand(ctx, index) & (width.bits() as u64 - 1);

                ctx.flags.lazy = Some(LazyFlags {
                    op: LazyFlagOp::Bt,
                    result: 0,
                    left: val,
                    right: idx,
                    width: *width,
                    high: 0,
                });
            }

            OpKind::Bts {
                dst,
                src,
                index,
                width,
            } => {
                let val = ctx.read_vreg(*src);
                let idx = self.read_src_operand(ctx, index) & (width.bits() as u64 - 1);
                let result = val | (1u64 << idx);

                ctx.write_vreg(*dst, result & width.mask());

                ctx.flags.lazy = Some(LazyFlags {
                    op: LazyFlagOp::Bt,
                    result: 0,
                    left: val,
                    right: idx,
                    width: *width,
                    high: 0,
                });
            }

            OpKind::Btr {
                dst,
                src,
                index,
                width,
            } => {
                let val = ctx.read_vreg(*src);
                let idx = self.read_src_operand(ctx, index) & (width.bits() as u64 - 1);
                let result = val & !(1u64 << idx);

                ctx.write_vreg(*dst, result & width.mask());

                ctx.flags.lazy = Some(LazyFlags {
                    op: LazyFlagOp::Bt,
                    result: 0,
                    left: val,
                    right: idx,
                    width: *width,
                    high: 0,
                });
            }

            OpKind::Btc {
                dst,
                src,
                index,
                width,
            } => {
                let val = ctx.read_vreg(*src);
                let idx = self.read_src_operand(ctx, index) & (width.bits() as u64 - 1);
                let result = val ^ (1u64 << idx);

                ctx.write_vreg(*dst, result & width.mask());

                ctx.flags.lazy = Some(LazyFlags {
                    op: LazyFlagOp::Bt,
                    result: 0,
                    left: val,
                    right: idx,
                    width: *width,
                    high: 0,
                });
            }

            OpKind::Bsf {
                dst,
                src,
                width,
                flags,
            } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let result = if val == 0 {
                    0 // ZF will be set
                } else {
                    val.trailing_zeros() as u64
                };

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_logic(val, *width);
                }
            }

            OpKind::Bsr {
                dst,
                src,
                width,
                flags,
            } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let result = if val == 0 {
                    0 // ZF will be set
                } else {
                    (width.bits() - 1 - val.leading_zeros()) as u64
                };

                Self::write_gpr(ctx, *dst, result, *width);

                if flags.updates_any() {
                    ctx.flags.set_lazy_logic(val, *width);
                }
            }

            OpKind::Clz { dst, src, width } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let extra_bits = 64 - width.bits();
                let result = (val.leading_zeros() - extra_bits) as u64;
                Self::write_gpr(ctx, *dst, result, *width);
            }

            OpKind::Ctz { dst, src, width } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let result = if val == 0 {
                    width.bits() as u64
                } else {
                    val.trailing_zeros() as u64
                };
                Self::write_gpr(ctx, *dst, result, *width);
            }

            OpKind::Popcnt { dst, src, width } => {
                let val = ctx.read_vreg(*src) & width.mask();
                ctx.write_vreg(*dst, val.count_ones() as u64);
            }

            OpKind::Bswap { dst, src, width } => {
                let val = ctx.read_vreg(*src);
                let result = match width {
                    OpWidth::W16 => (val as u16).swap_bytes() as u64,
                    OpWidth::W32 => (val as u32).swap_bytes() as u64,
                    OpWidth::W64 => val.swap_bytes(),
                    _ => val,
                };
                Self::write_gpr(ctx, *dst, result, *width);
            }

            OpKind::Rbit { dst, src, width } => {
                let val = ctx.read_vreg(*src);
                let result = match width {
                    OpWidth::W32 => (val as u32).reverse_bits() as u64,
                    OpWidth::W64 => val.reverse_bits(),
                    _ => val,
                };
                Self::write_gpr(ctx, *dst, result, *width);
            }

            OpKind::Bfx {
                dst,
                src,
                lsb,
                width_bits,
                sign_extend,
                op_width,
            } => {
                let val = ctx.read_vreg(*src);
                let mask = (1u64 << *width_bits) - 1;
                let extracted = (val >> *lsb) & mask;

                let result = if *sign_extend && (*width_bits > 0) {
                    let sign_bit = 1u64 << (*width_bits - 1);
                    if (extracted & sign_bit) != 0 {
                        extracted | !mask
                    } else {
                        extracted
                    }
                } else {
                    extracted
                };

                ctx.write_vreg(*dst, result & op_width.mask());
            }

            OpKind::Bfi {
                dst,
                dst_in,
                src,
                lsb,
                width_bits,
                op_width,
            } => {
                let dest_val = ctx.read_vreg(*dst_in);
                let src_val = ctx.read_vreg(*src);
                let mask = ((1u64 << *width_bits) - 1) << *lsb;
                let result = (dest_val & !mask) | ((src_val << *lsb) & mask);
                ctx.write_vreg(*dst, result & op_width.mask());
            }

            // ==================================================================
            // DATA MOVEMENT
            // ==================================================================
            OpKind::Mov { dst, src, width } => {
                let val = self.read_src_operand(ctx, src);
                Self::write_x86_partial(ctx, *dst, val, *width);
            }

            OpKind::CMove {
                dst,
                src,
                cond,
                width,
            } => {
                if ctx.flags.eval_condition(*cond) {
                    let val = ctx.read_vreg(*src) & width.mask();
                    ctx.write_vreg(*dst, val);
                }
            }

            OpKind::Select {
                dst,
                cond,
                src_true,
                src_false,
                width,
            } => {
                let cond_val = ctx.read_vreg(*cond);
                let result = if cond_val != 0 {
                    ctx.read_vreg(*src_true)
                } else {
                    ctx.read_vreg(*src_false)
                };
                ctx.write_vreg(*dst, result & width.mask());
            }

            OpKind::ZeroExtend {
                dst,
                src,
                from_width,
                to_width: _,
            } => {
                let val = ctx.read_vreg(*src) & from_width.mask();
                ctx.write_vreg(*dst, val);
            }

            OpKind::SignExtend {
                dst,
                src,
                from_width,
                to_width,
            } => {
                let val = ctx.read_vreg(*src) & from_width.mask();
                let sign_bit = from_width.sign_bit();
                let extended = if (val & sign_bit) != 0 {
                    val | !from_width.mask()
                } else {
                    val
                };
                ctx.write_vreg(*dst, extended & to_width.mask());
            }

            OpKind::Cwd { dst, src, width } => {
                let val = ctx.read_vreg(*src) & width.mask();
                let sign_bit = width.sign_bit();
                let result = if (val & sign_bit) != 0 {
                    width.mask()
                } else {
                    0
                };
                Self::write_x86_partial(ctx, *dst, result, *width);
            }

            OpKind::Truncate {
                dst,
                src,
                from_width: _,
                to_width,
            } => {
                let val = ctx.read_vreg(*src);
                ctx.write_vreg(*dst, val & to_width.mask());
            }

            OpKind::Lea { dst, addr } => {
                let effective_addr = self.compute_address(ctx, addr);
                ctx.write_vreg(*dst, effective_addr);
            }

            OpKind::Xchg { reg1, reg2, width } => {
                let v1 = ctx.read_vreg(*reg1) & width.mask();
                let v2 = ctx.read_vreg(*reg2) & width.mask();
                ctx.write_vreg(*reg1, v2);
                ctx.write_vreg(*reg2, v1);
            }

            // ==================================================================
            // MEMORY OPERATIONS
            // ==================================================================
            OpKind::Load {
                dst,
                addr,
                width,
                sign,
            } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val = self.load_memory(memory, effective_addr, *width, *sign)?;
                let op_width = width.to_op_width().unwrap_or(OpWidth::W64);
                if *sign == SignExtend::Zero {
                    Self::write_x86_partial(ctx, *dst, val, op_width);
                } else {
                    ctx.write_vreg(*dst, val);
                }
            }

            OpKind::Store { src, addr, width } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val = ctx.read_vreg(*src);
                self.store_memory(memory, effective_addr, val, *width)?;
            }

            OpKind::RepStos {
                dst,
                src,
                count,
                width,
            } => {
                let mut addr = ctx.read_vreg(*dst);
                let mut remaining = ctx.read_vreg(*count);
                let val = ctx.read_vreg(*src);
                let stride = width.bytes() as u64;

                while remaining > 0 {
                    self.store_memory(memory, addr, val, *width)?;
                    addr = addr.wrapping_add(stride);
                    remaining -= 1;
                }

                ctx.write_vreg(*dst, addr);
                ctx.write_vreg(*count, remaining);
            }

            OpKind::RepMovs {
                dst,
                src,
                count,
                width,
            } => {
                let mut dst_addr = ctx.read_vreg(*dst);
                let mut src_addr = ctx.read_vreg(*src);
                let mut remaining = ctx.read_vreg(*count);
                let stride = width.bytes() as u64;
                let forward = !ctx.flags.materialized.df;

                while remaining > 0 {
                    let val = self.load_memory(memory, src_addr, *width, SignExtend::Zero)?;
                    self.store_memory(memory, dst_addr, val, *width)?;
                    if forward {
                        dst_addr = dst_addr.wrapping_add(stride);
                        src_addr = src_addr.wrapping_add(stride);
                    } else {
                        dst_addr = dst_addr.wrapping_sub(stride);
                        src_addr = src_addr.wrapping_sub(stride);
                    }
                    remaining -= 1;
                }

                ctx.write_vreg(*dst, dst_addr);
                ctx.write_vreg(*src, src_addr);
                ctx.write_vreg(*count, remaining);
            }

            OpKind::Leave => {
                let rbp = VReg::Arch(ArchReg::X86(X86Reg::Rbp));
                let rsp = VReg::Arch(ArchReg::X86(X86Reg::Rsp));
                let frame = ctx.read_vreg(rbp);
                let val = self.load_memory(memory, frame, MemWidth::B8, SignExtend::Zero)?;
                ctx.write_vreg(rsp, frame.wrapping_add(8));
                ctx.write_vreg(rbp, val);
            }

            OpKind::IoIn { dst, .. } => {
                ctx.write_vreg(*dst, 0);
            }

            OpKind::IoOut { .. } => {}

            OpKind::LoadPair {
                dst1,
                dst2,
                addr,
                width,
            } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val1 = self.load_memory(memory, effective_addr, *width, SignExtend::Zero)?;
                let val2 = self.load_memory(
                    memory,
                    effective_addr + width.bytes() as u64,
                    *width,
                    SignExtend::Zero,
                )?;
                ctx.write_vreg(*dst1, val1);
                ctx.write_vreg(*dst2, val2);
            }

            OpKind::StorePair {
                src1,
                src2,
                addr,
                width,
            } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val1 = ctx.read_vreg(*src1);
                let val2 = ctx.read_vreg(*src2);
                self.store_memory(memory, effective_addr, val1, *width)?;
                self.store_memory(memory, effective_addr + width.bytes() as u64, val2, *width)?;
            }

            OpKind::AtomicLoad {
                dst,
                addr,
                width,
                order,
            } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val = memory.atomic_load(effective_addr, *width, *order)?;
                ctx.write_vreg(*dst, val);
            }

            OpKind::AtomicStore {
                src,
                addr,
                width,
                order,
            } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val = ctx.read_vreg(*src);
                memory.atomic_store(effective_addr, val, *width, *order)?;
            }

            OpKind::AtomicRmw {
                dst,
                addr,
                src,
                op,
                width,
                order,
            } => {
                let effective_addr = self.compute_address(ctx, addr);
                let operand = ctx.read_vreg(*src);
                let old = memory.atomic_rmw(effective_addr, *op, operand, *width, *order)?;
                ctx.write_vreg(*dst, old);
            }

            OpKind::Cas {
                dst,
                success,
                addr,
                expected,
                new_val,
                width,
                order,
            } => {
                let effective_addr = self.compute_address(ctx, addr);
                let exp = ctx.read_vreg(*expected);
                let new = ctx.read_vreg(*new_val);
                let (old, succ) = memory.compare_and_swap(
                    effective_addr,
                    exp,
                    new,
                    *width,
                    *order,
                    MemoryOrder::Relaxed,
                )?;
                ctx.write_vreg(*dst, old);
                ctx.write_vreg(*success, if succ { 1 } else { 0 });
            }

            OpKind::LoadExclusive { dst, addr, width } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val = memory.load_exclusive(effective_addr, *width)?;
                ctx.exclusive_monitor
                    .mark_exclusive(effective_addr, *width, val);
                ctx.write_vreg(*dst, val);
            }

            OpKind::StoreExclusive {
                status,
                src,
                addr,
                width,
            } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val = ctx.read_vreg(*src);
                let success = memory.store_exclusive(effective_addr, val, *width)?;
                ctx.write_vreg(*status, if success { 0 } else { 1 });
                ctx.exclusive_monitor.clear();
            }

            OpKind::ClearExclusive => {
                ctx.exclusive_monitor.clear();
                memory.clear_exclusive();
            }

            OpKind::Prefetch { addr, write } => {
                let effective_addr = self.compute_address(ctx, addr);
                memory.prefetch(effective_addr, *write);
            }

            OpKind::Fence { kind } => {
                memory.fence(*kind);
            }

            // ==================================================================
            // FLOATING POINT
            // ==================================================================
            OpKind::FAdd {
                dst,
                src1,
                src2,
                precision,
            } => {
                let a = self.read_fp(ctx, *src1, *precision);
                let b = self.read_fp(ctx, *src2, *precision);
                self.write_fp(ctx, *dst, a + b, *precision);
            }

            OpKind::FSub {
                dst,
                src1,
                src2,
                precision,
            } => {
                let a = self.read_fp(ctx, *src1, *precision);
                let b = self.read_fp(ctx, *src2, *precision);
                self.write_fp(ctx, *dst, a - b, *precision);
            }

            OpKind::FMul {
                dst,
                src1,
                src2,
                precision,
            } => {
                let a = self.read_fp(ctx, *src1, *precision);
                let b = self.read_fp(ctx, *src2, *precision);
                self.write_fp(ctx, *dst, a * b, *precision);
            }

            OpKind::FDiv {
                dst,
                src1,
                src2,
                precision,
            } => {
                let a = self.read_fp(ctx, *src1, *precision);
                let b = self.read_fp(ctx, *src2, *precision);
                self.write_fp(ctx, *dst, a / b, *precision);
            }

            OpKind::FFma {
                dst,
                src1,
                src2,
                src3,
                precision,
            } => {
                let a = self.read_fp(ctx, *src1, *precision);
                let b = self.read_fp(ctx, *src2, *precision);
                let c = self.read_fp(ctx, *src3, *precision);
                self.write_fp(ctx, *dst, a.mul_add(b, c), *precision);
            }

            OpKind::FAbs {
                dst,
                src,
                precision,
            } => {
                let a = self.read_fp(ctx, *src, *precision);
                self.write_fp(ctx, *dst, a.abs(), *precision);
            }

            OpKind::FNeg {
                dst,
                src,
                precision,
            } => {
                let a = self.read_fp(ctx, *src, *precision);
                self.write_fp(ctx, *dst, -a, *precision);
            }

            OpKind::FSqrt {
                dst,
                src,
                precision,
            } => {
                let a = self.read_fp(ctx, *src, *precision);
                self.write_fp(ctx, *dst, a.sqrt(), *precision);
            }

            OpKind::FMin {
                dst,
                src1,
                src2,
                precision,
            } => {
                let a = self.read_fp(ctx, *src1, *precision);
                let b = self.read_fp(ctx, *src2, *precision);
                self.write_fp(ctx, *dst, a.min(b), *precision);
            }

            OpKind::FMax {
                dst,
                src1,
                src2,
                precision,
            } => {
                let a = self.read_fp(ctx, *src1, *precision);
                let b = self.read_fp(ctx, *src2, *precision);
                self.write_fp(ctx, *dst, a.max(b), *precision);
            }

            OpKind::FCmp {
                src1,
                src2,
                precision,
            } => {
                let a = self.read_fp(ctx, *src1, *precision);
                let b = self.read_fp(ctx, *src2, *precision);
                // Set flags based on comparison
                let result = if a < b {
                    u64::MAX
                } else if a > b {
                    1
                } else {
                    0
                };
                ctx.flags.set_lazy_sub(
                    if a >= b { 1 } else { 0 },
                    if a <= b { 1 } else { 0 },
                    result,
                    OpWidth::W64,
                );
            }

            OpKind::FConvert { dst, src, from, to } => {
                let a = self.read_fp(ctx, *src, *from);
                self.write_fp(ctx, *dst, a, *to);
            }

            OpKind::IntToFp {
                dst,
                src,
                int_width,
                fp_precision,
                signed,
            } => {
                let val = ctx.read_vreg(*src) & int_width.mask();
                let f = if *signed {
                    self.sign_extend(val, *int_width) as i64 as f64
                } else {
                    val as f64
                };
                self.write_fp(ctx, *dst, f, *fp_precision);
            }

            OpKind::FpToInt {
                dst,
                src,
                fp_precision,
                int_width,
                signed,
                round: _,
            } => {
                let f = self.read_fp(ctx, *src, *fp_precision);
                let val = if *signed { (f as i64) as u64 } else { f as u64 };
                ctx.write_vreg(*dst, val & int_width.mask());
            }

            OpKind::FRound {
                dst,
                src,
                precision,
                mode: _,
            } => {
                let a = self.read_fp(ctx, *src, *precision);
                self.write_fp(ctx, *dst, a.round(), *precision);
            }

            // ==================================================================
            // SIMD / VECTOR (simplified)
            // ==================================================================
            OpKind::VAdd {
                dst,
                src1,
                src2,
                elem,
                lanes,
            } => match elem {
                VecElementType::F32 => {
                    self.vec_binary_op_f32(ctx, *dst, *src1, *src2, *lanes, |a, b| a + b);
                }
                VecElementType::F64 => {
                    self.vec_binary_op_f64(ctx, *dst, *src1, *src2, *lanes, |a, b| a + b);
                }
                _ => {
                    self.vec_binary_op(ctx, *dst, *src1, *src2, *elem, *lanes, |a, b| {
                        a.wrapping_add(b)
                    });
                }
            },

            OpKind::VSub {
                dst,
                src1,
                src2,
                elem,
                lanes,
            } => match elem {
                VecElementType::F32 => {
                    self.vec_binary_op_f32(ctx, *dst, *src1, *src2, *lanes, |a, b| a - b);
                }
                VecElementType::F64 => {
                    self.vec_binary_op_f64(ctx, *dst, *src1, *src2, *lanes, |a, b| a - b);
                }
                _ => {
                    self.vec_binary_op(ctx, *dst, *src1, *src2, *elem, *lanes, |a, b| {
                        a.wrapping_sub(b)
                    });
                }
            },

            OpKind::VMax {
                dst,
                src1,
                src2,
                elem,
                lanes,
            } => match elem {
                VecElementType::F32 => {
                    self.vec_binary_op_f32(ctx, *dst, *src1, *src2, *lanes, |a, b| a.max(b));
                }
                VecElementType::F64 => {
                    self.vec_binary_op_f64(ctx, *dst, *src1, *src2, *lanes, |a, b| a.max(b));
                }
                _ => {
                    self.vec_binary_op(ctx, *dst, *src1, *src2, *elem, *lanes, |a, b| a.max(b));
                }
            },

            OpKind::VMul {
                dst,
                src1,
                src2,
                elem,
                lanes,
            } => match elem {
                VecElementType::F32 => {
                    self.vec_binary_op_f32(ctx, *dst, *src1, *src2, *lanes, |a, b| a * b);
                }
                VecElementType::F64 => {
                    self.vec_binary_op_f64(ctx, *dst, *src1, *src2, *lanes, |a, b| a * b);
                }
                _ => {
                    self.vec_binary_op(ctx, *dst, *src1, *src2, *elem, *lanes, |a, b| {
                        a.wrapping_mul(b)
                    });
                }
            },

            OpKind::VAnd {
                dst,
                src1,
                src2,
                width,
            } => {
                let a = ctx.vregs.get_vec(match *src1 {
                    VReg::Virtual(id) => id,
                    _ => panic!(),
                });
                let b = ctx.vregs.get_vec(match *src2 {
                    VReg::Virtual(id) => id,
                    _ => panic!(),
                });
                if let VReg::Virtual(id) = *dst {
                    let mut result = [0u64; 16];
                    let word_count = (width.bytes() / 8) as usize;
                    for i in 0..word_count {
                        result[i] = a[i] & b[i];
                    }
                    ctx.vregs.set_vec(id, result);
                }
            }

            OpKind::VOr {
                dst,
                src1,
                src2,
                width,
            } => {
                let a = ctx.vregs.get_vec(match *src1 {
                    VReg::Virtual(id) => id,
                    _ => panic!(),
                });
                let b = ctx.vregs.get_vec(match *src2 {
                    VReg::Virtual(id) => id,
                    _ => panic!(),
                });
                if let VReg::Virtual(id) = *dst {
                    let mut result = [0u64; 16];
                    let word_count = (width.bytes() / 8) as usize;
                    for i in 0..word_count {
                        result[i] = a[i] | b[i];
                    }
                    ctx.vregs.set_vec(id, result);
                }
            }

            OpKind::VXor {
                dst,
                src1,
                src2,
                width,
            } => {
                let a = ctx.vregs.get_vec(match *src1 {
                    VReg::Virtual(id) => id,
                    _ => panic!(),
                });
                let b = ctx.vregs.get_vec(match *src2 {
                    VReg::Virtual(id) => id,
                    _ => panic!(),
                });
                if let VReg::Virtual(id) = *dst {
                    let mut result = [0u64; 16];
                    let word_count = (width.bytes() / 8) as usize;
                    for i in 0..word_count {
                        result[i] = a[i] ^ b[i];
                    }
                    ctx.vregs.set_vec(id, result);
                }
            }

            OpKind::VLane {
                dst,
                src1,
                src2,
                elem,
                lanes,
                op,
                signed,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let elem_bits = elem.bytes() * 8;
                let mut result = [0u64; 16];
                for lane in 0..*lanes {
                    let av = Self::get_lane(&a, lane, elem_bits);
                    let bv = Self::get_lane(&b, lane, elem_bits);
                    let rv = Self::apply_lane_op(*op, av, bv, elem_bits, *signed);
                    Self::set_lane(&mut result, lane, elem_bits, rv);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VWidenMul {
                dst_lo,
                dst_hi,
                src1,
                src2,
                src_elem,
                signed1,
                signed2,
                acc,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let nbits = src_elem.bytes() * 8;
                let wbits = nbits * 2;
                let wide_lanes = (1024 / nbits as usize) / 2; // wide lanes per output vector
                let mut lo = if *acc {
                    Self::read_vec(ctx, *dst_lo)
                } else {
                    [0u64; 16]
                };
                let mut hi = if *acc {
                    Self::read_vec(ctx, *dst_hi)
                } else {
                    [0u64; 16]
                };
                // Sign- or zero-extend an `nbits` zero-extended lane value to i64.
                let ext = |v: u64, signed: bool| -> i64 {
                    if signed {
                        let shift = 64 - nbits;
                        ((v << shift) as i64) >> shift
                    } else {
                        v as i64
                    }
                };
                for i in 0..wide_lanes {
                    let even = i as u8 * 2;
                    let odd = even + 1;
                    let pe = ext(Self::get_lane(&a, even, nbits), *signed1)
                        .wrapping_mul(ext(Self::get_lane(&b, even, nbits), *signed2));
                    let po = ext(Self::get_lane(&a, odd, nbits), *signed1)
                        .wrapping_mul(ext(Self::get_lane(&b, odd, nbits), *signed2));
                    let ae = if *acc {
                        Self::get_lane(&lo, i as u8, wbits) as i64
                    } else {
                        0
                    };
                    let ao = if *acc {
                        Self::get_lane(&hi, i as u8, wbits) as i64
                    } else {
                        0
                    };
                    Self::set_lane(&mut lo, i as u8, wbits, ae.wrapping_add(pe) as u64);
                    Self::set_lane(&mut hi, i as u8, wbits, ao.wrapping_add(po) as u64);
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VWidenAddSub {
                dst_lo,
                dst_hi,
                src1,
                src2,
                src_elem,
                signed1,
                signed2,
                sub,
                acc,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let nbits = src_elem.bytes() * 8;
                let wbits = nbits * 2;
                let wide_lanes = (1024 / nbits as usize) / 2; // wide lanes per output vector
                let mut lo = if *acc {
                    Self::read_vec(ctx, *dst_lo)
                } else {
                    [0u64; 16]
                };
                let mut hi = if *acc {
                    Self::read_vec(ctx, *dst_hi)
                } else {
                    [0u64; 16]
                };
                // Sign- or zero-extend an `nbits` zero-extended lane value to i64.
                let ext = |v: u64, signed: bool| -> i64 {
                    if signed {
                        let shift = 64 - nbits;
                        ((v << shift) as i64) >> shift
                    } else {
                        v as i64
                    }
                };
                let combine = |x: i64, y: i64| -> i64 {
                    if *sub {
                        x.wrapping_sub(y)
                    } else {
                        x.wrapping_add(y)
                    }
                };
                for i in 0..wide_lanes {
                    let even = i as u8 * 2;
                    let odd = even + 1;
                    let re = combine(
                        ext(Self::get_lane(&a, even, nbits), *signed1),
                        ext(Self::get_lane(&b, even, nbits), *signed2),
                    );
                    let ro = combine(
                        ext(Self::get_lane(&a, odd, nbits), *signed1),
                        ext(Self::get_lane(&b, odd, nbits), *signed2),
                    );
                    let ae = if *acc {
                        // sign-extend the existing wide lane so accumulate wraps signed
                        let v = Self::get_lane(&lo, i as u8, wbits);
                        let s = 64 - wbits;
                        ((v << s) as i64) >> s
                    } else {
                        0
                    };
                    let ao = if *acc {
                        let v = Self::get_lane(&hi, i as u8, wbits);
                        let s = 64 - wbits;
                        ((v << s) as i64) >> s
                    } else {
                        0
                    };
                    Self::set_lane(&mut lo, i as u8, wbits, ae.wrapping_add(re) as u64);
                    Self::set_lane(&mut hi, i as u8, wbits, ao.wrapping_add(ro) as u64);
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VLaneUnary {
                dst,
                src,
                elem,
                lanes,
                op,
                signed,
            } => {
                let a = Self::read_vec(ctx, *src);
                let elem_bits = elem.bytes() * 8;
                let mask: u64 = if elem_bits >= 64 {
                    u64::MAX
                } else {
                    (1u64 << elem_bits) - 1
                };
                // Sign-extend a zero-extended `elem_bits` lane value to i64.
                let sx = |v: u64| -> i64 {
                    if elem_bits >= 64 {
                        v as i64
                    } else {
                        let shift = 64 - elem_bits;
                        ((v << shift) as i64) >> shift
                    }
                };
                let smax: i64 = if elem_bits >= 64 {
                    i64::MAX
                } else {
                    (1i64 << (elem_bits - 1)) - 1
                };
                let mut result = [0u64; 16];
                for lane in 0..*lanes {
                    let av = Self::get_lane(&a, lane, elem_bits);
                    let rv: u64 = match op {
                        // Not
                        0 => !av,
                        // Abs (wrapping: MIN -> MIN)
                        1 => (sx(av).wrapping_abs()) as u64,
                        // AbsSat: clamp |a| to the signed max (MIN -> MAX)
                        2 => {
                            let s = sx(av);
                            // wrapping_abs of MIN stays MIN (negative); clamp via i128
                            ((s as i128).abs().min(smax as i128)) as u64
                        }
                        // Clz within the elem-wide lane
                        3 => {
                            let v = av & mask;
                            (v << (64 - elem_bits)).leading_zeros() as u64
                        }
                        // Popcount of the elem-wide lane
                        4 => (av & mask).count_ones() as u64,
                        // NormAmt: max(clz(a), clz(!a)) - 1 within the lane
                        5 => {
                            let v = (av & mask) << (64 - elem_bits);
                            let nv = (!av & mask) << (64 - elem_bits);
                            let n = v.leading_zeros().max(nv.leading_zeros());
                            (n - 1) as u64
                        }
                        // Neg (two's complement)
                        6 => sx(av).wrapping_neg() as u64,
                        // Clb: count leading sign bits = max(clz, clo) capped at
                        // the element width, on the left-justified lane value.
                        7 => {
                            let lj = (av & mask) << (64 - elem_bits);
                            let zeros = lj.leading_zeros().min(elem_bits);
                            let ones = lj.leading_ones().min(elem_bits);
                            zeros.max(ones) as u64
                        }
                        _ => av,
                    };
                    let _ = signed;
                    Self::set_lane(&mut result, lane, elem_bits, rv & mask);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VNavg {
                dst,
                src1,
                src2,
                elem,
                lanes,
                signed,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let elem_bits = elem.bytes() * 8;
                let mask: u64 = if elem_bits >= 64 {
                    u64::MAX
                } else {
                    (1u64 << elem_bits) - 1
                };
                let ext = |v: u64| -> i64 {
                    if *signed {
                        if elem_bits >= 64 {
                            v as i64
                        } else {
                            let shift = 64 - elem_bits;
                            ((v << shift) as i64) >> shift
                        }
                    } else {
                        (v & mask) as i64
                    }
                };
                let mut result = [0u64; 16];
                for lane in 0..*lanes {
                    let av = ext(Self::get_lane(&a, lane, elem_bits));
                    let bv = ext(Self::get_lane(&b, lane, elem_bits));
                    let r = (av.wrapping_sub(bv)) >> 1; // arithmetic, like sem `>> 1`
                    Self::set_lane(&mut result, lane, elem_bits, (r as u64) & mask);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VShiftAcc {
                dst,
                src,
                amount,
                shift,
                elem,
                lanes,
            } => {
                let amt = match amount {
                    SrcOperand::Imm(val) => *val as u32,
                    SrcOperand::Reg(reg) => ctx.read_vreg(*reg) as u32,
                    _ => 0,
                };
                let elem_bits = elem.bytes() * 8;
                let mask = if elem_bits >= 64 {
                    u64::MAX
                } else {
                    (1u64 << elem_bits) - 1
                };
                let sh = amt % elem_bits;
                let src_val = Self::read_vec(ctx, *src);
                let mut result = Self::read_vec(ctx, *dst);
                for lane in 0..*lanes {
                    let val = Self::get_lane(&src_val, lane, elem_bits);
                    let shifted = match shift {
                        ShiftOp::Lsl => (val << sh) & mask,
                        ShiftOp::Lsr => (val >> sh) & mask,
                        ShiftOp::Asr => {
                            let sv = if elem_bits >= 64 {
                                val as i64
                            } else {
                                let s = 64 - elem_bits;
                                ((val << s) as i64) >> s
                            };
                            ((sv >> sh) as u64) & mask
                        }
                        _ => val & mask,
                    };
                    let prev = Self::get_lane(&result, lane, elem_bits);
                    Self::set_lane(&mut result, lane, elem_bits, prev.wrapping_add(shifted) & mask);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VLut16 {
                dst_lo,
                dst_hi,
                src_idx,
                table,
                sel,
                nomatch,
                oracc,
            } => {
                let vu = Self::read_vec(ctx, *src_idx);
                let vv = Self::read_vec(ctx, *table);
                let sel_v = match sel {
                    SrcOperand::Imm(v) => *v as u32,
                    SrcOperand::Reg(r) => ctx.read_vreg(*r) as u32,
                    _ => 0,
                };
                let matchval = (sel_v & 0xF) as u8;
                let oh = ((sel_v >> 1) & 0x1) as u8;
                let mut lo = if *oracc { Self::read_vec(ctx, *dst_lo) } else { [0u64; 16] };
                let mut hi = if *oracc { Self::read_vec(ctx, *dst_hi) } else { [0u64; 16] };
                let look = |idx: u8| -> u16 {
                    if *nomatch {
                        let k = ((idx & 0x0F) | (matchval << 4)) as usize;
                        Self::get_lane(&vv, ((k % 32) * 2) as u8 + oh, 16) as u16
                    } else if (idx & 0xF0) == (matchval << 4) {
                        let k = idx as usize;
                        Self::get_lane(&vv, ((k % 32) * 2) as u8 + oh, 16) as u16
                    } else {
                        0
                    }
                };
                for i in 0..64u8 {
                    let v_lo = look(Self::get_lane(&vu, i * 2, 8) as u8);
                    let v_hi = look(Self::get_lane(&vu, i * 2 + 1, 8) as u8);
                    if *oracc {
                        let plo = Self::get_lane(&lo, i, 16) as u16;
                        let phi = Self::get_lane(&hi, i, 16) as u16;
                        Self::set_lane(&mut lo, i, 16, (plo | v_lo) as u64);
                        Self::set_lane(&mut hi, i, 16, (phi | v_hi) as u64);
                    } else {
                        Self::set_lane(&mut lo, i, 16, v_lo as u64);
                        Self::set_lane(&mut hi, i, 16, v_hi as u64);
                    }
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VLut {
                dst,
                src_idx,
                table,
                sel,
                nomatch,
                oracc,
            } => {
                let vu = Self::read_vec(ctx, *src_idx);
                let vv = Self::read_vec(ctx, *table);
                let sel_v = match sel {
                    SrcOperand::Imm(v) => *v as u32,
                    SrcOperand::Reg(r) => ctx.read_vreg(*r) as u32,
                    _ => 0,
                };
                let matchval = (sel_v & 0x7) as u8;
                let oh = ((sel_v >> 1) & 0x1) as u8;
                let mut out = if *oracc { Self::read_vec(ctx, *dst) } else { [0u64; 16] };
                for i in 0..128u8 {
                    let idx = Self::get_lane(&vu, i, 8) as u8;
                    let val: u8 = if *nomatch {
                        let lut_idx = ((idx & 0x1f) | (matchval << 5)) as usize;
                        Self::get_lane(&vv, ((lut_idx % 64) * 2) as u8 + oh, 8) as u8
                    } else if (idx & 0xe0) == (matchval << 5) {
                        let lut_idx = idx as usize;
                        Self::get_lane(&vv, ((lut_idx % 64) * 2) as u8 + oh, 8) as u8
                    } else {
                        0
                    };
                    if *oracc {
                        let prev = Self::get_lane(&out, i, 8) as u8;
                        Self::set_lane(&mut out, i, 8, (prev | val) as u64);
                    } else {
                        Self::set_lane(&mut out, i, 8, val as u64);
                    }
                }
                Self::write_vec(ctx, *dst, out);
            }

            OpKind::VDelta {
                dst,
                src,
                control,
                ascending,
            } => {
                let mut cur = Self::read_vec(ctx, *src);
                let ctrl = Self::read_vec(ctx, *control);
                let mut offsets = [1u8, 2, 4, 8, 16, 32, 64];
                if !*ascending {
                    offsets.reverse();
                }
                for &offset in offsets.iter() {
                    let off = offset as usize;
                    let prev = cur;
                    for k in 0..128usize {
                        let cb = Self::get_lane(&ctrl, k as u8, 8);
                        let src_k = if cb & (off as u64) != 0 { (k ^ off) as u8 } else { k as u8 };
                        Self::set_lane(&mut cur, k as u8, 8, Self::get_lane(&prev, src_k, 8));
                    }
                }
                Self::write_vec(ctx, *dst, cur);
            }

            OpKind::VShuffVdd {
                dst_lo,
                dst_hi,
                src_lo,
                src_hi,
                amount,
            } => {
                let mut lo = Self::read_vec(ctx, *src_lo);
                let mut hi = Self::read_vec(ctx, *src_hi);
                let rt = match amount {
                    SrcOperand::Imm(v) => *v as usize,
                    SrcOperand::Reg(r) => ctx.read_vreg(*r) as usize,
                    _ => 0,
                };
                let mut offset = 1usize;
                while offset < 128 {
                    if rt & offset != 0 {
                        for k in 0..128usize {
                            if k & offset == 0 {
                                let a = Self::get_lane(&hi, k as u8, 8);
                                let b = Self::get_lane(&lo, (k + offset) as u8, 8);
                                Self::set_lane(&mut hi, k as u8, 8, b);
                                Self::set_lane(&mut lo, (k + offset) as u8, 8, a);
                            }
                        }
                    }
                    offset <<= 1;
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VDealB4W { dst, src1, src2 } => {
                let u = Self::read_vec(ctx, *src1);
                let v = Self::read_vec(ctx, *src2);
                let mut result = [0u64; 16];
                for i in 0..32u8 {
                    Self::set_lane(&mut result, i, 8, Self::get_lane(&v, i * 4, 8));
                    Self::set_lane(&mut result, 32 + i, 8, Self::get_lane(&v, i * 4 + 2, 8));
                    Self::set_lane(&mut result, 64 + i, 8, Self::get_lane(&u, i * 4, 8));
                    Self::set_lane(&mut result, 96 + i, 8, Self::get_lane(&u, i * 4 + 2, 8));
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VAlign {
                dst,
                src1,
                src2,
                amount,
                left,
            } => {
                let amt = match amount {
                    SrcOperand::Imm(v) => *v as usize,
                    SrcOperand::Reg(r) => ctx.read_vreg(*r) as usize,
                    _ => 0,
                };
                let shift = if *left { 128 - (amt & 127) } else { amt & 127 };
                let u = Self::read_vec(ctx, *src1);
                let v = Self::read_vec(ctx, *src2);
                let mut result = [0u64; 16];
                for i in 0..128u8 {
                    let j = i as usize + shift;
                    let byte = if j < 128 {
                        Self::get_lane(&v, j as u8, 8)
                    } else {
                        Self::get_lane(&u, (j - 128) as u8, 8)
                    };
                    Self::set_lane(&mut result, i, 8, byte);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VShuffle2 {
                dst,
                src,
                elem,
                deal,
            } => {
                let s = Self::read_vec(ctx, *src);
                let nbits = elem.bytes() * 8;
                let total = (1024 / nbits) as u8;
                let half = total / 2;
                let mut result = [0u64; 16];
                for i in 0..half {
                    if *deal {
                        Self::set_lane(&mut result, i, nbits, Self::get_lane(&s, i * 2, nbits));
                        Self::set_lane(
                            &mut result,
                            i + half,
                            nbits,
                            Self::get_lane(&s, i * 2 + 1, nbits),
                        );
                    } else {
                        Self::set_lane(&mut result, i * 2, nbits, Self::get_lane(&s, i, nbits));
                        Self::set_lane(
                            &mut result,
                            i * 2 + 1,
                            nbits,
                            Self::get_lane(&s, i + half, nbits),
                        );
                    }
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VShuffleEO {
                dst,
                src1,
                src2,
                elem,
                odd,
            } => {
                let u = Self::read_vec(ctx, *src1);
                let v = Self::read_vec(ctx, *src2);
                let nbits = elem.bytes() * 8;
                let total = (1024 / nbits) as u8;
                let half = total / 2;
                let parity = if *odd { 1 } else { 0 };
                let mut result = [0u64; 16];
                for i in 0..half {
                    let sel = i * 2 + parity;
                    Self::set_lane(&mut result, i * 2, nbits, Self::get_lane(&v, sel, nbits));
                    Self::set_lane(
                        &mut result,
                        i * 2 + 1,
                        nbits,
                        Self::get_lane(&u, sel, nbits),
                    );
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VPack {
                dst,
                src1,
                src2,
                elem,
                odd,
            } => {
                let u = Self::read_vec(ctx, *src1);
                let v = Self::read_vec(ctx, *src2);
                let nbits = elem.bytes() * 8;
                let total = (1024 / nbits) as u8;
                let half = total / 2;
                let parity = if *odd { 1 } else { 0 };
                let mut result = [0u64; 16];
                for i in 0..half {
                    let sel = i * 2 + parity;
                    Self::set_lane(&mut result, i, nbits, Self::get_lane(&v, sel, nbits));
                    Self::set_lane(&mut result, i + half, nbits, Self::get_lane(&u, sel, nbits));
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VPackSat {
                dst,
                src1,
                src2,
                src_elem,
                to_unsigned,
            } => {
                let u = Self::read_vec(ctx, *src1);
                let v = Self::read_vec(ctx, *src2);
                let wbits = src_elem.bytes() * 8;
                let nbits = wbits / 2;
                let wide_lanes = (1024 / wbits) as u8;
                let (lo_b, hi_b) = if *to_unsigned {
                    (0i64, ((1i64 << nbits) - 1))
                } else {
                    (-(1i64 << (nbits - 1)), (1i64 << (nbits - 1)) - 1)
                };
                let sat = |raw: u64| -> u64 {
                    let sh = 64 - wbits;
                    let sv = ((raw << sh) as i64) >> sh; // sign-extend wide source
                    sv.clamp(lo_b, hi_b) as u64
                };
                let mut result = [0u64; 16];
                for i in 0..wide_lanes {
                    Self::set_lane(&mut result, i, nbits, sat(Self::get_lane(&v, i, wbits)));
                    Self::set_lane(
                        &mut result,
                        i + wide_lanes,
                        nbits,
                        sat(Self::get_lane(&u, i, wbits)),
                    );
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VWidenExt {
                dst_lo,
                dst_hi,
                src,
                src_elem,
                signed,
                interleave,
            } => {
                let s = Self::read_vec(ctx, *src);
                let nbits = src_elem.bytes() * 8;
                let wbits = nbits * 2;
                let wide_lanes = (1024 / wbits) as u8; // wide lanes per output vector
                let ext = |raw: u64| -> u64 {
                    if *signed {
                        let sh = 64 - nbits;
                        (((raw << sh) as i64) >> sh) as u64
                    } else {
                        raw
                    }
                };
                let mut lo = [0u64; 16];
                let mut hi = [0u64; 16];
                for i in 0..wide_lanes {
                    let (lo_idx, hi_idx) = if *interleave {
                        (i * 2, i * 2 + 1)
                    } else {
                        (i, i + wide_lanes)
                    };
                    Self::set_lane(&mut lo, i, wbits, ext(Self::get_lane(&s, lo_idx, nbits)));
                    Self::set_lane(&mut hi, i, wbits, ext(Self::get_lane(&s, hi_idx, nbits)));
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VCmpToQ {
                dst,
                src1,
                src2,
                cond,
                elem,
                lanes,
                accumulate,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let nbits = elem.bytes() * 8;
                let ebytes = elem.bytes() as usize;
                let sext = |v: u64| -> i64 {
                    let sh = 64 - nbits;
                    ((v << sh) as i64) >> sh
                };
                let mut q = [0u64; 16];
                for lane in 0..*lanes {
                    let av = Self::get_lane(&a, lane, nbits);
                    let bv = Self::get_lane(&b, lane, nbits);
                    let t = match cond {
                        VecCmpCond::Eq => av == bv,
                        VecCmpCond::Ne => av != bv,
                        VecCmpCond::Gt => sext(av) > sext(bv),
                        VecCmpCond::Ge => sext(av) >= sext(bv),
                        VecCmpCond::Lt => sext(av) < sext(bv),
                        VecCmpCond::Le => sext(av) <= sext(bv),
                        VecCmpCond::Gtu => av > bv,
                        VecCmpCond::Geu => av >= bv,
                        VecCmpCond::Ltu => av < bv,
                        VecCmpCond::Leu => av <= bv,
                    };
                    if t {
                        for byte in 0..ebytes {
                            let bit = lane as usize * ebytes + byte;
                            q[bit >> 6] |= 1u64 << (bit & 63);
                        }
                    }
                }
                // Accumulating compares combine the new mask into the existing Q.
                if let Some(combine) = accumulate {
                    let prev = Self::read_vec(ctx, *dst);
                    for w in 0..2 {
                        q[w] = match combine {
                            VLaneOp::And => prev[w] & q[w],
                            VLaneOp::Or => prev[w] | q[w],
                            VLaneOp::Xor => prev[w] ^ q[w],
                            _ => q[w],
                        };
                    }
                }
                Self::write_vec(ctx, *dst, q);
            }

            OpKind::VQFromVAndR { dst, src1, src2, oracc } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                // vandvrt_acc OR-accumulates into the existing dst Q; otherwise
                // overwrite (start from a clean Q).
                let mut q = if *oracc {
                    Self::read_vec(ctx, *dst)
                } else {
                    [0u64; 16]
                };
                for byte in 0..128usize {
                    let av = Self::get_lane(&a, byte as u8, 8);
                    let bv = Self::get_lane(&b, byte as u8, 8);
                    if (av & bv) != 0 {
                        q[byte >> 6] |= 1u64 << (byte & 63);
                    }
                }
                Self::write_vec(ctx, *dst, q);
            }

            OpKind::VMaskZero {
                dst,
                mask_q,
                src,
                negate,
                oracc,
            } => {
                let m = Self::read_vec(ctx, *mask_q);
                let s = Self::read_vec(ctx, *src);
                // vandqrt_acc OR-accumulates the gated bytes into the existing
                // dst; the plain forms overwrite (unselected bytes -> 0).
                let mut result = if *oracc {
                    Self::read_vec(ctx, *dst)
                } else {
                    [0u64; 16]
                };
                for byte in 0..128usize {
                    let bit = (m[byte >> 6] >> (byte & 63)) & 1 != 0;
                    if bit ^ *negate {
                        let sv = Self::get_lane(&s, byte as u8, 8);
                        if *oracc {
                            let prev = Self::get_lane(&result, byte as u8, 8);
                            Self::set_lane(&mut result, byte as u8, 8, prev | sv);
                        } else {
                            Self::set_lane(&mut result, byte as u8, 8, sv);
                        }
                    }
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VLaneCond {
                dst,
                src,
                mask_q,
                elem,
                lanes,
                sub,
                negate,
            } => {
                let x = Self::read_vec(ctx, *dst);
                let u = Self::read_vec(ctx, *src);
                let m = Self::read_vec(ctx, *mask_q);
                let elem_bits = elem.bytes() * 8;
                let ebytes = elem.bytes() as usize;
                let mut result = x;
                for lane in 0..*lanes {
                    let a = Self::get_lane(&x, lane, elem_bits);
                    let b = Self::get_lane(&u, lane, elem_bits);
                    let r = if *sub {
                        a.wrapping_sub(b)
                    } else {
                        a.wrapping_add(b)
                    };
                    let rb = r.to_le_bytes();
                    let base = lane as usize * ebytes;
                    // Per-byte select: each Q bit covering this lane's bytes
                    // chooses op-result vs unchanged dst (fCONDMASK{8,16,32}).
                    for byte in 0..ebytes {
                        let bidx = base + byte;
                        let qb = (m[bidx >> 6] >> (bidx & 63)) & 1 != 0;
                        if qb ^ *negate {
                            Self::set_lane(&mut result, bidx as u8, 8, rb[byte] as u64);
                        }
                    }
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VCarry {
                dst,
                src1,
                src2,
                q_inout,
                sub,
                has_cin,
                cin0,
                has_cout,
                sat,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let qin = if *has_cin {
                    Self::read_vec(ctx, *q_inout)
                } else {
                    [0u64; 16]
                };
                let mut out = [0u64; 16];
                let mut qout = [0u64; 16];
                for i in 0..32usize {
                    let av = Self::get_lane(&a, i as u8, 32) as u32;
                    let bv0 = Self::get_lane(&b, i as u8, 32) as u32;
                    let bv = if *sub { !bv0 } else { bv0 };
                    let cin = if *has_cin {
                        let bit = i * 4;
                        ((qin[bit >> 6] >> (bit & 63)) & 1) as u32
                    } else {
                        *cin0 as u32
                    };
                    if *sat {
                        // vaddcarrysat: signed sat_32 of Vu + Vv + cin (no
                        // carry-out). `sub` is never set for the sat form.
                        let s = av as i32 as i64 + bv0 as i32 as i64 + cin as i64;
                        let clamped = s.clamp(i32::MIN as i64, i32::MAX as i64) as u32;
                        Self::set_lane(&mut out, i as u8, 32, clamped as u64);
                    } else {
                        let full = av as u64 + bv as u64 + cin as u64;
                        Self::set_lane(&mut out, i as u8, 32, full & 0xffff_ffff);
                        let carry = (full >> 32) != 0;
                        if *has_cout {
                            for byte in 0..4 {
                                let bit = i * 4 + byte;
                                if carry {
                                    qout[bit >> 6] |= 1u64 << (bit & 63);
                                }
                            }
                        }
                    }
                }
                Self::write_vec(ctx, *dst, out);
                if *has_cout {
                    Self::write_vec(ctx, *q_inout, qout);
                }
            }

            OpKind::VSwap {
                dst_lo,
                dst_hi,
                mask_q,
                src1,
                src2,
            } => {
                let m = Self::read_vec(ctx, *mask_q);
                let u = Self::read_vec(ctx, *src1);
                let v = Self::read_vec(ctx, *src2);
                let mut lo = [0u64; 16];
                let mut hi = [0u64; 16];
                for byte in 0..128usize {
                    let qb = (m[byte >> 6] >> (byte & 63)) & 1 != 0;
                    let uv = Self::get_lane(&u, byte as u8, 8);
                    let vv = Self::get_lane(&v, byte as u8, 8);
                    if qb {
                        Self::set_lane(&mut lo, byte as u8, 8, uv);
                        Self::set_lane(&mut hi, byte as u8, 8, vv);
                    } else {
                        Self::set_lane(&mut lo, byte as u8, 8, vv);
                        Self::set_lane(&mut hi, byte as u8, 8, uv);
                    }
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            // HVX vshufoeb/vshufoeh: even shuffle -> dst_lo, odd shuffle -> dst_hi.
            // out_lo[2i]=src2[2i], out_lo[2i+1]=src1[2i]; out_hi uses sub-lane 2i+1.
            OpKind::VShuffleEOPair {
                dst_lo,
                dst_hi,
                src1,
                src2,
                elem,
            } => {
                let u = Self::read_vec(ctx, *src1);
                let v = Self::read_vec(ctx, *src2);
                let nbits = elem.bytes() * 8;
                let total = (1024 / nbits) as u8;
                let half = total / 2;
                let mut lo = [0u64; 16];
                let mut hi = [0u64; 16];
                for i in 0..half {
                    let e = i * 2;
                    let o = i * 2 + 1;
                    Self::set_lane(&mut lo, i * 2, nbits, Self::get_lane(&v, e, nbits));
                    Self::set_lane(&mut lo, i * 2 + 1, nbits, Self::get_lane(&u, e, nbits));
                    Self::set_lane(&mut hi, i * 2, nbits, Self::get_lane(&v, o, nbits));
                    Self::set_lane(&mut hi, i * 2 + 1, nbits, Self::get_lane(&u, o, nbits));
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            // HVX in-place dual-register byte shuffle/deal: swap Vy.b[k] <-> Vx.b[k+offset].
            OpKind::VShuffleDeal {
                dst_y,
                dst_x,
                amount,
                deal,
            } => {
                let mut vy = Self::read_vec(ctx, *dst_y);
                let mut vx = Self::read_vec(ctx, *dst_x);
                let rt = match amount {
                    SrcOperand::Imm(v) => *v as usize,
                    SrcOperand::Reg(r) => ctx.read_vreg(*r) as usize,
                    _ => 0,
                };
                // shuffle: offset ascending 1..64; deal: descending 64..1.
                let offsets: [usize; 7] = if *deal {
                    [64, 32, 16, 8, 4, 2, 1]
                } else {
                    [1, 2, 4, 8, 16, 32, 64]
                };
                for &offset in offsets.iter() {
                    if rt & offset != 0 {
                        for k in 0..128usize {
                            if k & offset == 0 {
                                let a = Self::get_lane(&vy, k as u8, 8);
                                let b = Self::get_lane(&vx, (k + offset) as u8, 8);
                                Self::set_lane(&mut vy, k as u8, 8, b);
                                Self::set_lane(&mut vx, (k + offset) as u8, 8, a);
                            }
                        }
                    }
                }
                Self::write_vec(ctx, *dst_y, vy);
                Self::write_vec(ctx, *dst_x, vx);
            }

            // HVX vdealvdd: deal-direction byte swap network over a pair (lo=Vv, hi=Vu).
            OpKind::VDealVdd {
                dst_lo,
                dst_hi,
                src_lo,
                src_hi,
                amount,
            } => {
                let mut lo = Self::read_vec(ctx, *src_lo);
                let mut hi = Self::read_vec(ctx, *src_hi);
                let rt = match amount {
                    SrcOperand::Imm(v) => *v as usize,
                    SrcOperand::Reg(r) => ctx.read_vreg(*r) as usize,
                    _ => 0,
                };
                let mut offset = 64usize;
                while offset > 0 {
                    if rt & offset != 0 {
                        for k in 0..128usize {
                            if k & offset == 0 {
                                let a = Self::get_lane(&hi, k as u8, 8);
                                let b = Self::get_lane(&lo, (k + offset) as u8, 8);
                                Self::set_lane(&mut hi, k as u8, 8, b);
                                Self::set_lane(&mut lo, (k + offset) as u8, 8, a);
                            }
                        }
                    }
                    offset >>= 1;
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            // HVX vunpackob/oh: Vxx.<2w>[i] |= ZE(Vu.<w>[i]) << nbits (sequential split).
            OpKind::VUnpackOAcc {
                dst_lo,
                dst_hi,
                src,
                src_elem,
            } => {
                let s = Self::read_vec(ctx, *src);
                let nbits = src_elem.bytes() * 8;
                let wbits = nbits * 2;
                let total = (1024 / nbits as usize); // narrow lanes total
                let half = (total / 2) as u8;
                let mut lo = Self::read_vec(ctx, *dst_lo);
                let mut hi = Self::read_vec(ctx, *dst_hi);
                for i in 0..total as u8 {
                    let add = Self::get_lane(&s, i, nbits) << nbits;
                    if i < half {
                        let cur = Self::get_lane(&lo, i, wbits);
                        Self::set_lane(&mut lo, i, wbits, cur | add);
                    } else {
                        let cur = Self::get_lane(&hi, i - half, wbits);
                        Self::set_lane(&mut hi, i - half, wbits, cur | add);
                    }
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            // HVX vinsertwr: Vx.w[0] = Rt (other words preserved).
            OpKind::VInsertWordR { dst, scalar } => {
                let mut v = Self::read_vec(ctx, *dst);
                let rt = ctx.read_vreg(*scalar) as u32 as u64;
                Self::set_lane(&mut v, 0, 32, rt);
                Self::write_vec(ctx, *dst, v);
            }

            // HVX extractw: Rd = Vu.uw[(Rs & 127) >> 2].
            OpKind::VExtractWord { dst, src, sel } => {
                let v = Self::read_vec(ctx, *src);
                let rs = ctx.read_vreg(*sel) as u32;
                let idx = ((rs & 127) >> 2) as u8;
                let word = Self::get_lane(&v, idx, 32);
                ctx.write_vreg(*dst, word & 0xffff_ffff);
            }

            // HVX vlut4: Vd.h[i] = Rtt.h[(Vu.uh[i] >> 14) & 3].
            OpKind::VLut4 { dst, src, table } => {
                let u = Self::read_vec(ctx, *src);
                let rtt = ctx.read_vreg(*table);
                let mut out = [0u64; 16];
                for i in 0..64u8 {
                    let sel = (Self::get_lane(&u, i, 16) >> 14) & 3;
                    let entry = (rtt >> (sel * 16)) & 0xffff;
                    Self::set_lane(&mut out, i, 16, entry);
                }
                Self::write_vec(ctx, *dst, out);
            }

            // HVX vrotr: Vd.uw[i] = rotate_right(Vu.uw[i], Vv.uw[i] & 0x1f).
            OpKind::VRotr { dst, src, amount } => {
                let u = Self::read_vec(ctx, *src);
                let v = Self::read_vec(ctx, *amount);
                let mut out = [0u64; 16];
                for i in 0..32u8 {
                    let amt = (Self::get_lane(&v, i, 32) & 0x1f) as u32;
                    let val = Self::get_lane(&u, i, 32) as u32;
                    Self::set_lane(&mut out, i, 32, val.rotate_right(amt) as u64);
                }
                Self::write_vec(ctx, *dst, out);
            }

            // HVX vaddububb_sat/vsubububb_sat: Vd.ub = sat_u8(Vu.ub +/- Vv.b).
            OpKind::VAddSubMixedSat { dst, src1, src2, sub } => {
                let u = Self::read_vec(ctx, *src1);
                let v = Self::read_vec(ctx, *src2);
                let mut out = [0u64; 16];
                for i in 0..128u8 {
                    let a = Self::get_lane(&u, i, 8) as i32; // unsigned byte
                    let b = Self::get_lane(&v, i, 8) as u8 as i8 as i32; // signed byte
                    let r = if *sub { a - b } else { a + b };
                    let s = r.clamp(0, 255) as u64;
                    Self::set_lane(&mut out, i, 8, s);
                }
                Self::write_vec(ctx, *dst, out);
            }

            // HVX vsetq / vsetq2: build a Q vector predicate from a scalar length.
            OpKind::VSetPredQ { dst, scalar, v2 } => {
                let rt = ctx.read_vreg(*scalar) as u32;
                let mut q = [0u64; 16];
                if *v2 {
                    // vsetq2: set bits 0..=((Rt-1) & 127) (Rt==0 -> all 128).
                    let last = (rt.wrapping_sub(1) & 127) as usize;
                    for i in 0..=last {
                        q[i >> 6] |= 1u64 << (i & 63);
                    }
                } else {
                    // vsetq: set the low (Rt & 127) bits.
                    let n = (rt & 127) as usize;
                    for i in 0..n {
                        q[i >> 6] |= 1u64 << (i & 63);
                    }
                }
                Self::write_vec(ctx, *dst, q);
            }

            // HVX shuffeqh/shuffeqw: Q-predicate shrink/shuffle.
            OpKind::VShuffEqQ { dst, src1, src2, stride } => {
                let qs = Self::read_vec(ctx, *src1);
                let qt = Self::read_vec(ctx, *src2);
                let qbit = |q: &VecValue, i: usize| (q[i >> 6] >> (i & 63)) & 1 != 0;
                let st = *stride as usize;
                let mut q = [0u64; 16];
                for i in 0..128usize {
                    let bit = if i & st != 0 {
                        qbit(&qs, i - st)
                    } else {
                        qbit(&qt, i)
                    };
                    if bit {
                        q[i >> 6] |= 1u64 << (i & 63);
                    }
                }
                Self::write_vec(ctx, *dst, q);
            }

            // HVX vmpahhsat/vmpauhuhsat/vmpsuhuhsat: saturating halfword mpa pair-scalar.
            OpKind::VMpaHhSat {
                dst,
                src,
                table,
                signed_u,
                signed_t,
                shl,
                sub,
            } => {
                let vx = Self::read_vec(ctx, *dst);
                let vu = Self::read_vec(ctx, *src);
                let rtt = ctx.read_vreg(*table);
                let mut out = [0u64; 16];
                for i in 0..64u8 {
                    let x = Self::get_lane(&vx, i, 16) as u16 as i16 as i64; // Vx.h signed
                    let raw = Self::get_lane(&vu, i, 16) as u16;
                    let u = if *signed_u {
                        raw as i16 as i64
                    } else {
                        raw as i64
                    };
                    let idx = ((raw >> 14) & 3) as u64;
                    let t_raw = ((rtt >> (idx * 16)) & 0xffff) as u16;
                    let t = if *signed_t {
                        t_raw as i16 as i64
                    } else {
                        t_raw as i64
                    };
                    let addend = t << 15;
                    // vmps subtracts the scalar term; vmpa adds it.
                    let prod = ((x * u) << *shl) + if *sub { -addend } else { addend };
                    let r = (prod >> 16).clamp(-(1i64 << 15), (1i64 << 15) - 1);
                    Self::set_lane(&mut out, i, 16, r as u64 & 0xffff);
                }
                Self::write_vec(ctx, *dst, out);
            }

            // HVX vmpyhsat_acc: Vxx.w[i] += sat32(Vu.h[2i/2i+1] * Rt.h[0/1]).
            OpKind::VMpyHsatAcc { dst_lo, dst_hi, src, scalar } => {
                let vu = Self::read_vec(ctx, *src);
                let rt = ctx.read_vreg(*scalar) as u32;
                let rt0 = (rt & 0xffff) as u16 as i16 as i64;
                let rt1 = ((rt >> 16) & 0xffff) as u16 as i16 as i64;
                let mut lo = Self::read_vec(ctx, *dst_lo);
                let mut hi = Self::read_vec(ctx, *dst_hi);
                let smin = -(1i64 << 31);
                let smax = (1i64 << 31) - 1;
                for i in 0..32u8 {
                    let p0 = (Self::get_lane(&vu, 2 * i, 16) as u16 as i16 as i64) * rt0;
                    let p1 = (Self::get_lane(&vu, 2 * i + 1, 16) as u16 as i16 as i64) * rt1;
                    let a0 = Self::get_lane(&lo, i, 32) as u32 as i32 as i64;
                    let a1 = Self::get_lane(&hi, i, 32) as u32 as i32 as i64;
                    let s0 = (a0 + p0).clamp(smin, smax);
                    let s1 = (a1 + p1).clamp(smin, smax);
                    Self::set_lane(&mut lo, i, 32, s0 as u64 & 0xffff_ffff);
                    Self::set_lane(&mut hi, i, 32, s1 as u64 & 0xffff_ffff);
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            // HVX vasr_into: shift Vu.w into the running accumulator pair Vxx.
            OpKind::VAsrInto { dst_lo, dst_hi, src, amount } => {
                let vu = Self::read_vec(ctx, *src);
                let vv = Self::read_vec(ctx, *amount);
                let mut x0 = Self::read_vec(ctx, *dst_lo); // Vxx.v[0]
                let mut x1 = Self::read_vec(ctx, *dst_hi); // Vxx.v[1]
                for i in 0..32u8 {
                    // fSE32_64(Vu.w[i]) << 32 — Vu.w is SIGN-extended in the sem.
                    let shift = ((Self::get_lane(&vu, i, 32) as u32 as i32 as i64) << 32) as i64;
                    let xlo = Self::get_lane(&x0, i, 32) as u32 as i64; // ZE lo
                    // SE hi: (fSE32_64(x0.w[i]) << 32) | ZE lo (matches sem's get_w<<32).
                    let xhi = (Self::get_lane(&x0, i, 32) as u32 as i32 as i64) << 32;
                    let mask = xhi | xlo;
                    let lomask: i64 = (1i64 << 32) - 1;
                    let vvw = Self::get_lane(&vv, i, 32) as u32 as i32;
                    let count = -(0x40 & vvw) + (vvw & 0x3f);
                    let result: i64 = if count == -0x40 {
                        0
                    } else if count < 0 {
                        let n = (-count) as u32;
                        (shift << n) | (mask & (lomask << n))
                    } else {
                        let n = count as u32;
                        (shift >> n) | (mask & ((lomask as u64 >> n) as i64))
                    };
                    Self::set_lane(&mut x1, i, 32, ((result >> 32) & 0xffff_ffff) as u64);
                    Self::set_lane(&mut x0, i, 32, (result & 0xffff_ffff) as u64);
                }
                Self::write_vec(ctx, *dst_lo, x0);
                Self::write_vec(ctx, *dst_hi, x1);
            }

            // HVX v6mpy: V69 byte-matrix multiply with packed signed-10-bit coeffs.
            OpKind::V6Mpy {
                dst_lo,
                dst_hi,
                src_lo,
                src_hi,
                src2_lo,
                src2_hi,
                horizontal,
                phase,
                acc,
            } => {
                let u0 = Self::read_vec(ctx, *src_lo); // Vuu.v[0]
                let u1 = Self::read_vec(ctx, *src_hi); // Vuu.v[1]
                let cv0 = Self::read_vec(ctx, *src2_lo); // Vvv.v[0] -> c0j
                let cv1 = Self::read_vec(ctx, *src2_hi); // Vvv.v[1] -> c1j
                // unsigned byte k (0..3) of word lane i.
                let ub = |b: &VecValue, i: u8, k: u8| -> i64 {
                    (Self::get_lane(b, i * 4 + k, 8) & 0xff) as i64
                };
                // signed 10-bit coeff j (0..2) of word lane i: lo8 from ub[j], hi2 from ub[3]>>(2j).
                let coeff = |b: &VecValue, i: u8, j: u8| -> i64 {
                    let hi2 = (ub(b, i, 3) >> (2 * j)) & 3;
                    let lo8 = ub(b, i, j);
                    let v10 = (hi2 << 8) | lo8;
                    ((v10 & 0x3ff) << 54) >> 54
                };
                let terms = Self::v6mpy_terms(*horizontal, *phase);
                let mut o0 = if *acc { Self::read_vec(ctx, *dst_lo) } else { [0u64; 16] };
                let mut o1 = if *acc { Self::read_vec(ctx, *dst_hi) } else { [0u64; 16] };
                for i in 0..32u8 {
                    let c = [
                        coeff(&cv0, i, 0),
                        coeff(&cv0, i, 1),
                        coeff(&cv0, i, 2),
                        coeff(&cv1, i, 0),
                        coeff(&cv1, i, 1),
                        coeff(&cv1, i, 2),
                    ];
                    let mut s0 = if *acc {
                        Self::get_lane(&o0, i, 32) as u32 as i32 as i64
                    } else {
                        0
                    };
                    let mut s1 = if *acc {
                        Self::get_lane(&o1, i, 32) as u32 as i32 as i64
                    } else {
                        0
                    };
                    for &(vsel, byte, ci, osel) in terms {
                        let uv = if vsel == 0 { &u0 } else { &u1 };
                        let prod = ub(uv, i, byte) * c[ci as usize];
                        if osel == 0 {
                            s0 = s0.wrapping_add(prod);
                        } else {
                            s1 = s1.wrapping_add(prod);
                        }
                    }
                    Self::set_lane(&mut o0, i, 32, s0 as u64 & 0xffff_ffff);
                    Self::set_lane(&mut o1, i, 32, s1 as u64 & 0xffff_ffff);
                }
                Self::write_vec(ctx, *dst_lo, o0);
                Self::write_vec(ctx, *dst_hi, o1);
            }

            OpKind::VCondMove {
                dst_lo,
                dst_hi,
                src_lo,
                src_hi,
                pred,
                negate,
            } => {
                let p = ctx.read_vreg(*pred) & 1;
                let take = if *negate { p == 0 } else { p != 0 };
                if take {
                    let lo = Self::read_vec(ctx, *src_lo);
                    Self::write_vec(ctx, *dst_lo, lo);
                    if let Some(hi) = dst_hi {
                        let hv = Self::read_vec(ctx, *src_hi);
                        Self::write_vec(ctx, *hi, hv);
                    }
                }
                // CANCEL (no write) when the condition is false.
            }

            OpKind::VPrefixSumQ {
                dst,
                mask_q,
                elem,
                lanes,
            } => {
                let m = Self::read_vec(ctx, *mask_q);
                let elem_bits = elem.bytes() * 8;
                let ebytes = elem.bytes() as usize;
                let mut result = [0u64; 16];
                let mut acc: u64 = 0;
                for lane in 0..*lanes {
                    let base = lane as usize * ebytes;
                    for byte in 0..ebytes {
                        let bidx = base + byte;
                        acc = acc.wrapping_add((m[bidx >> 6] >> (bidx & 63)) & 1);
                    }
                    Self::set_lane(&mut result, lane, elem_bits, acc);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VBlend {
                dst,
                mask_q,
                src_true,
                src_false,
            } => {
                let m = Self::read_vec(ctx, *mask_q);
                let t = Self::read_vec(ctx, *src_true);
                let f = Self::read_vec(ctx, *src_false);
                let mut result = [0u64; 16];
                for byte in 0..128usize {
                    let bit_set = (m[byte >> 6] >> (byte & 63)) & 1 != 0;
                    let src = if bit_set { &t } else { &f };
                    Self::set_lane(
                        &mut result,
                        byte as u8,
                        8,
                        Self::get_lane(src, byte as u8, 8),
                    );
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VShiftV {
                dst,
                src,
                amount,
                elem,
                lanes,
                kind,
            } => {
                let s = Self::read_vec(ctx, *src);
                let amt = Self::read_vec(ctx, *amount);
                let nbits = elem.bytes() * 8;
                let n_amt = nbits.trailing_zeros() + 1; // 16->5, 32->6
                let mut result = [0u64; 16];
                for i in 0..*lanes {
                    let raw = Self::get_lane(&s, i, nbits);
                    // sign-extend the low n_amt bits of the amount lane.
                    let araw = Self::get_lane(&amt, i, nbits) & ((1u64 << n_amt) - 1);
                    let sh = 64 - n_amt;
                    let shamt = (((araw << sh) as i64) >> sh) as i32;
                    let sext = |v: u64| -> i64 {
                        let sh = 64 - nbits;
                        ((v << sh) as i64) >> sh
                    };
                    let out: u64 = match kind {
                        VShiftVKind::AshiftL => {
                            let sa = sext(raw);
                            if shamt >= 0 {
                                (sa << shamt) as u64
                            } else {
                                (sa >> (-shamt)) as u64
                            }
                        }
                        VShiftVKind::AshiftR => {
                            let sa = sext(raw);
                            if shamt >= 0 {
                                (sa >> shamt) as u64
                            } else {
                                (sa << (-shamt)) as u64
                            }
                        }
                        VShiftVKind::LshiftR => {
                            if shamt >= 0 {
                                raw >> shamt
                            } else {
                                raw << (-shamt)
                            }
                        }
                    };
                    Self::set_lane(&mut result, i, nbits, out);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VMulShiftSat {
                dst,
                src1,
                src2,
                src_elem,
                signed1,
                signed2,
                shift_left,
                round,
                sat_bits,
                out_shift,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let nbits = src_elem.bytes() * 8;
                let lanes = (1024 / nbits) as u8;
                let ext = |raw: u64, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - nbits;
                        ((raw << sh) as i64) >> sh
                    } else {
                        raw as i64
                    }
                };
                let mut result = [0u64; 16];
                for i in 0..lanes {
                    let mut p = ext(Self::get_lane(&a, i, nbits), *signed1)
                        .wrapping_mul(ext(Self::get_lane(&b, i, nbits), *signed2));
                    p <<= *shift_left;
                    if *round {
                        p += 1i64 << (*out_shift - 1);
                    }
                    if *sat_bits != 0 {
                        let lo = -(1i64 << (*sat_bits - 1));
                        let hi = (1i64 << (*sat_bits - 1)) - 1;
                        p = p.clamp(lo, hi);
                    }
                    Self::set_lane(&mut result, i, nbits, (p >> *out_shift) as u64);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VNarrowShiftSat {
                dst,
                src_lo,
                src_hi,
                src_elem,
                amount,
                arith,
                round,
                sat,
            } => {
                let lo_src = Self::read_vec(ctx, *src_lo);
                let hi_src = Self::read_vec(ctx, *src_hi);
                let wbits = src_elem.bytes() * 8; // wide source element bits
                let nbits = wbits / 2; // narrow output element bits
                let wide_lanes = (1024 / wbits) as u8;
                // Rt-sourced shift amounts are masked to narrow_bits-1 bits
                // (sem: `rt & 0xF` for word->half, `rt & 0x7` for half->byte);
                // immediates (vround/vsat) are used verbatim.
                let shamt: u32 = match amount {
                    SrcOperand::Reg(r) => (ctx.read_vreg(*r) as u32) & (nbits - 1),
                    SrcOperand::Imm(v) | SrcOperand::Imm64(v) => *v as u32,
                    _ => 0,
                };
                // Extend a wide lane to i64 per signedness.
                let ext = |raw: u64| -> i64 {
                    if *arith {
                        let sh = 64 - wbits;
                        ((raw << sh) as i64) >> sh
                    } else {
                        raw as i64
                    }
                };
                // Shift-round one wide lane and saturate to the narrow width.
                let narrow = |raw: u64| -> u64 {
                    let mut v = ext(raw);
                    if *round && shamt > 0 {
                        v += 1i64 << (shamt - 1);
                    }
                    v >>= shamt;
                    match sat {
                        // signed narrow
                        1 => {
                            let lo = -(1i64 << (nbits - 1));
                            let hi = (1i64 << (nbits - 1)) - 1;
                            (v.clamp(lo, hi) as u64) & ((1u64 << nbits) - 1)
                        }
                        // unsigned narrow
                        2 => {
                            let hi = (1i64 << nbits) - 1;
                            (v.clamp(0, hi) as u64) & ((1u64 << nbits) - 1)
                        }
                        // truncate
                        _ => (v as u64) & ((1u64 << nbits) - 1),
                    }
                };
                let mut result = [0u64; 16];
                for i in 0..wide_lanes {
                    // even/low sub-lane <- src_lo (Vv); odd/high <- src_hi (Vu)
                    Self::set_lane(&mut result, 2 * i, nbits, narrow(Self::get_lane(&lo_src, i, wbits)));
                    Self::set_lane(
                        &mut result,
                        2 * i + 1,
                        nbits,
                        narrow(Self::get_lane(&hi_src, i, wbits)),
                    );
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VSatDW { dst, src_lo, src_hi } => {
                let lo = Self::read_vec(ctx, *src_lo);
                let hi = Self::read_vec(ctx, *src_hi);
                let mut result = [0u64; 16];
                for i in 0..32u8 {
                    let h = Self::get_lane(&hi, i, 32) as i32 as i64; // sign-extended high word
                    let l = Self::get_lane(&lo, i, 32); // zero-extended low word
                    let val = (h << 32) | (l as i64);
                    let s = val.clamp(i32::MIN as i64, i32::MAX as i64) as i32 as u32;
                    Self::set_lane(&mut result, i, 32, s as u64);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VNarrowShiftV {
                dst,
                src_lo,
                src_hi,
                amount,
                src_elem,
                arith,
                round,
            } => {
                let lo_src = Self::read_vec(ctx, *src_lo);
                let hi_src = Self::read_vec(ctx, *src_hi);
                let amt = Self::read_vec(ctx, *amount);
                let wbits = src_elem.bytes() * 8;
                let nbits = wbits / 2;
                let wide_lanes = (1024 / wbits) as u8;
                let ext = |raw: u64| -> i64 {
                    if *arith {
                        let sh = 64 - wbits;
                        ((raw << sh) as i64) >> sh
                    } else {
                        raw as i64
                    }
                };
                // amount sub-lanes are narrow-width; mask to log2(narrow_bits).
                let amask = nbits - 1;
                let narrow = |raw: u64, s: u32| -> u64 {
                    let mut v = ext(raw);
                    if *round && s > 0 {
                        v += 1i64 << (s - 1);
                    }
                    v >>= s;
                    // vasrv* always saturate to the unsigned narrow range.
                    let hi = (1i64 << nbits) - 1;
                    (v.clamp(0, hi) as u64) & ((1u64 << nbits) - 1)
                };
                let mut result = [0u64; 16];
                for i in 0..wide_lanes {
                    let s0 = (Self::get_lane(&amt, 2 * i, nbits) as u32) & amask;
                    Self::set_lane(
                        &mut result,
                        2 * i,
                        nbits,
                        narrow(Self::get_lane(&lo_src, i, wbits), s0),
                    );
                    let s1 = (Self::get_lane(&amt, 2 * i + 1, nbits) as u32) & amask;
                    Self::set_lane(
                        &mut result,
                        2 * i + 1,
                        nbits,
                        narrow(Self::get_lane(&hi_src, i, wbits), s1),
                    );
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VPairPairReduceMul {
                dst_lo,
                dst_hi,
                src_lo,
                src_hi,
                src2_lo,
                src2_hi,
                narrow_elem,
                out_elem,
                signed1,
                signed2,
            } => {
                let u0 = Self::read_vec(ctx, *src_lo);
                let u1 = Self::read_vec(ctx, *src_hi);
                let v0 = Self::read_vec(ctx, *src2_lo);
                let v1 = Self::read_vec(ctx, *src2_hi);
                let nbits = narrow_elem.bytes() * 8;
                let obits = out_elem.bytes() * 8;
                let olanes = (1024 / obits) as u8;
                let ex = |v: u64, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - nbits;
                        ((v << sh) as i64) >> sh
                    } else {
                        v as i64
                    }
                };
                let mut lo = [0u64; 16];
                let mut hi = [0u64; 16];
                for i in 0..olanes {
                    let plo = ex(Self::get_lane(&u0, i * 2, nbits), *signed1)
                        * ex(Self::get_lane(&v0, i * 2, nbits), *signed2)
                        + ex(Self::get_lane(&u1, i * 2, nbits), *signed1)
                            * ex(Self::get_lane(&v1, i * 2, nbits), *signed2);
                    let phi = ex(Self::get_lane(&u0, i * 2 + 1, nbits), *signed1)
                        * ex(Self::get_lane(&v0, i * 2 + 1, nbits), *signed2)
                        + ex(Self::get_lane(&u1, i * 2 + 1, nbits), *signed1)
                            * ex(Self::get_lane(&v1, i * 2 + 1, nbits), *signed2);
                    Self::set_lane(&mut lo, i, obits, plo as u64);
                    Self::set_lane(&mut hi, i, obits, phi as u64);
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VPairReduceMul {
                dst_lo,
                dst_hi,
                src_lo,
                src_hi,
                src2,
                pair_elem,
                rt_elem,
                out_elem,
                signed1,
                signed2,
                acc,
            } => {
                let u0 = Self::read_vec(ctx, *src_lo);
                let u1 = Self::read_vec(ctx, *src_hi);
                let r = Self::read_vec(ctx, *src2);
                let pbits = pair_elem.bytes() * 8;
                let rbits = rt_elem.bytes() * 8;
                let obits = out_elem.bytes() * 8;
                let olanes = (1024 / obits) as u8;
                let mut lo = if *acc { Self::read_vec(ctx, *dst_lo) } else { [0u64; 16] };
                let mut hi = if *acc { Self::read_vec(ctx, *dst_hi) } else { [0u64; 16] };
                let exg = |v: u64, bits: u32, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - bits;
                        ((v << sh) as i64) >> sh
                    } else {
                        v as i64
                    }
                };
                let rt = |k: u8| exg(Self::get_lane(&r, k, rbits), rbits, *signed2);
                for i in 0..olanes {
                    let plo = exg(Self::get_lane(&u0, i * 2, pbits), pbits, *signed1) * rt(0)
                        + exg(Self::get_lane(&u1, i * 2, pbits), pbits, *signed1) * rt(1);
                    let phi = exg(Self::get_lane(&u0, i * 2 + 1, pbits), pbits, *signed1) * rt(2)
                        + exg(Self::get_lane(&u1, i * 2 + 1, pbits), pbits, *signed1) * rt(3);
                    let alo = if *acc { Self::get_lane(&lo, i, obits) as i64 } else { 0 };
                    let ahi = if *acc { Self::get_lane(&hi, i, obits) as i64 } else { 0 };
                    Self::set_lane(&mut lo, i, obits, alo.wrapping_add(plo) as u64);
                    Self::set_lane(&mut hi, i, obits, ahi.wrapping_add(phi) as u64);
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VSlideReduceMul {
                dst_lo,
                dst_hi,
                src_lo,
                src_hi,
                src2,
                src_elem,
                rt_elem,
                out_elem,
                mode,
                signed1,
                signed2,
                sat,
                acc,
            } => {
                let v0 = Self::read_vec(ctx, *src_lo);
                let v1 = Self::read_vec(ctx, *src_hi);
                let r = Self::read_vec(ctx, *src2);
                let nbits = src_elem.bytes() * 8; // multiplicand width
                let rbits = rt_elem.bytes() * 8; // Rt sub-lane width
                let obits = out_elem.bytes() * 8; // output width
                let olanes = (1024 / obits) as u8;
                let ext = |v: u64, bits: u32, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - bits;
                        ((v << sh) as i64) >> sh
                    } else {
                        v as i64
                    }
                };
                // narrow multiplicand lane reader
                let m = |vec: &VecValue, lane: u8| ext(Self::get_lane(vec, lane, nbits), nbits, *signed1);
                // Rt sub-lane reader (from the I32-broadcast `src2`)
                let rt = |lane: u8| ext(Self::get_lane(&r, lane, rbits), rbits, *signed2);
                let mut lo = if *acc { Self::read_vec(ctx, *dst_lo) } else { [0u64; 16] };
                let mut hi = if *acc && *mode != 2 {
                    Self::read_vec(ctx, *dst_hi)
                } else {
                    [0u64; 16]
                };
                let satn = |s: i64| -> i64 {
                    if *sat && obits < 64 {
                        let l = -(1i64 << (obits - 1));
                        let h = (1i64 << (obits - 1)) - 1;
                        s.clamp(l, h)
                    } else {
                        s
                    }
                };
                for i in 0..olanes {
                    let n0 = (2 * i) as u8; // narrow lane 2i
                    let n1 = (2 * i + 1) as u8; // narrow lane 2i+1
                    let rb0 = rt(n0); // Rt[(2i)%subs] via broadcast
                    let rb1 = rt(n1); // Rt[(2i+1)%subs]
                    match *mode {
                        0 => {
                            // _dv 2-tap sliding (pair -> pair)
                            let alo = if *acc { Self::get_lane(&lo, i, obits) as i64 } else { 0 };
                            let s0 = alo
                                .wrapping_add(m(&v0, n0).wrapping_mul(rb0))
                                .wrapping_add(m(&v0, n1).wrapping_mul(rb1));
                            Self::set_lane(&mut lo, i, obits, s0 as u64);
                            let ahi = if *acc { Self::get_lane(&hi, i, obits) as i64 } else { 0 };
                            let s1 = ahi
                                .wrapping_add(m(&v0, n1).wrapping_mul(rb0))
                                .wrapping_add(m(&v1, n0).wrapping_mul(rb1));
                            Self::set_lane(&mut hi, i, obits, s1 as u64);
                        }
                        1 => {
                            // vtmpy 3-tap sliding with a free (un-multiplied) addend tap
                            let alo = if *acc { Self::get_lane(&lo, i, obits) as i64 } else { 0 };
                            let s0 = alo
                                .wrapping_add(m(&v0, n0).wrapping_mul(rb0))
                                .wrapping_add(m(&v0, n1).wrapping_mul(rb1))
                                .wrapping_add(m(&v1, n0));
                            Self::set_lane(&mut lo, i, obits, s0 as u64);
                            let ahi = if *acc { Self::get_lane(&hi, i, obits) as i64 } else { 0 };
                            let s1 = ahi
                                .wrapping_add(m(&v0, n1).wrapping_mul(rb0))
                                .wrapping_add(m(&v1, n0).wrapping_mul(rb1))
                                .wrapping_add(m(&v1, n1));
                            Self::set_lane(&mut hi, i, obits, s1 as u64);
                        }
                        _ => {
                            // mode 2: pair -> single, straddle, saturated. Rt taps are
                            // fixed sub-lanes 0/1 (Rt.h[0], Rt.h[1]) read from the
                            // I32-broadcast src2.
                            let acc_v = if *acc {
                                ext(Self::get_lane(&lo, i, obits), obits, true)
                            } else {
                                0
                            };
                            let s = acc_v
                                .wrapping_add(m(&v0, n1).wrapping_mul(rt(0)))
                                .wrapping_add(m(&v1, n0).wrapping_mul(rt(1)));
                            Self::set_lane(&mut lo, i, obits, satn(s) as u64);
                        }
                    }
                }
                Self::write_vec(ctx, *dst_lo, lo);
                if *mode != 2 {
                    Self::write_vec(ctx, *dst_hi, hi);
                }
            }

            OpKind::VRotReduceMulPair {
                dst_lo,
                dst_hi,
                src_lo,
                src_hi,
                src2,
                src_elem,
                rt_elem,
                out_elem,
                imm,
                mode,
                signed1,
                signed2,
                acc,
                abs_diff,
            } => {
                let v0 = Self::read_vec(ctx, *src_lo);
                let v1 = Self::read_vec(ctx, *src_hi);
                let r = Self::read_vec(ctx, *src2);
                let nbits = src_elem.bytes() * 8; // multiplicand width
                let rbits = rt_elem.bytes() * 8; // Rt sub-lane width
                let obits = out_elem.bytes() * 8; // output width (I32)
                let olanes = (1024 / obits) as u8;
                let ext = |v: u64, bits: u32, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - bits;
                        ((v << sh) as i64) >> sh
                    } else {
                        v as i64
                    }
                };
                // narrow multiplicand lane reader
                let m = |vec: &VecValue, lane: u8| ext(Self::get_lane(vec, lane, nbits), nbits, *signed1);
                // Rt sub-lane reader (from the I32-broadcast `src2`)
                let rt = |lane: u8| ext(Self::get_lane(&r, lane, rbits), rbits, *signed2);
                let mut lo = if *acc { Self::read_vec(ctx, *dst_lo) } else { [0u64; 16] };
                let mut hi = if *acc { Self::read_vec(ctx, *dst_hi) } else { [0u64; 16] };
                // per-tap kernel: mul (a*b) or sum-of-abs-diff (|a-b|).
                let kern = |a: i64, b: i64| -> i64 {
                    if *abs_diff {
                        (a - b).abs()
                    } else {
                        a.wrapping_mul(b)
                    }
                };
                let im = (*imm as usize) & 1;
                for i in 0..olanes {
                    match *mode {
                        0 => {
                            // byte window, #u1 source-select + Rt byte rotate by -imm.
                            let base = (i as u8) * 4;
                            // sel = imm ? src_hi : src_lo (taps 0 and 2 of dst_lo/hi)
                            let sel: &VecValue = if im != 0 { &v1 } else { &v0 };
                            // rb(n) = Rt.byte[(n - imm) & 3]
                            let rb = |n: usize| rt(((n.wrapping_sub(im)) & 3) as u8);
                            let alo = if *acc { ext(Self::get_lane(&lo, i, obits), obits, true) } else { 0 };
                            let s0 = alo
                                .wrapping_add(kern(m(sel, base), rb(0)))
                                .wrapping_add(kern(m(&v0, base + 1), rb(1)))
                                .wrapping_add(kern(m(&v0, base + 2), rb(2)))
                                .wrapping_add(kern(m(&v0, base + 3), rb(3)));
                            Self::set_lane(&mut lo, i, obits, s0 as u64);
                            let ahi = if *acc { ext(Self::get_lane(&hi, i, obits), obits, true) } else { 0 };
                            let s1 = ahi
                                .wrapping_add(kern(m(&v1, base), rb(2)))
                                .wrapping_add(kern(m(&v1, base + 1), rb(3)))
                                .wrapping_add(kern(m(sel, base + 2), rb(0)))
                                .wrapping_add(kern(m(&v0, base + 3), rb(1)));
                            Self::set_lane(&mut hi, i, obits, s1 as u64);
                        }
                        _ => {
                            // mode 1: vdsaduh halfword window (imm ignored).
                            // r0 = Rt.uh[0] = t.h[0]; r1 = Rt.uh[1] = t.h[1].
                            let r0 = rt(0);
                            let r1 = rt(1);
                            let n0 = (i as u8) * 2; // halfword lane 2i
                            let n1 = (i as u8) * 2 + 1; // halfword lane 2i+1
                            let alo = if *acc { ext(Self::get_lane(&lo, i, obits), obits, true) } else { 0 };
                            let s0 = alo
                                .wrapping_add(kern(m(&v0, n0), r0))
                                .wrapping_add(kern(m(&v0, n1), r1));
                            Self::set_lane(&mut lo, i, obits, s0 as u64);
                            let ahi = if *acc { ext(Self::get_lane(&hi, i, obits), obits, true) } else { 0 };
                            let s1 = ahi
                                .wrapping_add(kern(m(&v0, n1), r0))
                                .wrapping_add(kern(m(&v1, n0), r1));
                            Self::set_lane(&mut hi, i, obits, s1 as u64);
                        }
                    }
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VMulSubLane {
                dst,
                src1,
                src2,
                out_elem,
                sub_elem,
                odd,
                signed1,
                signed2,
                acc,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let obits = out_elem.bytes() * 8;
                let sbits = sub_elem.bytes() * 8;
                let olanes = (1024 / obits) as u8;
                let ratio = (obits / sbits) as u8;
                let mut out = if *acc { Self::read_vec(ctx, *dst) } else { [0u64; 16] };
                let exts = |v: u64, bits: u32, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - bits;
                        ((v << sh) as i64) >> sh
                    } else {
                        v as i64
                    }
                };
                for i in 0..olanes {
                    let s1 = exts(Self::get_lane(&a, i, obits), obits, *signed1);
                    let sub_idx = i * ratio + if *odd { 1 } else { 0 };
                    let s2 = exts(Self::get_lane(&b, sub_idx, sbits), sbits, *signed2);
                    let accv = if *acc { Self::get_lane(&out, i, obits) as i64 } else { 0 };
                    Self::set_lane(&mut out, i, obits, accv.wrapping_add(s1.wrapping_mul(s2)) as u64);
                }
                Self::write_vec(ctx, *dst, out);
            }

            OpKind::VMulSubLaneFrac {
                dst,
                src1,
                src2,
                out_elem,
                sub_elem,
                odd,
                signed1,
                signed2,
                shl1,
                rnd,
                shift,
                sat,
                acc,
                rnd2,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let d = if *acc { Self::read_vec(ctx, *dst) } else { [0u64; 16] };
                let obits = out_elem.bytes() * 8;
                let sbits = sub_elem.bytes() * 8;
                let olanes = (1024 / obits) as u8;
                let ratio = (obits / sbits) as u8;
                let exf = |v: u64, bits: u32, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - bits;
                        ((v << sh) as i64) >> sh
                    } else {
                        v as i64
                    }
                };
                let mut out = [0u64; 16];
                for i in 0..olanes {
                    let s1 = exf(Self::get_lane(&a, i, obits), obits, *signed1);
                    let sub_idx = i * ratio + if *odd { 1 } else { 0 };
                    let s2 = exf(Self::get_lane(&b, sub_idx, sbits), sbits, *signed2);
                    let mut p = s1.wrapping_mul(s2);
                    if *shl1 {
                        p <<= 1;
                    }
                    if *acc {
                        // sacc: add the existing full-precision dst lane before shifting.
                        p += exf(Self::get_lane(&d, i, obits), obits, true);
                    }
                    if *rnd2 {
                        p = ((p >> (*shift - 1)) + 1) >> 1;
                    } else {
                        if *rnd && *shift > 0 {
                            p += 1i64 << (*shift - 1);
                        }
                        p >>= *shift;
                    }
                    if *sat && obits < 64 {
                        let lo = -(1i64 << (obits - 1));
                        let hi = (1i64 << (obits - 1)) - 1;
                        p = p.clamp(lo, hi);
                    }
                    Self::set_lane(&mut out, i, obits, p as u64);
                }
                Self::write_vec(ctx, *dst, out);
            }

            OpKind::VMulSubLaneSh {
                dst,
                src1,
                src2,
                out_elem,
                sub_elem,
                odd1,
                odd2,
                signed1,
                signed2,
                shl,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let obits = out_elem.bytes() * 8;
                let sbits = sub_elem.bytes() * 8;
                let olanes = (1024 / obits) as u8;
                let ratio = (obits / sbits) as u8;
                let exts = |v: u64, bits: u32, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - bits;
                        ((v << sh) as i64) >> sh
                    } else {
                        v as i64
                    }
                };
                let mut out = [0u64; 16];
                for i in 0..olanes {
                    let i1 = i * ratio + if *odd1 { 1 } else { 0 };
                    let i2 = i * ratio + if *odd2 { 1 } else { 0 };
                    let s1 = exts(Self::get_lane(&a, i1, sbits), sbits, *signed1);
                    let s2 = exts(Self::get_lane(&b, i2, sbits), sbits, *signed2);
                    let p = s1.wrapping_mul(s2).wrapping_shl(*shl as u32);
                    Self::set_lane(&mut out, i, obits, p as u64);
                }
                Self::write_vec(ctx, *dst, out);
            }

            OpKind::VMulWord64Pair {
                dst_lo,
                dst_hi,
                src1,
                src2,
                mode,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                // word i: 32-bit lane; src2 sub-halfwords at 2i (even/uh0) and 2i+1 (odd/h1).
                let mut lo = [0u64; 16];
                let mut hi = [0u64; 16];
                let old_lo = if *mode == 1 { Self::read_vec(ctx, *dst_lo) } else { [0u64; 16] };
                let old_hi = if *mode == 1 { Self::read_vec(ctx, *dst_hi) } else { [0u64; 16] };
                for i in 0..32u8 {
                    let uw = Self::get_lane(&a, i, 32) as u32 as i32 as i64;
                    if *mode == 0 {
                        // vmpyewuh_64: src2.uh[2i] (low, unsigned).
                        let uh0 = (Self::get_lane(&b, i, 32) as u32 & 0xffff) as i64;
                        let prod = uw * uh0;
                        Self::set_lane(&mut hi, i, 32, (prod >> 16) as u32 as u64);
                        Self::set_lane(&mut lo, i, 32, (prod << 16) as u32 as u64);
                    } else {
                        // vmpyowh_64_acc: src2.h[2i+1] (high, signed), accumulate dst_hi.
                        let h1 = ((Self::get_lane(&b, i, 32) as u32) >> 16) as u16 as i16 as i64;
                        let acc_hi = Self::get_lane(&old_hi, i, 32) as u32 as i32 as i64;
                        let prod = uw * h1 + acc_hi;
                        Self::set_lane(&mut hi, i, 32, (prod >> 16) as u32 as u64);
                        let lo_h0 = ((Self::get_lane(&old_lo, i, 32) as u32) >> 16) & 0xffff;
                        let lo_h1 = (prod as u32) & 0xffff;
                        Self::set_lane(&mut lo, i, 32, ((lo_h1 << 16) | lo_h0) as u64);
                    }
                }
                Self::write_vec(ctx, *dst_lo, lo);
                Self::write_vec(ctx, *dst_hi, hi);
            }

            OpKind::VMulEvenWiden {
                dst,
                src1,
                src2,
                src_elem,
                signed1,
                signed2,
                acc,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let nbits = src_elem.bytes() * 8;
                let wbits = nbits * 2;
                let olanes = (1024 / wbits) as u8;
                let mut out = if *acc {
                    Self::read_vec(ctx, *dst)
                } else {
                    [0u64; 16]
                };
                let ext = |v: u64, signed: bool| -> i64 {
                    if signed {
                        let sh = 64 - nbits;
                        ((v << sh) as i64) >> sh
                    } else {
                        v as i64
                    }
                };
                for i in 0..olanes {
                    let p = ext(Self::get_lane(&a, i * 2, nbits), *signed1)
                        .wrapping_mul(ext(Self::get_lane(&b, i * 2, nbits), *signed2));
                    let acc_v = if *acc {
                        Self::get_lane(&out, i, wbits) as i64
                    } else {
                        0
                    };
                    Self::set_lane(&mut out, i, wbits, acc_v.wrapping_add(p) as u64);
                }
                Self::write_vec(ctx, *dst, out);
            }

            OpKind::VReduceMul {
                dst,
                src1,
                src2,
                src1_elem,
                src2_elem,
                out_elem,
                taps,
                signed1,
                signed2,
                sat,
                acc,
            } => {
                let a = Self::read_vec(ctx, *src1);
                let b = Self::read_vec(ctx, *src2);
                let n1 = src1_elem.bytes() * 8;
                let n2 = src2_elem.bytes() * 8;
                let obits = out_elem.bytes() * 8;
                let olanes = (1024 / obits) as u8;
                let mut out = if *acc {
                    Self::read_vec(ctx, *dst)
                } else {
                    [0u64; 16]
                };
                let ext = |v: u64, bits: u32, signed: bool| -> i64 {
                    if signed {
                        let shift = 64 - bits;
                        ((v << shift) as i64) >> shift
                    } else {
                        v as i64
                    }
                };
                for i in 0..olanes {
                    let mut s: i64 = if *acc {
                        // accumulator low `obits` bits, sign-extended for saturating sum.
                        ext(Self::get_lane(&out, i, obits), obits, true)
                    } else {
                        0
                    };
                    for k in 0..*taps {
                        let idx = i * *taps + k;
                        s = s.wrapping_add(
                            ext(Self::get_lane(&a, idx, n1), n1, *signed1).wrapping_mul(ext(
                                Self::get_lane(&b, idx, n2),
                                n2,
                                *signed2,
                            )),
                        );
                    }
                    if *sat && obits < 64 {
                        let lo = -(1i64 << (obits - 1));
                        let hi = (1i64 << (obits - 1)) - 1;
                        s = s.clamp(lo, hi);
                    }
                    Self::set_lane(&mut out, i, obits, s as u64);
                }
                Self::write_vec(ctx, *dst, out);
            }

            OpKind::VMov { dst, src, width: _ } => {
                let val = Self::read_vec(ctx, *src);
                Self::write_vec(ctx, *dst, val);
            }

            OpKind::VShift {
                dst,
                src,
                amount,
                shift,
                elem,
                lanes,
            } => {
                let amt = match amount {
                    SrcOperand::Imm(val) => *val as u32,
                    SrcOperand::Reg(reg) => ctx.read_vreg(*reg) as u32,
                    _ => 0,
                };
                let elem_bits = elem.bytes() * 8;
                let mask = if elem_bits == 64 {
                    u64::MAX
                } else {
                    (1u64 << elem_bits) - 1
                };
                let src_val = Self::read_vec(ctx, *src);
                let mut result = [0u64; 16];
                for lane in 0..*lanes {
                    let val = Self::get_lane(&src_val, lane, elem_bits);
                    let shifted = match shift {
                        ShiftOp::Lsl => (val << (amt % elem_bits)) & mask,
                        ShiftOp::Lsr => (val >> (amt % elem_bits)) & mask,
                        ShiftOp::Asr => {
                            // Sign-extend the element to i64 before the arithmetic
                            // shift (get_lane zero-extends), so high lanes are
                            // replicated with the element's sign bit, not 0.
                            let sv = if elem_bits >= 64 {
                                val as i64
                            } else {
                                let sh = 64 - elem_bits;
                                ((val << sh) as i64) >> sh
                            };
                            ((sv >> (amt % elem_bits)) as u64) & mask
                        }
                        _ => val,
                    };
                    Self::set_lane(&mut result, lane, elem_bits, shifted);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VBroadcast {
                dst,
                scalar,
                elem,
                lanes,
            } => {
                // Splat the low `elem` bits of the scalar register into every lane.
                let elem_bits = elem.bytes() * 8;
                let val = ctx.read_vreg(*scalar);
                let mut result = [0u64; 16];
                for lane in 0..*lanes {
                    Self::set_lane(&mut result, lane, elem_bits, val);
                }
                Self::write_vec(ctx, *dst, result);
            }

            OpKind::VCmp { .. }
            | OpKind::VInsertLane { .. }
            | OpKind::VExtractLane { .. }
            | OpKind::VShuffle { .. } => {
                // Simplified: not fully implemented
            }

            OpKind::VLoad { dst, addr, width } => {
                let effective_addr = self.compute_address(ctx, addr);
                let mut buf = [0u8; 64];
                let size = width.bytes() as usize;
                memory.read(effective_addr, &mut buf[..size])?;

                let mut vec = [0u64; 16];
                let words = (size + 7) / 8;
                for i in 0..words {
                    let start = i * 8;
                    let end = start + 8;
                    vec[i] = u64::from_le_bytes(buf[start..end].try_into().unwrap());
                }

                Self::write_vec(ctx, *dst, vec);
            }

            OpKind::VStore { src, addr, width } => {
                let effective_addr = self.compute_address(ctx, addr);
                let val = Self::read_vec(ctx, *src);

                let size = width.bytes() as usize;
                let mut buf = [0u8; 64];
                let words = (size + 7) / 8;
                for i in 0..words {
                    let start = i * 8;
                    let end = start + 8;
                    buf[start..end].copy_from_slice(&val[i].to_le_bytes());
                }

                memory.write(effective_addr, &buf[..size])?;
            }

            // ==================================================================
            // FLAG OPERATIONS
            // ==================================================================
            OpKind::ReadFlags { dst } => {
                ctx.flags.materialize_all();
                let rflags = ctx.flags.materialized.to_rflags();
                ctx.write_vreg(*dst, rflags);
            }

            OpKind::WriteFlags { src } => {
                let rflags = ctx.read_vreg(*src);
                ctx.flags.materialized = crate::smir::flags::MaterializedFlags::from_rflags(rflags);
                ctx.flags.lazy = None;
            }

            OpKind::SetCF { value } => {
                ctx.flags.materialize_all();
                ctx.flags.materialized.cf = *value;
            }

            OpKind::SetDF { value } => {
                ctx.flags.materialize_all();
                ctx.flags.materialized.df = *value;
            }

            OpKind::CmcCF => {
                let cf = ctx.flags.get_cf();
                ctx.flags.materialize_all();
                ctx.flags.materialized.cf = !cf;
            }

            OpKind::MaterializeFlags => {
                ctx.flags.materialize_all();
            }

            OpKind::TestCondition { dst, cond } => {
                let result = if ctx.flags.eval_condition(*cond) {
                    1
                } else {
                    0
                };
                ctx.write_vreg(*dst, result);
            }

            OpKind::SetCC { dst, cond, width } => {
                let result = if ctx.flags.eval_condition(*cond) {
                    1u64
                } else {
                    0
                };
                ctx.write_vreg(*dst, result & width.mask());
            }

            // ==================================================================
            // SYSTEM / PRIVILEGED
            // ==================================================================
            OpKind::Syscall { num, args } => {
                let num_val = ctx.read_vreg(*num);
                let arg_vals: Vec<u64> = args.iter().map(|a| ctx.read_vreg(*a)).collect();
                ctx.request_exit(ExitReason::Syscall {
                    num: num_val,
                    args: arg_vals,
                });
            }

            OpKind::Swi { imm } => {
                ctx.request_exit(ExitReason::Syscall {
                    num: *imm as u64,
                    args: vec![],
                });
            }

            OpKind::ReadSysReg { dst, reg: _ } => {
                // Simplified: return 0
                ctx.write_vreg(*dst, 0);
            }

            OpKind::WriteSysReg { reg: _, src: _ } => {
                // Simplified: no-op
            }

            // ==================================================================
            // META / DEBUG
            // ==================================================================
            OpKind::Nop => {}

            OpKind::Undefined { opcode } => {
                ctx.request_exit(ExitReason::Undefined {
                    addr: ctx.pc,
                    opcode: *opcode,
                });
            }

            OpKind::Breakpoint => {
                ctx.request_exit(ExitReason::Breakpoint { addr: ctx.pc });
            }

            // ==================================================================
            // AVX10 OPERATIONS (Stubs - not yet implemented in interpreter)
            // ==================================================================
            OpKind::VMin { .. }
            | OpKind::VFma { .. }
            | OpKind::VDotProduct { .. }
            | OpKind::VMultiplyAdd52 { .. }
            | OpKind::VPopcnt { .. }
            | OpKind::VPermute { .. }
            | OpKind::VShuffleBitQM { .. }
            | OpKind::VDotProductBF16 { .. }
            | OpKind::VCvtFP32ToBF16 { .. }
            | OpKind::VCvtBF16ToFP32 { .. }
            | OpKind::VFP16Arith { .. }
            | OpKind::VCvtFpToIntSat { .. }
            | OpKind::VMinMax { .. }
            | OpKind::VMpsadbw { .. }
            | OpKind::VDotProductExt { .. } => {
                // AVX10 operations not yet implemented in interpreter
                // These would require full vector register state tracking
                ctx.request_exit(ExitReason::Undefined {
                    addr: ctx.pc,
                    opcode: 0,
                });
            }
        }

        Ok(())
    }

    fn read_vec(ctx: &SmirContext, reg: VReg) -> VecValue {
        match reg {
            VReg::Virtual(id) => ctx.vregs.get_vec(id),
            VReg::Arch(ArchReg::X86(X86Reg::Xmm(n)))
            | VReg::Arch(ArchReg::X86(X86Reg::Ymm(n)))
            | VReg::Arch(ArchReg::X86(X86Reg::Zmm(n))) => match &ctx.arch_regs {
                ArchRegState::X86_64(x86) => x86.xmm[n as usize],
                _ => [0; 16],
            },
            VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n))) => match &ctx.arch_regs {
                ArchRegState::Hexagon(hex) => hex.get_v(n),
                _ => [0; 16],
            },
            VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(n))) => match &ctx.arch_regs {
                ArchRegState::Hexagon(hex) => hex.get_q(n),
                _ => [0; 16],
            },
            _ => [0; 16],
        }
    }

    fn write_vec(ctx: &mut SmirContext, reg: VReg, value: VecValue) {
        match reg {
            VReg::Virtual(id) => ctx.vregs.set_vec(id, value),
            VReg::Arch(ArchReg::X86(X86Reg::Xmm(n)))
            | VReg::Arch(ArchReg::X86(X86Reg::Ymm(n)))
            | VReg::Arch(ArchReg::X86(X86Reg::Zmm(n))) => {
                if let ArchRegState::X86_64(x86) = &mut ctx.arch_regs {
                    x86.xmm[n as usize] = value;
                }
            }
            VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n))) => {
                if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
                    hex.set_v(n, value);
                }
            }
            VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(n))) => {
                if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
                    hex.set_q(n, value);
                }
            }
            _ => {}
        }
    }

    fn write_x86_partial(ctx: &mut SmirContext, dst: VReg, value: u64, width: OpWidth) {
        if let VReg::Arch(ArchReg::X86(_)) = dst {
            if matches!(width, OpWidth::W8 | OpWidth::W16) {
                let mask = width.mask();
                let prev = ctx.read_vreg(dst);
                ctx.write_vreg(dst, (prev & !mask) | (value & mask));
                return;
            }
        }
        ctx.write_vreg(dst, value & width.mask());
    }

    /// Execute block terminator
    fn execute_terminator(
        &self,
        ctx: &mut SmirContext,
        memory: &mut dyn SmirMemory,
        term: &Terminator,
    ) -> BlockResult {
        match term {
            Terminator::Branch { target } => {
                let addr = self
                    .block_addrs
                    .get(target)
                    .copied()
                    .unwrap_or(target.0 as u64);
                BlockResult::Continue(addr)
            }

            Terminator::CondBranch {
                cond,
                true_target,
                false_target,
            } => {
                let cond_val = ctx.read_vreg(*cond);
                let target = if cond_val != 0 {
                    true_target
                } else {
                    false_target
                };
                let addr = self
                    .block_addrs
                    .get(target)
                    .copied()
                    .unwrap_or(target.0 as u64);
                BlockResult::Continue(addr)
            }

            Terminator::Switch {
                index,
                targets,
                default,
            } => {
                let idx = ctx.read_vreg(*index) as usize;
                let target = if idx < targets.len() {
                    &targets[idx]
                } else {
                    default
                };
                let addr = self
                    .block_addrs
                    .get(target)
                    .copied()
                    .unwrap_or(target.0 as u64);
                BlockResult::Continue(addr)
            }

            Terminator::IndirectBranch { target, .. } => {
                let addr = ctx.read_vreg(*target);
                BlockResult::Continue(addr)
            }

            Terminator::IndirectBranchMem { addr, .. } => {
                let target_addr = self.compute_address(ctx, addr);
                let val = self
                    .load_memory(memory, target_addr, MemWidth::B8, SignExtend::Zero)
                    .unwrap_or(0);
                BlockResult::Continue(val)
            }

            Terminator::Return { values: _ } => {
                // Get return address from arch-specific location
                let ret_addr = match &ctx.arch_regs {
                    ArchRegState::X86_64(x86) => {
                        // Pop from stack
                        let rsp = x86.gpr[4];
                        let mut buf = [0u8; 8];
                        if memory.read(rsp, &mut buf).is_ok() {
                            u64::from_le_bytes(buf)
                        } else {
                            0
                        }
                    }
                    ArchRegState::Aarch64(arm) => arm.x[30], // LR
                    ArchRegState::Hexagon(hex) => hex.lr as u64,
                    ArchRegState::RiscV(rv) => rv.x[1], // ra
                };
                BlockResult::Exit(ExitReason::Return { to: ret_addr })
            }

            Terminator::Call {
                target,
                args: _,
                continuation,
            } => {
                let target_addr = match target {
                    CallTarget::GuestAddr(addr) => *addr,
                    CallTarget::Direct(fid) => self
                        .func_cache
                        .get(&(fid.0 as u64))
                        .map(|f| f.guest_range.0)
                        .unwrap_or(0),
                    CallTarget::Indirect(reg) => ctx.read_vreg(*reg),
                    CallTarget::IndirectMem(addr) => {
                        let target_addr = self.compute_address(ctx, addr);
                        self.load_memory(memory, target_addr, MemWidth::B8, SignExtend::Zero)
                            .unwrap_or(0)
                    }
                    CallTarget::Runtime(_) => {
                        // Return to continuation for runtime calls
                        let addr = self
                            .block_addrs
                            .get(continuation)
                            .copied()
                            .unwrap_or(continuation.0 as u64);
                        return BlockResult::Continue(addr);
                    }
                };
                BlockResult::Continue(target_addr)
            }

            Terminator::TailCall { target, args: _ } => {
                let target_addr = match target {
                    CallTarget::GuestAddr(addr) => *addr,
                    CallTarget::Direct(fid) => self
                        .func_cache
                        .get(&(fid.0 as u64))
                        .map(|f| f.guest_range.0)
                        .unwrap_or(0),
                    CallTarget::Indirect(reg) => ctx.read_vreg(*reg),
                    CallTarget::IndirectMem(addr) => {
                        let target_addr = self.compute_address(ctx, addr);
                        self.load_memory(memory, target_addr, MemWidth::B8, SignExtend::Zero)
                            .unwrap_or(0)
                    }
                    CallTarget::Runtime(_) => 0,
                };
                BlockResult::Continue(target_addr)
            }

            Terminator::Trap { kind } => {
                match kind {
                    TrapKind::Halt => BlockResult::Exit(ExitReason::Halt),
                    TrapKind::Breakpoint => {
                        BlockResult::Exit(ExitReason::Breakpoint { addr: ctx.pc })
                    }
                    TrapKind::SystemCall => {
                        // Already handled in Syscall op
                        BlockResult::Continue(ctx.pc)
                    }
                    TrapKind::Undefined | TrapKind::InvalidOpcode => {
                        BlockResult::Exit(ExitReason::Undefined {
                            addr: ctx.pc,
                            opcode: 0,
                        })
                    }
                    TrapKind::DivideByZero | TrapKind::Overflow | TrapKind::Bounds => {
                        BlockResult::Exit(ExitReason::Undefined {
                            addr: ctx.pc,
                            opcode: 0,
                        })
                    }
                }
            }

            Terminator::Unreachable => BlockResult::Exit(ExitReason::Undefined {
                addr: ctx.pc,
                opcode: 0,
            }),
        }
    }

    // ========================================================================
    // Helper Methods
    // ========================================================================

    /// Read source operand
    fn read_src_operand(&self, ctx: &SmirContext, src: &SrcOperand) -> u64 {
        match src {
            SrcOperand::Reg(r) => ctx.read_vreg(*r),
            SrcOperand::Imm(i) | SrcOperand::Imm64(i) => *i as u64,
            SrcOperand::Shifted { reg, shift, amount } => {
                let val = ctx.read_vreg(*reg);
                match shift {
                    ShiftOp::Lsl => val << amount,
                    ShiftOp::Lsr => val >> amount,
                    ShiftOp::Asr => ((val as i64) >> amount) as u64,
                    ShiftOp::Ror => val.rotate_right(*amount as u32),
                    ShiftOp::Rrx => {
                        // This needs the carry flag, simplified here
                        val >> 1
                    }
                }
            }
            SrcOperand::Extended { reg, extend, shift } => {
                let val = ctx.read_vreg(*reg);
                let extended = match extend {
                    ExtendOp::Uxtb => val & 0xFF,
                    ExtendOp::Uxth => val & 0xFFFF,
                    ExtendOp::Uxtw => val & 0xFFFF_FFFF,
                    ExtendOp::Uxtx => val,
                    ExtendOp::Sxtb => ((val as i8) as i64) as u64,
                    ExtendOp::Sxth => ((val as i16) as i64) as u64,
                    ExtendOp::Sxtw => ((val as i32) as i64) as u64,
                    ExtendOp::Sxtx => val,
                };
                extended << shift
            }
        }
    }

    /// Compute effective address
    fn compute_address(&self, ctx: &SmirContext, addr: &Address) -> GuestAddr {
        match addr {
            Address::Direct(r) => ctx.read_vreg(*r),
            Address::BaseOffset { base, offset, .. } => {
                (ctx.read_vreg(*base) as i64 + offset) as u64
            }
            Address::BaseIndexScale {
                base,
                index,
                scale,
                disp,
                ..
            } => {
                let base_val = base.map(|b| ctx.read_vreg(b)).unwrap_or(0);
                let index_val = ctx.read_vreg(*index);
                (base_val as i64 + (index_val as i64 * *scale as i64) + *disp as i64) as u64
            }
            Address::PcRel { offset, base, .. } => {
                let base_pc = base.unwrap_or(ctx.pc);
                (base_pc as i64 + offset) as u64
            }
            Address::GpRel { offset } => {
                let gp = match &ctx.arch_regs {
                    ArchRegState::Hexagon(hex) => hex.gp as u64,
                    _ => 0,
                };
                (gp as i64 + *offset as i64) as u64
            }
            Address::Absolute(a) => *a,
        }
    }

    /// Load from memory
    fn load_memory(
        &self,
        memory: &mut dyn SmirMemory,
        addr: GuestAddr,
        width: MemWidth,
        sign: SignExtend,
    ) -> Result<u64, MemoryError> {
        let mut buf = [0u8; 8];
        let size = width.bytes() as usize;
        memory.read(addr, &mut buf[..size])?;

        let raw = u64::from_le_bytes(buf);

        Ok(match sign {
            SignExtend::Zero => {
                if size >= 8 {
                    raw
                } else {
                    raw & ((1u64 << (size * 8)) - 1)
                }
            }
            SignExtend::Sign => {
                if size >= 8 {
                    raw
                } else {
                    let shift = 64 - size * 8;
                    ((raw as i64) << shift >> shift) as u64
                }
            }
        })
    }

    /// Store to memory
    fn store_memory(
        &self,
        memory: &mut dyn SmirMemory,
        addr: GuestAddr,
        value: u64,
        width: MemWidth,
    ) -> Result<(), MemoryError> {
        let bytes = value.to_le_bytes();
        let size = width.bytes() as usize;
        memory.write(addr, &bytes[..size])
    }

    /// Sign extend a value
    fn sign_extend(&self, val: u64, width: OpWidth) -> u64 {
        let sign_bit = width.sign_bit();
        if (val & sign_bit) != 0 {
            val | !width.mask()
        } else {
            val
        }
    }

    /// Read FP register as f64
    fn read_fp(&self, ctx: &SmirContext, vreg: VReg, precision: FpPrecision) -> f64 {
        let bits = ctx.read_vreg(vreg);
        match precision {
            FpPrecision::F16 => {
                // Simplified: treat as f32
                f32::from_bits(bits as u32) as f64
            }
            FpPrecision::F32 => f32::from_bits(bits as u32) as f64,
            FpPrecision::F64 => f64::from_bits(bits),
            FpPrecision::F80 => f64::from_bits(bits), // Simplified
        }
    }

    /// Write FP register from f64
    fn write_fp(&self, ctx: &mut SmirContext, vreg: VReg, value: f64, precision: FpPrecision) {
        let bits = match precision {
            FpPrecision::F16 | FpPrecision::F32 => (value as f32).to_bits() as u64,
            FpPrecision::F64 | FpPrecision::F80 => value.to_bits(),
        };
        ctx.write_vreg(vreg, bits);
    }

    /// v6mpy product-term table: `(vsel, byte, ci, osel)` — which Vuu vector
    /// (0=lo,1=hi), which byte (0..3) of the word lane, which of the six
    /// coefficients (0=c00..2=c02, 3=c10..5=c12), and which output vector
    /// (0=lo,1=hi). Mirrors sem/hvx_v6mpy.rs H_TERMS / V_TERMS exactly.
    fn v6mpy_terms(horizontal: bool, phase: u8) -> &'static [(u8, u8, u8, u8)] {
        const H_TERMS: [&[(u8, u8, u8, u8)]; 4] = [
            &[
                (1, 3, 3, 1), (1, 1, 4, 1), (0, 3, 5, 1), (1, 2, 0, 1), (1, 0, 1, 1), (0, 2, 2, 1),
                (1, 2, 3, 0), (1, 0, 4, 0), (0, 2, 5, 0),
            ],
            &[
                (1, 3, 0, 1), (1, 1, 1, 1), (0, 3, 2, 1),
                (1, 3, 3, 0), (1, 1, 4, 0), (0, 3, 5, 0), (1, 2, 0, 0), (1, 0, 1, 0), (0, 2, 2, 0),
            ],
            &[
                (1, 1, 3, 1), (0, 3, 4, 1), (0, 1, 5, 1), (1, 0, 0, 1), (0, 2, 1, 1), (0, 0, 2, 1),
                (1, 0, 3, 0), (0, 2, 4, 0), (0, 0, 5, 0),
            ],
            &[
                (1, 1, 0, 1), (0, 3, 1, 1), (0, 1, 2, 1),
                (1, 1, 3, 0), (0, 3, 4, 0), (0, 1, 5, 0), (1, 0, 0, 0), (0, 2, 1, 0), (0, 0, 2, 0),
            ],
        ];
        const V_TERMS: [&[(u8, u8, u8, u8)]; 4] = [
            &[
                (0, 3, 3, 1), (1, 2, 4, 1), (1, 3, 5, 1), (0, 1, 0, 1), (1, 0, 1, 1), (1, 1, 2, 1),
                (0, 1, 3, 0), (1, 0, 4, 0), (1, 1, 5, 0),
            ],
            &[
                (0, 3, 0, 1), (1, 2, 1, 1), (1, 3, 2, 1),
                (0, 3, 3, 0), (1, 2, 4, 0), (1, 3, 5, 0), (0, 1, 0, 0), (1, 0, 1, 0), (1, 1, 2, 0),
            ],
            &[
                (0, 2, 3, 1), (0, 3, 4, 1), (1, 2, 5, 1), (0, 0, 0, 1), (0, 1, 1, 1), (1, 0, 2, 1),
                (0, 0, 3, 0), (0, 1, 4, 0), (1, 0, 5, 0),
            ],
            &[
                (0, 2, 0, 1), (0, 3, 1, 1), (1, 2, 2, 1),
                (0, 2, 3, 0), (0, 3, 4, 0), (1, 2, 5, 0), (0, 0, 0, 0), (0, 1, 1, 0), (1, 0, 2, 0),
            ],
        ];
        let p = (phase & 3) as usize;
        if horizontal {
            H_TERMS[p]
        } else {
            V_TERMS[p]
        }
    }

    fn get_lane(value: &VecValue, lane: u8, elem_bits: u32) -> u64 {
        let bit_index = lane as u32 * elem_bits;
        let word_index = (bit_index / 64) as usize;
        let bit_offset = bit_index % 64;

        if elem_bits == 64 {
            return value[word_index];
        }

        let mask = (1u64 << elem_bits) - 1;
        if bit_offset + elem_bits <= 64 {
            (value[word_index] >> bit_offset) & mask
        } else {
            let low = value[word_index] >> bit_offset;
            let high = value[word_index + 1] << (64 - bit_offset);
            (low | high) & mask
        }
    }

    fn set_lane(value: &mut VecValue, lane: u8, elem_bits: u32, bits: u64) {
        let bit_index = lane as u32 * elem_bits;
        let word_index = (bit_index / 64) as usize;
        let bit_offset = bit_index % 64;

        if elem_bits == 64 {
            value[word_index] = bits;
            return;
        }

        let mask = (1u64 << elem_bits) - 1;
        let bits = bits & mask;
        if bit_offset + elem_bits <= 64 {
            let clear = !(mask << bit_offset);
            value[word_index] = (value[word_index] & clear) | (bits << bit_offset);
        } else {
            let low_bits = 64 - bit_offset;
            let low_mask = (1u64 << low_bits) - 1;
            let high_bits = elem_bits - low_bits;
            let high_mask = (1u64 << high_bits) - 1;

            value[word_index] =
                (value[word_index] & !(low_mask << bit_offset)) | ((bits & low_mask) << bit_offset);
            value[word_index + 1] = (value[word_index + 1] & !high_mask) | (bits >> low_bits);
        }
    }

    /// Vector binary operation helper (integer)
    /// Apply a `VLaneOp` to two zero-extended `elem_bits`-wide lane values,
    /// returning the result masked to `elem_bits`. Signed ops sign-extend the
    /// inputs first; saturating ops clamp to the element's signed/unsigned range.
    fn apply_lane_op(op: VLaneOp, a: u64, b: u64, elem_bits: u32, signed: bool) -> u64 {
        let mask: u64 = if elem_bits >= 64 {
            u64::MAX
        } else {
            (1u64 << elem_bits) - 1
        };
        // Sign-extend a zero-extended `elem_bits` value to i64.
        let sx = |v: u64| -> i64 {
            if elem_bits >= 64 {
                v as i64
            } else {
                let shift = 64 - elem_bits;
                ((v << shift) as i64) >> shift
            }
        };
        let smin: i64 = if elem_bits >= 64 {
            i64::MIN
        } else {
            -(1i64 << (elem_bits - 1))
        };
        let smax: i64 = if elem_bits >= 64 {
            i64::MAX
        } else {
            (1i64 << (elem_bits - 1)) - 1
        };
        let umax: u64 = mask;
        let res: u64 = match op {
            VLaneOp::Add => a.wrapping_add(b),
            VLaneOp::Sub => a.wrapping_sub(b),
            VLaneOp::Mul => a.wrapping_mul(b),
            VLaneOp::And => a & b,
            VLaneOp::Or => a | b,
            VLaneOp::Xor => a ^ b,
            VLaneOp::AndNot => a & !b,
            VLaneOp::OrNot => a | !b,
            VLaneOp::Not => !a,
            VLaneOp::Min => {
                if signed {
                    sx(a).min(sx(b)) as u64
                } else {
                    (a & mask).min(b & mask)
                }
            }
            VLaneOp::Max => {
                if signed {
                    sx(a).max(sx(b)) as u64
                } else {
                    (a & mask).max(b & mask)
                }
            }
            VLaneOp::AddSat => {
                if signed {
                    (sx(a) as i128 + sx(b) as i128).clamp(smin as i128, smax as i128) as u64
                } else {
                    ((a & mask) as u128 + (b & mask) as u128).min(umax as u128) as u64
                }
            }
            VLaneOp::SubSat => {
                if signed {
                    (sx(a) as i128 - sx(b) as i128).clamp(smin as i128, smax as i128) as u64
                } else {
                    (a & mask).saturating_sub(b & mask)
                }
            }
            VLaneOp::Avg => {
                if signed {
                    ((sx(a) as i128 + sx(b) as i128) >> 1) as u64
                } else {
                    (((a & mask) as u128 + (b & mask) as u128) >> 1) as u64
                }
            }
            VLaneOp::AvgRnd => {
                if signed {
                    ((sx(a) as i128 + sx(b) as i128 + 1) >> 1) as u64
                } else {
                    (((a & mask) as u128 + (b & mask) as u128 + 1) >> 1) as u64
                }
            }
            VLaneOp::AbsDiff => {
                if signed {
                    (sx(a) as i128 - sx(b) as i128).unsigned_abs() as u64
                } else {
                    let (x, y) = (a & mask, b & mask);
                    if x >= y { x - y } else { y - x }
                }
            }
        };
        res & mask
    }

    fn vec_binary_op<F>(
        &self,
        ctx: &mut SmirContext,
        dst: VReg,
        src1: VReg,
        src2: VReg,
        elem: VecElementType,
        lanes: u8,
        op: F,
    ) where
        F: Fn(u64, u64) -> u64,
    {
        let a = Self::read_vec(ctx, src1);
        let b = Self::read_vec(ctx, src2);

        let elem_bits = elem.bytes() * 8;
        let mut result = [0u64; 16];

        for lane in 0..lanes {
            let a_elem = Self::get_lane(&a, lane, elem_bits);
            let b_elem = Self::get_lane(&b, lane, elem_bits);
            let res_elem = op(a_elem, b_elem);
            Self::set_lane(&mut result, lane, elem_bits, res_elem);
        }

        Self::write_vec(ctx, dst, result);
    }

    fn vec_binary_op_f32<F>(
        &self,
        ctx: &mut SmirContext,
        dst: VReg,
        src1: VReg,
        src2: VReg,
        lanes: u8,
        op: F,
    ) where
        F: Fn(f32, f32) -> f32,
    {
        let a = Self::read_vec(ctx, src1);
        let b = Self::read_vec(ctx, src2);
        let mut result = [0u64; 16];

        for lane in 0..lanes {
            let a_bits = Self::get_lane(&a, lane, 32) as u32;
            let b_bits = Self::get_lane(&b, lane, 32) as u32;
            let res = op(f32::from_bits(a_bits), f32::from_bits(b_bits));
            Self::set_lane(&mut result, lane, 32, res.to_bits() as u64);
        }

        Self::write_vec(ctx, dst, result);
    }

    fn vec_binary_op_f64<F>(
        &self,
        ctx: &mut SmirContext,
        dst: VReg,
        src1: VReg,
        src2: VReg,
        lanes: u8,
        op: F,
    ) where
        F: Fn(f64, f64) -> f64,
    {
        let a = Self::read_vec(ctx, src1);
        let b = Self::read_vec(ctx, src2);
        let mut result = [0u64; 16];

        for lane in 0..lanes {
            let a_bits = Self::get_lane(&a, lane, 64);
            let b_bits = Self::get_lane(&b, lane, 64);
            let res = op(f64::from_bits(a_bits), f64::from_bits(b_bits));
            Self::set_lane(&mut result, lane, 64, res.to_bits());
        }

        Self::write_vec(ctx, dst, result);
    }
}

impl Default for SmirInterpreter {
    fn default() -> Self {
        Self::new()
    }
}

// ============================================================================
// Tests
// ============================================================================

#[cfg(test)]
mod tests {
    use super::*;
    use crate::smir::flags::FlagUpdate;
    use crate::smir::ir::FunctionBuilder;
    use crate::smir::memory::FlatMemory;

    #[test]
    fn test_basic_arithmetic() {
        let mut ctx = SmirContext::new_x86_64();
        let mut memory = FlatMemory::new(0x1000);
        let mut interp = SmirInterpreter::new();

        // Build a simple function: v0 = 10 + 5
        let mut builder = FunctionBuilder::new(FunctionId(0), 0x1000);
        let v0 = builder.alloc_vreg();
        let v1 = builder.alloc_vreg();
        let v2 = builder.alloc_vreg();

        builder.push_op(
            0x1000,
            OpKind::Mov {
                dst: v0,
                src: SrcOperand::Imm(10),
                width: OpWidth::W64,
            },
        );

        builder.push_op(
            0x1004,
            OpKind::Mov {
                dst: v1,
                src: SrcOperand::Imm(5),
                width: OpWidth::W64,
            },
        );

        builder.push_op(
            0x1008,
            OpKind::Add {
                dst: v2,
                src1: v0,
                src2: SrcOperand::Reg(v1),
                width: OpWidth::W64,
                flags: FlagUpdate::None,
            },
        );

        builder.set_terminator(Terminator::Trap {
            kind: TrapKind::Halt,
        });

        let func = builder.finish();
        let block = func.blocks[0].clone();

        interp.add_block(0x1000, block);
        ctx.pc = 0x1000;

        let exit = interp.run(&mut ctx, &mut memory);

        assert!(matches!(exit, ExitReason::Halt));
        assert_eq!(ctx.read_vreg(v2), 15);
    }

    #[test]
    fn test_memory_operations() {
        let mut ctx = SmirContext::new_x86_64();
        let mut memory = FlatMemory::new(0x2000);
        let mut interp = SmirInterpreter::new();

        // Build: store 42 to [0x1000], load it back
        let mut builder = FunctionBuilder::new(FunctionId(0), 0x1000);
        let v0 = builder.alloc_vreg();
        let v1 = builder.alloc_vreg();

        builder.push_op(
            0x1000,
            OpKind::Mov {
                dst: v0,
                src: SrcOperand::Imm(42),
                width: OpWidth::W64,
            },
        );

        builder.push_op(
            0x1004,
            OpKind::Store {
                src: v0,
                addr: Address::Absolute(0x1800),
                width: MemWidth::B8,
            },
        );

        builder.push_op(
            0x1008,
            OpKind::Load {
                dst: v1,
                addr: Address::Absolute(0x1800),
                width: MemWidth::B8,
                sign: SignExtend::Zero,
            },
        );

        builder.set_terminator(Terminator::Trap {
            kind: TrapKind::Halt,
        });

        let func = builder.finish();
        let block = func.blocks[0].clone();

        interp.add_block(0x1000, block);
        ctx.pc = 0x1000;

        let exit = interp.run(&mut ctx, &mut memory);

        assert!(matches!(exit, ExitReason::Halt));
        assert_eq!(ctx.read_vreg(v1), 42);
    }

    #[test]
    fn test_conditional_branch() {
        let mut ctx = SmirContext::new_x86_64();
        let mut memory = FlatMemory::new(0x1000);
        let mut interp = SmirInterpreter::new();

        // Build: if (1) goto taken else goto not_taken
        let mut builder = FunctionBuilder::new(FunctionId(0), 0x1000);
        let v_cond = builder.alloc_vreg();
        let v_result = builder.alloc_vreg();

        let taken = builder.create_block(0x1100);
        let not_taken = builder.create_block(0x1200);

        // Entry block
        builder.push_op(
            0x1000,
            OpKind::Mov {
                dst: v_cond,
                src: SrcOperand::Imm(1),
                width: OpWidth::W64,
            },
        );
        builder.set_terminator(Terminator::CondBranch {
            cond: v_cond,
            true_target: taken,
            false_target: not_taken,
        });

        // Taken block
        builder.switch_to_block(taken);
        builder.push_op(
            0x1100,
            OpKind::Mov {
                dst: v_result,
                src: SrcOperand::Imm(100),
                width: OpWidth::W64,
            },
        );
        builder.set_terminator(Terminator::Trap {
            kind: TrapKind::Halt,
        });

        // Not taken block
        builder.switch_to_block(not_taken);
        builder.push_op(
            0x1200,
            OpKind::Mov {
                dst: v_result,
                src: SrcOperand::Imm(200),
                width: OpWidth::W64,
            },
        );
        builder.set_terminator(Terminator::Trap {
            kind: TrapKind::Halt,
        });

        let func = builder.finish();

        for block in &func.blocks {
            interp.add_block(block.guest_pc, block.clone());
        }

        ctx.pc = 0x1000;
        let exit = interp.run(&mut ctx, &mut memory);

        assert!(matches!(exit, ExitReason::Halt));
        assert_eq!(ctx.read_vreg(v_result), 100);
    }

    #[test]
    fn test_apply_lane_op_byte() {
        use VLaneOp::*;
        let f = SmirInterpreter::apply_lane_op;
        // wrapping add/sub/mul (signedness-agnostic)
        assert_eq!(f(Add, 0xFF, 0x02, 8, false), 0x01);
        assert_eq!(f(Sub, 0x01, 0x02, 8, false), 0xFF);
        assert_eq!(f(Mul, 0x10, 0x10, 8, false), 0x00); // 256 & 0xFF
        // bitwise
        assert_eq!(f(And, 0xF0, 0x3C, 8, false), 0x30);
        assert_eq!(f(Or, 0xF0, 0x0F, 8, false), 0xFF);
        assert_eq!(f(Xor, 0xFF, 0x0F, 8, false), 0xF0);
        assert_eq!(f(AndNot, 0xF0, 0x0F, 8, false), 0xF0);
        // min/max signed vs unsigned: 0xFF = -1 (signed) / 255 (unsigned)
        assert_eq!(f(Max, 0xFF, 0x01, 8, false), 0xFF); // umax(255,1)
        assert_eq!(f(Max, 0xFF, 0x01, 8, true), 0x01); // smax(-1,1)
        assert_eq!(f(Min, 0xFF, 0x01, 8, false), 0x01); // umin(255,1)
        assert_eq!(f(Min, 0xFF, 0x01, 8, true), 0xFF); // smin(-1,1)
        // saturating
        assert_eq!(f(AddSat, 0xFF, 0x10, 8, false), 0xFF); // u8 clamp
        assert_eq!(f(AddSat, 0x7F, 0x01, 8, true), 0x7F); // i8 +overflow -> 127
        assert_eq!(f(SubSat, 0x01, 0x02, 8, false), 0x00); // u8 underflow -> 0
        assert_eq!(f(SubSat, 0x80, 0x01, 8, true), 0x80); // i8 -128-1 -> -128
        // average (truncating vs rounding)
        assert_eq!(f(Avg, 0xFF, 0x01, 8, false), 0x80); // (255+1)/2
        assert_eq!(f(Avg, 0x02, 0x03, 8, false), 0x02); // (5)/2 trunc
        assert_eq!(f(AvgRnd, 0x02, 0x03, 8, false), 0x03); // (5+1)/2
        // absolute difference
        assert_eq!(f(AbsDiff, 0x01, 0x03, 8, false), 0x02);
        assert_eq!(f(AbsDiff, 0xFF, 0x01, 8, true), 0x02); // |-1 - 1|
    }

    #[test]
    fn test_apply_lane_op_word() {
        use VLaneOp::*;
        let f = SmirInterpreter::apply_lane_op;
        assert_eq!(f(Add, 0xFFFF_FFFF, 1, 32, false), 0);
        assert_eq!(f(Max, 0xFFFF_FFFF, 1, 32, true), 1); // smax(-1,1)
        assert_eq!(f(Max, 0xFFFF_FFFF, 1, 32, false), 0xFFFF_FFFF); // umax
        assert_eq!(f(AddSat, 0x7FFF_FFFF, 1, 32, true), 0x7FFF_FFFF);
        assert_eq!(f(SubSat, 0x8000_0000, 1, 32, true), 0x8000_0000);
        assert_eq!(f(Avg, 0xFFFF_FFFF, 1, 32, false), 0x8000_0000);
    }

    #[test]
    fn test_vlane_hexagon_vreg_end_to_end() {
        // VLane over a full 128-byte HVX vector: V2.b = vadd(V0.b, V1.b).
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0x0101_0101_0101_0101u64; 16]); // every byte = 1
            hex.set_v(1, [0x0202_0202_0202_0202u64; 16]); // every byte = 2
        }
        let v2 = VReg::Arch(ArchReg::Hexagon(HexagonReg::V(2)));
        let v0 = VReg::Arch(ArchReg::Hexagon(HexagonReg::V(0)));
        let v1 = VReg::Arch(ArchReg::Hexagon(HexagonReg::V(1)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VLane {
                    dst: v2,
                    src1: v0,
                    src2: v1,
                    elem: VecElementType::I8,
                    lanes: 128,
                    op: VLaneOp::Add,
                    signed: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(2), [0x0303_0303_0303_0303u64; 16]); // every byte = 3
        } else {
            panic!("not hexagon");
        }
    }

    fn run_widenmul(
        v0: [u64; 16],
        v1: [u64; 16],
        src_elem: VecElementType,
        signed1: bool,
        signed2: bool,
    ) -> ([u64; 16], [u64; 16]) {
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, v0);
            hex.set_v(1, v1);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VWidenMul {
                    dst_lo: mkv(2),
                    dst_hi: mkv(3),
                    src1: mkv(0),
                    src2: mkv(1),
                    src_elem,
                    signed1,
                    signed2,
                    acc: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        match &ctx.arch_regs {
            ArchRegState::Hexagon(hex) => (hex.get_v(2), hex.get_v(3)),
            _ => panic!("not hexagon"),
        }
    }

    #[test]
    fn test_vwidenmul_byte_layout() {
        // V0 bytes = [3,7,3,7,...], V1 = [5,2,5,2,...].
        // lo.h[i] = even_byte products = 3*5 = 15; hi.h[i] = odd = 7*2 = 14.
        let v0 = [0x0703_0703_0703_0703u64; 16];
        let v1 = [0x0205_0205_0205_0205u64; 16];
        let (lo, hi) = run_widenmul(v0, v1, VecElementType::I8, true, true);
        assert_eq!(lo, [0x000F_000F_000F_000Fu64; 16]); // 15 per halfword
        assert_eq!(hi, [0x000E_000E_000E_000Eu64; 16]); // 14 per halfword
    }

    #[test]
    fn test_vwidenmul_signedness() {
        // Every byte of V0 = 0xFF, V1 = 0x02.
        let v0 = [0xFFFF_FFFF_FFFF_FFFFu64; 16];
        let v1 = [0x0202_0202_0202_0202u64; 16];
        // signed*signed: (-1)*2 = -2 = 0xFFFE per halfword.
        let (lo, _hi) = run_widenmul(v0, v1, VecElementType::I8, true, true);
        assert_eq!(lo, [0xFFFE_FFFE_FFFE_FFFEu64; 16]);
        // unsigned*unsigned: 255*2 = 510 = 0x01FE per halfword.
        let (lo_u, _hi) = run_widenmul(v0, v1, VecElementType::I8, false, false);
        assert_eq!(lo_u, [0x01FE_01FE_01FE_01FEu64; 16]);
    }

    #[test]
    fn test_vwidenmul_half_to_word() {
        // half*half -> word pair. V0 half = 0x0003, V1 half = 0x0005 -> 15.
        let v0 = [0x0003_0003_0003_0003u64; 16];
        let v1 = [0x0005_0005_0005_0005u64; 16];
        let (lo, hi) = run_widenmul(v0, v1, VecElementType::I16, true, true);
        assert_eq!(lo, [0x0000_000F_0000_000Fu64; 16]); // word = 15
        assert_eq!(hi, [0x0000_000F_0000_000Fu64; 16]);
    }

    // Run a single VNarrowShiftSat (src_lo=V0, src_hi=V1, amount=R0) and return V2.
    fn run_narrow_shift_sat(
        v0: [u64; 16],
        v1: [u64; 16],
        rt: u32,
        src_elem: VecElementType,
        arith: bool,
        round: bool,
        sat: u8,
    ) -> [u64; 16] {
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, v0);
            hex.set_v(1, v1);
        }
        ctx.write_arch_reg(ArchReg::Hexagon(HexagonReg::R(0)), rt as u64);
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VNarrowShiftSat {
                    dst: mkv(2),
                    src_lo: mkv(0),
                    src_hi: mkv(1),
                    src_elem,
                    amount: SrcOperand::Reg(VReg::Arch(ArchReg::Hexagon(HexagonReg::R(0)))),
                    arith,
                    round,
                    sat,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        match &ctx.arch_regs {
            ArchRegState::Hexagon(hex) => hex.get_v(2),
            _ => panic!("not hexagon"),
        }
    }

    #[test]
    fn test_vnarrowshiftsat_wh_interleave() {
        // word->half, signed src, no round, no shift (rt=0), saturate signed.
        // V0 (src_lo/Vv) word = 0x0000_1234, V1 (src_hi/Vu) word = 0x0000_5678.
        // out half[2i] = sat(0x1234) = 0x1234 (even <- Vv);
        // out half[2i+1] = sat(0x5678) = 0x5678 (odd <- Vu).
        let v0 = [0x0000_1234_0000_1234u64; 16];
        let v1 = [0x0000_5678_0000_5678u64; 16];
        let out = run_narrow_shift_sat(v0, v1, 0, VecElementType::I32, true, false, 1);
        // each 32-bit out word = [Vv-half | Vu-half<<16] = 0x5678_1234
        assert_eq!(out, [0x5678_1234_5678_1234u64; 16]);
    }

    #[test]
    fn test_vnarrowshiftsat_wh_shift_round_sat() {
        // word->half, signed, shift=4, round, saturate signed.
        // src word = 0x0000_00FF = 255. round bias = 1<<3 = 8. (255+8)>>4 = 16.
        let v0 = [0x0000_00FFu64 | (0x0000_00FFu64 << 32); 16];
        let v1 = [0x0000_00FFu64 | (0x0000_00FFu64 << 32); 16];
        let out = run_narrow_shift_sat(v0, v1, 4, VecElementType::I32, true, true, 1);
        assert_eq!(out, [0x0010_0010_0010_0010u64; 16]); // 16 per half
    }

    #[test]
    fn test_vnarrowshiftsat_unsigned_clamp() {
        // word->unsigned half, signed src, no shift; negative source clamps to 0,
        // a large positive clamps to 0xFFFF.
        // V0 word = 0xFFFF_FFFF = -1 (signed) -> unsigned sat -> 0.
        // V1 word = 0x0007_FFFF = 524287 -> unsigned half sat -> 0xFFFF.
        let v0 = [0xFFFF_FFFF_FFFF_FFFFu64; 16];
        let v1 = [0x0007_FFFF_0007_FFFFu64; 16];
        let out = run_narrow_shift_sat(v0, v1, 0, VecElementType::I32, true, false, 2);
        // each word = [0x0000 | 0xFFFF<<16] = 0xFFFF_0000
        assert_eq!(out, [0xFFFF_0000_FFFF_0000u64; 16]);
    }

    #[test]
    fn test_vnarrowshiftsat_truncate() {
        // vasrwh (sat=0): no clamp, just truncate low 16 bits after arithmetic >>.
        // src word = 0x0001_8000 = 98304, shift 0 -> low 16 bits = 0x8000.
        let v0 = [0x0001_8000_0001_8000u64; 16];
        let v1 = [0x0001_8000_0001_8000u64; 16];
        let out = run_narrow_shift_sat(v0, v1, 0, VecElementType::I32, true, false, 0);
        assert_eq!(out, [0x8000_8000_8000_8000u64; 16]);
    }

    #[test]
    fn test_vnarrowshiftsat_unsigned_source() {
        // vasruwuh (arith=false): zero-extend the wide source. word = 0xFFFF_FFFF,
        // shift 16, no round -> 0xFFFF_FFFF >> 16 = 0xFFFF, unsigned sat -> 0xFFFF.
        let v0 = [0xFFFF_FFFF_FFFF_FFFFu64; 16];
        let v1 = [0xFFFF_FFFF_FFFF_FFFFu64; 16];
        let out = run_narrow_shift_sat(v0, v1, 16, VecElementType::I32, false, false, 2);
        assert_eq!(out, [0xFFFF_FFFF_FFFF_FFFFu64; 16]);
    }

    #[test]
    fn test_vsatdw_clamp() {
        // {V1.w[i] : V0.w[i]} 64-bit -> signed 32 clamp.
        // lane: hi=0x0000_0001, lo=0x0000_0000 => 0x1_0000_0000 -> clamp i32 -> MAX.
        // lane: hi=0xFFFF_FFFF, lo=0x0000_0000 => -0x1_0000_0000 -> clamp -> MIN.
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        // word 0 of each: lo=0, hi=1 (positive overflow); make all words identical.
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0u64; 16]); // src_lo low words = 0
            hex.set_v(1, [0x0000_0001_0000_0001u64; 16]); // src_hi = 1 per word
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VSatDW { dst: mkv(2), src_lo: mkv(0), src_hi: mkv(1) },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            // each word = i32::MAX = 0x7FFF_FFFF
            assert_eq!(hex.get_v(2), [0x7FFF_FFFF_7FFF_FFFFu64; 16]);
        } else {
            panic!("not hexagon");
        }
    }

    #[test]
    fn test_vnarrowshiftv_per_lane() {
        // vasrvwuhsat: pair source (V0=lo even, V1=hi odd), per-sub-lane shift
        // from V2 (Vv.uh), unsigned-half saturate. src word = 0x0000_0100 = 256.
        // amount sub-lane = 4 -> 256>>4 = 16 per half.
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0x0000_0100_0000_0100u64; 16]); // src_lo words = 256
            hex.set_v(1, [0x0000_0100_0000_0100u64; 16]); // src_hi words = 256
            hex.set_v(2, [0x0004_0004_0004_0004u64; 16]); // every uh shamt = 4
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VNarrowShiftV {
                    dst: mkv(3),
                    src_lo: mkv(0),
                    src_hi: mkv(1),
                    amount: mkv(2),
                    src_elem: VecElementType::I32,
                    arith: true,
                    round: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(3), [0x0010_0010_0010_0010u64; 16]); // 16 per half
        } else {
            panic!("not hexagon");
        }
    }

    #[test]
    fn test_vwidenaddsub_byte_layout() {
        // V0 bytes = [3,7,...], V1 = [5,2,...]. Even-byte add -> lo.h = 3+5=8,
        // odd-byte add -> hi.h = 7+2=9. Sub: lo.h = 3-5=-2=0xFFFE, hi.h=7-2=5.
        let v0 = [0x0703_0703_0703_0703u64; 16];
        let v1 = [0x0205_0205_0205_0205u64; 16];
        let run = |sub: bool, s1: bool, s2: bool, acc: bool| -> ([u64; 16], [u64; 16]) {
            let mut ctx = SmirContext::new_hexagon();
            let mut memory = FlatMemory::new(0x1000);
            let interp = SmirInterpreter::new();
            if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
                hex.set_v(0, v0);
                hex.set_v(1, v1);
                hex.set_v(2, [0u64; 16]);
                hex.set_v(3, [0u64; 16]);
            }
            let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
            let block = SmirBlock {
                id: BlockId(0),
                guest_pc: 0x1000,
                phis: vec![],
                ops: vec![SmirOp {
                    id: OpId(0),
                    guest_pc: 0x1000,
                    kind: OpKind::VWidenAddSub {
                        dst_lo: mkv(2),
                        dst_hi: mkv(3),
                        src1: mkv(0),
                        src2: mkv(1),
                        src_elem: VecElementType::I8,
                        signed1: s1,
                        signed2: s2,
                        sub,
                        acc,
                    },
                    x86_hint: None,
                }],
                terminator: Terminator::Trap { kind: TrapKind::Halt },
                exec_count: 0,
            };
            interp.execute_block(&mut ctx, &mut memory, &block);
            match &ctx.arch_regs {
                ArchRegState::Hexagon(hex) => (hex.get_v(2), hex.get_v(3)),
                _ => panic!("not hexagon"),
            }
        };
        let (lo, hi) = run(false, false, false, false);
        assert_eq!(lo, [0x0008_0008_0008_0008u64; 16]); // 3+5=8
        assert_eq!(hi, [0x0009_0009_0009_0009u64; 16]); // 7+2=9
        let (lo, hi) = run(true, false, false, false);
        assert_eq!(lo, [0xFFFE_FFFE_FFFE_FFFEu64; 16]); // 3-5=-2
        assert_eq!(hi, [0x0005_0005_0005_0005u64; 16]); // 7-2=5
    }

    #[test]
    fn test_vlaneunary_ops() {
        let run = |v: [u64; 16], elem: VecElementType, lanes: u8, op: u8| -> [u64; 16] {
            let mut ctx = SmirContext::new_hexagon();
            let mut memory = FlatMemory::new(0x1000);
            let interp = SmirInterpreter::new();
            if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
                hex.set_v(0, v);
            }
            let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
            let block = SmirBlock {
                id: BlockId(0),
                guest_pc: 0x1000,
                phis: vec![],
                ops: vec![SmirOp {
                    id: OpId(0),
                    guest_pc: 0x1000,
                    kind: OpKind::VLaneUnary {
                        dst: mkv(1),
                        src: mkv(0),
                        elem,
                        lanes,
                        op,
                        signed: true,
                    },
                    x86_hint: None,
                }],
                terminator: Terminator::Trap { kind: TrapKind::Halt },
                exec_count: 0,
            };
            interp.execute_block(&mut ctx, &mut memory, &block);
            match &ctx.arch_regs {
                ArchRegState::Hexagon(hex) => hex.get_v(1),
                _ => panic!("not hexagon"),
            }
        };
        // Not: ~0 = 0xFFFF... (op 0)
        assert_eq!(run([0u64; 16], VecElementType::I32, 32, 0), [0xFFFF_FFFF_FFFF_FFFFu64; 16]);
        // Abs of 0xFFFE (=-2 as i16) per halfword -> 2 (op 1)
        assert_eq!(run([0xFFFE_FFFE_FFFE_FFFEu64; 16], VecElementType::I16, 64, 1), [0x0002_0002_0002_0002u64; 16]);
        // Clz of 0x0001 halfword -> 15 (op 3)
        assert_eq!(run([0x0001_0001_0001_0001u64; 16], VecElementType::I16, 64, 3), [0x000F_000F_000F_000Fu64; 16]);
        // Popcount of 0x00FF halfword -> 8 (op 4)
        assert_eq!(run([0x00FF_00FF_00FF_00FFu64; 16], VecElementType::I16, 64, 4), [0x0008_0008_0008_0008u64; 16]);
        // NormAmt of 0x0001 halfword: max(clz=15, clz(~)=0)-1 = 14 (op 5)
        assert_eq!(run([0x0001_0001_0001_0001u64; 16], VecElementType::I16, 64, 5), [0x000E_000E_000E_000Eu64; 16]);
    }

    #[test]
    fn test_vshiftacc() {
        // dst.h[i] += src.h[i] << 2, with dst seeded to 1 per halfword.
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0x0003_0003_0003_0003u64; 16]); // src = 3
            hex.set_v(1, [0x0001_0001_0001_0001u64; 16]); // dst seed = 1
        }
        ctx.write_arch_reg(ArchReg::Hexagon(HexagonReg::R(0)), 2); // shift amount = 2
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VShiftAcc {
                    dst: mkv(1),
                    src: mkv(0),
                    amount: SrcOperand::Reg(VReg::Arch(ArchReg::Hexagon(HexagonReg::R(0)))),
                    shift: ShiftOp::Lsl,
                    elem: VecElementType::I16,
                    lanes: 64,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        // 1 + (3<<2) = 13 = 0x000D per halfword.
        match &ctx.arch_regs {
            ArchRegState::Hexagon(hex) => assert_eq!(hex.get_v(1), [0x000D_000D_000D_000Du64; 16]),
            _ => panic!("not hexagon"),
        }
    }

    #[test]
    fn test_vreducemul_byte4_to_word() {
        // 4-tap byte dot product -> word. Every byte of V0 = 2, V1 = 3.
        // Each word lane = sum of 4 products = 4 * (2*3) = 24 = 0x18.
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0x0202_0202_0202_0202u64; 16]);
            hex.set_v(1, [0x0303_0303_0303_0303u64; 16]);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let mk = |op| SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: op,
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(
            &mut ctx,
            &mut memory,
            &mk(OpKind::VReduceMul {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(1),
                src1_elem: VecElementType::I8,
                src2_elem: VecElementType::I8,
                out_elem: VecElementType::I32,
                taps: 4,
                sat: false,
                signed1: false,
                signed2: false,
                acc: false,
            }),
        );
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(2), [0x0000_0018_0000_0018u64; 16]); // word = 24
        }
        // Accumulate: dst already holds 24 per word; +24 -> 48 = 0x30.
        interp.execute_block(
            &mut ctx,
            &mut memory,
            &mk(OpKind::VReduceMul {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(1),
                src1_elem: VecElementType::I8,
                src2_elem: VecElementType::I8,
                out_elem: VecElementType::I32,
                taps: 4,
                sat: false,
                signed1: false,
                signed2: false,
                acc: true,
            }),
        );
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(2), [0x0000_0030_0000_0030u64; 16]); // word = 48
        }
    }

    #[test]
    fn test_vpairpairreducemul() {
        // vmpabusv: lo.h[i] = uu0.ub[2i]*vv0.b[2i] + uu1.ub[2i]*vv1.b[2i].
        // uu0=2, uu1=3, vv0=4, vv1=1 -> 2*4 + 3*1 = 11 per halfword.
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0x0202_0202_0202_0202u64; 16]);
            hex.set_v(1, [0x0303_0303_0303_0303u64; 16]);
            hex.set_v(2, [0x0404_0404_0404_0404u64; 16]);
            hex.set_v(3, [0x0101_0101_0101_0101u64; 16]);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VPairPairReduceMul {
                    dst_lo: mkv(4),
                    dst_hi: mkv(5),
                    src_lo: mkv(0),
                    src_hi: mkv(1),
                    src2_lo: mkv(2),
                    src2_hi: mkv(3),
                    narrow_elem: VecElementType::I8,
                    out_elem: VecElementType::I16,
                    signed1: false,
                    signed2: true,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(4), [0x000B_000B_000B_000Bu64; 16]); // 11
            assert_eq!(hex.get_v(5), [0x000B_000B_000B_000Bu64; 16]);
        }
    }

    #[test]
    fn test_vpairreducemul() {
        // vmpabus: lo.h[i] = uu0.ub[2i]*Rt.sb[0] + uu1.ub[2i]*Rt.sb[1];
        //          hi.h[i] = uu0.ub[2i+1]*Rt.sb[2] + uu1.ub[2i+1]*Rt.sb[3].
        // uu0=2, uu1=3, Rt bytes all 1 -> lo=hi= 2*1+3*1 = 5 per halfword.
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0x0202_0202_0202_0202u64; 16]); // uu0 = src_lo
            hex.set_v(1, [0x0303_0303_0303_0303u64; 16]); // uu1 = src_hi
            hex.set_v(2, [0x0101_0101_0101_0101u64; 16]); // Rt broadcast (bytes all 1)
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VPairReduceMul {
                    dst_lo: mkv(3),
                    dst_hi: mkv(4),
                    src_lo: mkv(0),
                    src_hi: mkv(1),
                    src2: mkv(2),
                    pair_elem: VecElementType::I8,
                    rt_elem: VecElementType::I8,
                    out_elem: VecElementType::I16,
                    signed1: false,
                    signed2: true,
                    acc: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(3), [0x0005_0005_0005_0005u64; 16]); // lo = 5
            assert_eq!(hex.get_v(4), [0x0005_0005_0005_0005u64; 16]); // hi = 5
        }
    }

    #[test]
    fn test_vslidereducemul() {
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let run = |v0: [u64; 16], v1: [u64; 16], rt: [u64; 16], op: OpKind| -> ([u64; 16], [u64; 16]) {
            let mut ctx = SmirContext::new_hexagon();
            let mut memory = FlatMemory::new(0x1000);
            let interp = SmirInterpreter::new();
            if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
                hex.set_v(0, v0);
                hex.set_v(1, v1);
                hex.set_v(2, rt); // I32-broadcast of Rt
            }
            let block = SmirBlock {
                id: BlockId(0),
                guest_pc: 0x1000,
                phis: vec![],
                ops: vec![SmirOp { id: OpId(0), guest_pc: 0x1000, kind: op, x86_hint: None }],
                terminator: Terminator::Trap { kind: TrapKind::Halt },
                exec_count: 0,
            };
            interp.execute_block(&mut ctx, &mut memory, &block);
            if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
                (hex.get_v(3), hex.get_v(4))
            } else {
                unreachable!()
            }
        };
        // mode 0 (vdmpyhb_dv): v0.h=2, v1.h=4, Rt bytes=1 (so all taps=1).
        //   o0 = v0.h[2i]*1 + v0.h[2i+1]*1 = 2+2 = 4
        //   o1 = v0.h[2i+1]*1 + v1.h[2i]*1 = 2+4 = 6
        let v0 = [0x0002_0002_0002_0002u64; 16];
        let v1 = [0x0004_0004_0004_0004u64; 16];
        let rt = [0x0101_0101_0101_0101u64; 16];
        let (lo, hi) = run(v0, v1, rt, OpKind::VSlideReduceMul {
            dst_lo: mkv(3), dst_hi: mkv(4), src_lo: mkv(0), src_hi: mkv(1), src2: mkv(2),
            src_elem: VecElementType::I16, rt_elem: VecElementType::I8, out_elem: VecElementType::I32,
            mode: 0, signed1: true, signed2: true, sat: false, acc: false,
        });
        assert_eq!(lo, [0x0000_0004_0000_0004u64; 16]);
        assert_eq!(hi, [0x0000_0006_0000_0006u64; 16]);

        // mode 1 (vtmpyhb): adds a free addend tap.
        //   o0 = v0.h[2i]*1 + v0.h[2i+1]*1 + v1.h[2i]   = 2+2+4 = 8
        //   o1 = v0.h[2i+1]*1 + v1.h[2i]*1 + v1.h[2i+1] = 2+4+4 = 10
        let (lo, hi) = run(v0, v1, rt, OpKind::VSlideReduceMul {
            dst_lo: mkv(3), dst_hi: mkv(4), src_lo: mkv(0), src_hi: mkv(1), src2: mkv(2),
            src_elem: VecElementType::I16, rt_elem: VecElementType::I8, out_elem: VecElementType::I32,
            mode: 1, signed1: true, signed2: true, sat: false, acc: false,
        });
        assert_eq!(lo, [0x0000_0008_0000_0008u64; 16]);
        assert_eq!(hi, [0x0000_000A_0000_000Au64; 16]);

        // mode 2 (vdmpyhisat): pair -> single, o[i] = v0.h[2i+1]*Rt.h0 + v1.h[2i]*Rt.h1.
        // Rt.h0 = Rt.h1 = 1 (rt bytes all 1 -> halfword = 0x0101 = 257). Use Rt=1 per half.
        let rt2 = [0x0001_0001_0001_0001u64; 16];
        let (lo, _hi) = run(v0, v1, rt2, OpKind::VSlideReduceMul {
            dst_lo: mkv(3), dst_hi: mkv(3), src_lo: mkv(0), src_hi: mkv(1), src2: mkv(2),
            src_elem: VecElementType::I16, rt_elem: VecElementType::I16, out_elem: VecElementType::I32,
            mode: 2, signed1: true, signed2: true, sat: true, acc: false,
        });
        // o = v0.h[2i+1]*1 + v1.h[2i]*1 = 2 + 4 = 6.
        assert_eq!(lo, [0x0000_0006_0000_0006u64; 16]);
    }

    #[test]
    fn test_vrotreducemulpair() {
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let run = |v0: [u64; 16], v1: [u64; 16], rt: [u64; 16], op: OpKind| -> ([u64; 16], [u64; 16]) {
            let mut ctx = SmirContext::new_hexagon();
            let mut memory = FlatMemory::new(0x1000);
            let interp = SmirInterpreter::new();
            if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
                hex.set_v(0, v0); // src_lo
                hex.set_v(1, v1); // src_hi
                hex.set_v(2, rt); // I32-broadcast of Rt
            }
            let block = SmirBlock {
                id: BlockId(0),
                guest_pc: 0x1000,
                phis: vec![],
                ops: vec![SmirOp { id: OpId(0), guest_pc: 0x1000, kind: op, x86_hint: None }],
                terminator: Terminator::Trap { kind: TrapKind::Halt },
                exec_count: 0,
            };
            interp.execute_block(&mut ctx, &mut memory, &block);
            if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
                (hex.get_v(3), hex.get_v(4))
            } else {
                unreachable!()
            }
        };
        // ---- mode 0, imm=0, product (vrmpyubi): all Vuu bytes=2, Rt bytes=1.
        //   o0 = sel.b[0]*1 + v0.b[1]*1 + v0.b[2]*1 + v0.b[3]*1 = 4*2 = 8
        //   o1 = v1.b[0]*1 + v1.b[1]*1 + sel.b[2]*1 + v0.b[3]*1 = 4*2 = 8
        let v0 = [0x0202_0202_0202_0202u64; 16];
        let v1 = [0x0303_0303_0303_0303u64; 16];
        let rt = [0x0101_0101_0101_0101u64; 16];
        let (lo, hi) = run(v0, v1, rt, OpKind::VRotReduceMulPair {
            dst_lo: mkv(3), dst_hi: mkv(4), src_lo: mkv(0), src_hi: mkv(1), src2: mkv(2),
            src_elem: VecElementType::I8, rt_elem: VecElementType::I8, out_elem: VecElementType::I32,
            imm: 0, mode: 0, signed1: false, signed2: false, acc: false, abs_diff: false,
        });
        // o0: all taps from v0 (sel=v0 since imm=0): 2*1*4 = 8.
        assert_eq!(lo, [0x0000_0008u64 | (0x0000_0008u64 << 32); 16]);
        // o1: v1 taps (3) at bytes 0,1; sel(v0)=2 at byte2; v0=2 at byte3:
        //   3+3+2+2 = 10.
        assert_eq!(hi, [0x0000_000Au64 | (0x0000_000Au64 << 32); 16]);

        // ---- mode 0, imm=1 (vrmpyubi #1): sel = v1; Rt rotate by -1.
        //   o0 = sel.b[0]*rb0 + v0.b[1]*rb1 + v0.b[2]*rb2 + v0.b[3]*rb3
        //   with rb(n)=Rt[(n-1)&3]; all Rt bytes are 1 so rb=1 everywhere.
        //   o0 = v1*1 + v0*1 + v0*1 + v0*1 = 3+2+2+2 = 9
        //   o1 = v1.b[0]*rb2 + v1.b[1]*rb3 + sel.b[2]*rb0 + v0.b[3]*rb1
        //      = 3 + 3 + 3 + 2 = 11
        let (lo, hi) = run(v0, v1, rt, OpKind::VRotReduceMulPair {
            dst_lo: mkv(3), dst_hi: mkv(4), src_lo: mkv(0), src_hi: mkv(1), src2: mkv(2),
            src_elem: VecElementType::I8, rt_elem: VecElementType::I8, out_elem: VecElementType::I32,
            imm: 1, mode: 0, signed1: false, signed2: false, acc: false, abs_diff: false,
        });
        assert_eq!(lo, [0x0000_0009u64 | (0x0000_0009u64 << 32); 16]);
        assert_eq!(hi, [0x0000_000Bu64 | (0x0000_000Bu64 << 32); 16]);

        // ---- mode 0, imm=0, abs_diff (vrsadubi): |Vuu.ub - Rt.ub|.
        //   o0 = |sel-1| + |v0-1| + |v0-1| + |v0-1| = 4*|2-1| = 4
        //   o1 = |v1-1|*2 + |sel-1| + |v0-1| = 2*2 + 1 + 1 = 6
        let (lo, hi) = run(v0, v1, rt, OpKind::VRotReduceMulPair {
            dst_lo: mkv(3), dst_hi: mkv(4), src_lo: mkv(0), src_hi: mkv(1), src2: mkv(2),
            src_elem: VecElementType::I8, rt_elem: VecElementType::I8, out_elem: VecElementType::I32,
            imm: 0, mode: 0, signed1: false, signed2: false, acc: false, abs_diff: true,
        });
        assert_eq!(lo, [0x0000_0004u64 | (0x0000_0004u64 << 32); 16]);
        assert_eq!(hi, [0x0000_0006u64 | (0x0000_0006u64 << 32); 16]);

        // ---- mode 1, abs_diff (vdsaduh): unsigned halfwords.
        //   r0 = r1 = 1 (Rt.uh). v0.uh = 4, v1.uh = 6.
        //   o0 = |v0.uh[2i]-1| + |v0.uh[2i+1]-1| = 3 + 3 = 6
        //   o1 = |v0.uh[2i+1]-1| + |v1.uh[2i]-1| = 3 + 5 = 8
        let v0h = [0x0004_0004_0004_0004u64; 16];
        let v1h = [0x0006_0006_0006_0006u64; 16];
        let rth = [0x0001_0001_0001_0001u64; 16];
        let (lo, hi) = run(v0h, v1h, rth, OpKind::VRotReduceMulPair {
            dst_lo: mkv(3), dst_hi: mkv(4), src_lo: mkv(0), src_hi: mkv(1), src2: mkv(2),
            src_elem: VecElementType::I16, rt_elem: VecElementType::I16, out_elem: VecElementType::I32,
            imm: 0, mode: 1, signed1: false, signed2: false, acc: false, abs_diff: true,
        });
        assert_eq!(lo, [0x0000_0006u64 | (0x0000_0006u64 << 32); 16]);
        assert_eq!(hi, [0x0000_0008u64 | (0x0000_0008u64 << 32); 16]);
    }

    #[test]
    fn test_vmulsublane() {
        // vmpyiewuh-like: Vu.w[i] * Vv.uh[2i] (even halfword), low 32. V0 word=3, V1 even-half=5.
        // V1 word = 0x0007_0005 (uh[2i]=5 even, uh[2i+1]=7 odd) -> even pick 5 -> 3*5=15.
        let v0 = [0x0000_0003_0000_0003u64; 16];
        let v1 = [0x0007_0005_0007_0005u64; 16];
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let even = run_vec2(v0, v1, OpKind::VMulSubLane {
            dst: mkv(2), src1: mkv(0), src2: mkv(1),
            out_elem: VecElementType::I32, sub_elem: VecElementType::I16,
            odd: false, signed1: true, signed2: false, acc: false,
        });
        assert_eq!(even, [0x0000_000F_0000_000Fu64; 16]); // 3*5 = 15
        // odd pick: 3 * 7 = 21 = 0x15.
        let odd = run_vec2(v0, v1, OpKind::VMulSubLane {
            dst: mkv(2), src1: mkv(0), src2: mkv(1),
            out_elem: VecElementType::I32, sub_elem: VecElementType::I16,
            odd: true, signed1: true, signed2: false, acc: false,
        });
        assert_eq!(odd, [0x0000_0015_0000_0015u64; 16]); // 3*7 = 21
    }

    #[test]
    fn test_vmulsublanefrac() {
        // vmpyewuh: (Vu.w * Vv.uh[even]) >> 16. Vu.w=0x00100000, Vv.uh[even]=4 -> *4=0x400000 >>16 = 0x40.
        let v0 = [0x0010_0000_0010_0000u64; 16];
        let v1 = [0x0007_0004_0007_0004u64; 16]; // even hw = 0x0004, odd = 0x0007
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(v0, v1, OpKind::VMulSubLaneFrac {
            dst: mkv(2), src1: mkv(0), src2: mkv(1),
            out_elem: VecElementType::I32, sub_elem: VecElementType::I16,
            odd: false, signed1: true, signed2: false,
            shl1: false, rnd: false, shift: 16, sat: false, acc: false, rnd2: false,
        });
        assert_eq!(out, [0x0000_0040_0000_0040u64; 16]);
    }

    #[test]
    fn test_vmulsublanesh() {
        // vmpyieoh: Vd.w[i] = (Vu.h[even=2i] * Vv.h[odd=2i+1]) << 16, low 32 bits.
        // V0 word = 0x0007_0003 (h[2i]=3, h[2i+1]=7) -> even half of Vu = 3.
        // V1 word = 0x0005_0009 (h[2i]=9, h[2i+1]=5) -> odd  half of Vv = 5.
        // 3 * 5 = 15; 15 << 16 = 0x000F_0000.
        let v0 = [0x0007_0003_0007_0003u64; 16];
        let v1 = [0x0005_0009_0005_0009u64; 16];
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(v0, v1, OpKind::VMulSubLaneSh {
            dst: mkv(2), src1: mkv(0), src2: mkv(1),
            out_elem: VecElementType::I32, sub_elem: VecElementType::I16,
            odd1: false, odd2: true, signed1: true, signed2: true, shl: 16,
        });
        assert_eq!(out, [0x000F_0000_000F_0000u64; 16]);

        // Signed: Vu even half = -1 (0xFFFF), Vv odd half = 2 -> -2 << 16 = 0xFFFE_0000.
        let v0n = [0x0000_FFFF_0000_FFFFu64; 16];
        let v1n = [0x0002_0000_0002_0000u64; 16];
        let out2 = run_vec2(v0n, v1n, OpKind::VMulSubLaneSh {
            dst: mkv(2), src1: mkv(0), src2: mkv(1),
            out_elem: VecElementType::I32, sub_elem: VecElementType::I16,
            odd1: false, odd2: true, signed1: true, signed2: true, shl: 16,
        });
        assert_eq!(out2, [0xFFFE_0000_FFFE_0000u64; 16]);
    }

    #[test]
    fn test_vmulword64pair() {
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        // Helper: write src1=V0, src2=V1, dst pair seed = V3/V4; run; return (V3,V4).
        let run = |v0: [u64; 16], v1: [u64; 16], seed_lo: [u64; 16], seed_hi: [u64; 16], op: OpKind|
            -> ([u64; 16], [u64; 16]) {
            let mut ctx = SmirContext::new_hexagon();
            let mut memory = FlatMemory::new(0x1000);
            let interp = SmirInterpreter::new();
            if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
                hex.set_v(0, v0);
                hex.set_v(1, v1);
                hex.set_v(3, seed_lo);
                hex.set_v(4, seed_hi);
            }
            let block = SmirBlock {
                id: BlockId(0),
                guest_pc: 0x1000,
                phis: vec![],
                ops: vec![SmirOp { id: OpId(0), guest_pc: 0x1000, kind: op, x86_hint: None }],
                terminator: Terminator::Trap { kind: TrapKind::Halt },
                exec_count: 0,
            };
            interp.execute_block(&mut ctx, &mut memory, &block);
            match &ctx.arch_regs {
                ArchRegState::Hexagon(hex) => (hex.get_v(3), hex.get_v(4)),
                _ => panic!("not hexagon"),
            }
        };
        // mode 0 (vmpyewuh_64): Vu.w = 0x0001_0000 (65536), Vv.uh0 = 4.
        //   prod = 65536 * 4 = 262144 = 0x4_0000. hi = prod>>16 = 4; lo = (prod<<16) = 0x0000_0000 (truncated u32).
        let v0 = [0x0001_0000_0001_0000u64; 16];
        let v1 = [0x0000_0004_0000_0004u64; 16]; // uh0 (low half) = 4
        let z = [0u64; 16];
        let (lo, hi) = run(v0, v1, z, z, OpKind::VMulWord64Pair {
            dst_lo: mkv(3), dst_hi: mkv(4), src1: mkv(0), src2: mkv(1), mode: 0,
        });
        assert_eq!(hi, [0x0000_0004_0000_0004u64; 16]);
        assert_eq!(lo, [0x0000_0000_0000_0000u64; 16]);

        // mode 1 (vmpyowh_64_acc): Vu.w = 2, Vv.h1 = 3 (high half), seed_hi.w = 5, seed_lo.w = 0xAAAA_BBBB.
        //   prod = 2*3 + 5 = 11 = 0xB. hi = 0xB>>16 = 0. lo = (0xB & 0xffff)<<16 | (0xAAAA_BBBB>>16 & 0xffff)
        //        = 0x000B_0000 | 0x0000_AAAA = 0x000B_AAAA.
        let v0b = [0x0000_0002_0000_0002u64; 16];
        let v1b = [0x0003_0000_0003_0000u64; 16]; // h1 (high half) = 3
        let slo = [0xAAAA_BBBB_AAAA_BBBBu64; 16];
        let shi = [0x0000_0005_0000_0005u64; 16];
        let (lo1, hi1) = run(v0b, v1b, slo, shi, OpKind::VMulWord64Pair {
            dst_lo: mkv(3), dst_hi: mkv(4), src1: mkv(0), src2: mkv(1), mode: 1,
        });
        assert_eq!(hi1, [0x0000_0000_0000_0000u64; 16]);
        assert_eq!(lo1, [0x000B_AAAA_000B_AAAAu64; 16]);
    }

    #[test]
    fn test_vmulevenwiden() {
        // vmpyuhe: out.uw[i] = Vu.uh[2i] * Vv.uh[2i]. V0 even halfwords = 3, V1 even = 5 -> 15.
        // V0 word = 0x0007_0003 (uh[2i]=3, uh[2i+1]=7); V1 word = 0x0009_0005 (uh[2i]=5).
        let v0 = [0x0007_0003_0007_0003u64; 16];
        let v1 = [0x0009_0005_0009_0005u64; 16];
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            v0,
            v1,
            OpKind::VMulEvenWiden {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(1),
                src_elem: VecElementType::I16,
                signed1: false,
                signed2: false,
                acc: false,
            },
        );
        // each word = even_uh(3) * even_uh(5) = 15 = 0x0000000F.
        assert_eq!(out, [0x0000_000F_0000_000Fu64; 16]);
    }

    #[test]
    fn test_vreducemul_signed() {
        // signed byte dot product: V0 byte = 0xFF (-1), V1 byte = 2.
        // Each word = 4 * (-1 * 2) = -8 = 0xFFFFFFF8.
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0xFFFF_FFFF_FFFF_FFFFu64; 16]);
            hex.set_v(1, [0x0202_0202_0202_0202u64; 16]);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VReduceMul {
                    dst: mkv(2),
                    src1: mkv(0),
                    src2: mkv(1),
                    src1_elem: VecElementType::I8,
                    src2_elem: VecElementType::I8,
                    out_elem: VecElementType::I32,
                    taps: 4,
                    sat: false,
                    signed1: true,
                    signed2: true,
                    acc: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(2), [0xFFFF_FFF8_FFFF_FFF8u64; 16]); // word = -8
        }
    }

    fn run_widenext(
        v0: [u64; 16],
        src_elem: VecElementType,
        signed: bool,
        interleave: bool,
    ) -> ([u64; 16], [u64; 16]) {
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, v0);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VWidenExt {
                    dst_lo: mkv(2),
                    dst_hi: mkv(3),
                    src: mkv(0),
                    src_elem,
                    signed,
                    interleave,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        match &ctx.arch_regs {
            ArchRegState::Hexagon(hex) => (hex.get_v(2), hex.get_v(3)),
            _ => panic!("not hexagon"),
        }
    }

    #[test]
    fn test_vwidenext_interleave_zero() {
        // vzb: every byte = 0xAB. Interleaved zero-extend byte->half.
        // lo.h[i] = ZE(byte 2i) = 0x00AB; hi.h[i] = ZE(byte 2i+1) = 0x00AB.
        let (lo, hi) = run_widenext(
            [0xABAB_ABAB_ABAB_ABABu64; 16],
            VecElementType::I8,
            false,
            true,
        );
        assert_eq!(lo, [0x00AB_00AB_00AB_00ABu64; 16]);
        assert_eq!(hi, [0x00AB_00AB_00AB_00ABu64; 16]);
    }

    #[test]
    fn test_vwidenext_interleave_sign() {
        // vsb: every byte = 0x80 (-128). Sign-extend byte->half = 0xFF80.
        let (lo, hi) = run_widenext(
            [0x8080_8080_8080_8080u64; 16],
            VecElementType::I8,
            true,
            true,
        );
        assert_eq!(lo, [0xFF80_FF80_FF80_FF80u64; 16]);
        assert_eq!(hi, [0xFF80_FF80_FF80_FF80u64; 16]);
    }

    #[test]
    fn test_vwidenext_sequential() {
        // vunpackub: sequential. lo.h[i] = ZE(byte i), hi.h[i] = ZE(byte i+64).
        // All bytes = 0x07 -> every output halfword = 0x0007.
        let (lo, hi) = run_widenext(
            [0x0707_0707_0707_0707u64; 16],
            VecElementType::I8,
            false,
            false,
        );
        assert_eq!(lo, [0x0007_0007_0007_0007u64; 16]);
        assert_eq!(hi, [0x0007_0007_0007_0007u64; 16]);
    }

    fn run_vec2(v0: [u64; 16], v1: [u64; 16], op: OpKind) -> [u64; 16] {
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, v0);
            hex.set_v(1, v1);
        }
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: op,
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        match &ctx.arch_regs {
            ArchRegState::Hexagon(hex) => hex.get_v(2),
            _ => panic!("not hexagon"),
        }
    }

    #[test]
    fn test_vpack_even_byte() {
        // vpackeb: out.b[i] = V1(=Vv).b[2i] (low half), out.b[i+64] = V0(=Vu).b[2i] (high half).
        // V0 halfwords = 0xAA11 (byte0=0x11), V1 halfwords = 0xBB22 (byte0=0x22).
        // even byte of every half: V1 -> 0x22, V0 -> 0x11.
        let v0 = [0xAA11_AA11_AA11_AA11u64; 16];
        let v1 = [0xBB22_BB22_BB22_BB22u64; 16];
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            v0,
            v1,
            OpKind::VPack {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(1),
                elem: VecElementType::I8,
                odd: false,
            },
        );
        // low 64 bytes (lanes 0..7 u64) = 0x22 everywhere; high 64 bytes = 0x11.
        assert_eq!(out[0], 0x2222_2222_2222_2222u64);
        assert_eq!(out[7], 0x2222_2222_2222_2222u64);
        assert_eq!(out[8], 0x1111_1111_1111_1111u64);
        assert_eq!(out[15], 0x1111_1111_1111_1111u64);
    }

    #[test]
    fn test_vpacksat_hub() {
        // vpackhub_sat: saturate signed halfword -> unsigned byte [0,255].
        // V1 halfword = 0x0140 (320 -> clamps to 255=0xFF); V0 halfword = 0xFF00 (-256 -> 0).
        let v0 = [0xFF00_FF00_FF00_FF00u64; 16];
        let v1 = [0x0140_0140_0140_0140u64; 16];
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            v0,
            v1,
            OpKind::VPackSat {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(1),
                src_elem: VecElementType::I16,
                to_unsigned: true,
            },
        );
        // low half = sat(V1 halfwords) = 0xFF; high half = sat(V0 halfwords) = 0x00.
        assert_eq!(out[0], 0xFFFF_FFFF_FFFF_FFFFu64);
        assert_eq!(out[7], 0xFFFF_FFFF_FFFF_FFFFu64);
        assert_eq!(out[8], 0x0000_0000_0000_0000u64);
        assert_eq!(out[15], 0x0000_0000_0000_0000u64);
    }

    #[test]
    fn test_vcmptoq_byte_eq() {
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        // V0 byte0 = 0x01, rest 0; V1 all 0. veqb -> byte0 differs (Q bit0=0), all others equal (1).
        let mut v0 = [0u64; 16];
        v0[0] = 0x01;
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, v0);
            hex.set_v(1, [0u64; 16]);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VCmpToQ {
                    dst: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                    src1: mkv(0),
                    src2: mkv(1),
                    cond: VecCmpCond::Eq,
                    elem: VecElementType::I8,
                    lanes: 128,
                    accumulate: None,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            let q = hex.get_q(0);
            assert_eq!(q[0], 0xFFFF_FFFF_FFFF_FFFE); // bit0 (byte0) clear, rest set
            assert_eq!(q[1], 0xFFFF_FFFF_FFFF_FFFF); // bytes 64-127 all equal
        }
    }

    #[test]
    fn test_vqfromvandr() {
        // vandvrt: Qd.bit[i] = (V0.byte[i] & V1.byte[i]) != 0.
        // V0 byte0 = 0x01, rest 0; V1 all 0xFF -> only bit0 set.
        let mut v0 = [0u64; 16];
        v0[0] = 0x01;
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, v0);
            hex.set_v(1, [0xFFFF_FFFF_FFFF_FFFFu64; 16]);
        }
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VQFromVAndR {
                    dst: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                    src1: mkv(0),
                    src2: mkv(1),
                    oracc: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_q(0)[0], 0x1); // only byte 0 -> bit 0
            assert_eq!(hex.get_q(0)[1], 0);
        }
    }

    #[test]
    fn test_vmaskzero() {
        // vandvqv: Q0 byte0 bit set; src(V0)=0xAA. out.byte0=0xAA, rest 0.
        let mut q = [0u64; 16];
        q[0] = 0x1;
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0xAAAA_AAAA_AAAA_AAAAu64; 16]);
            hex.set_q(0, q);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let mkblock = |negate| SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VMaskZero {
                    dst: mkv(2),
                    mask_q: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                    src: mkv(0),
                    negate,
                    oracc: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &mkblock(false));
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(2)[0], 0x0000_0000_0000_00AA); // byte0 = 0xAA, rest 0
            assert_eq!(hex.get_v(2)[1], 0);
        }
        // negate: byte0 -> 0, all other bytes -> 0xAA.
        interp.execute_block(&mut ctx, &mut memory, &mkblock(true));
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(2)[0], 0xAAAA_AAAA_AAAA_AA00);
            assert_eq!(hex.get_v(2)[1], 0xAAAA_AAAA_AAAA_AAAA);
        }
    }

    #[test]
    fn test_vblend_mux() {
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        // Q0 = byte0 bit set only; src_true(V0)=0xAA, src_false(V1)=0xBB.
        let mut q = [0u64; 16];
        q[0] = 0x1; // only byte 0
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, [0xAAAA_AAAA_AAAA_AAAAu64; 16]);
            hex.set_v(1, [0xBBBB_BBBB_BBBB_BBBBu64; 16]);
            hex.set_q(0, q);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VBlend {
                    dst: mkv(2),
                    mask_q: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                    src_true: mkv(0),
                    src_false: mkv(1),
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            // byte0 = 0xAA (Q bit set), bytes 1-7 = 0xBB.
            assert_eq!(hex.get_v(2)[0], 0xBBBB_BBBB_BBBB_BBAA);
            assert_eq!(hex.get_v(2)[1], 0xBBBB_BBBB_BBBB_BBBB);
        }
    }

    #[test]
    fn test_vshiftv_halfword() {
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let sv = |kind| OpKind::VShiftV {
            dst: mkv(2),
            src: mkv(0),
            amount: mkv(1),
            elem: VecElementType::I16,
            lanes: 64,
            kind,
        };
        // vasrhv, +2: 0x0100 >> 2 = 0x0040.
        let out = run_vec2(
            [0x0100_0100_0100_0100u64; 16],
            [0x0002_0002_0002_0002u64; 16],
            sv(VShiftVKind::AshiftR),
        );
        assert_eq!(out, [0x0040_0040_0040_0040u64; 16]);
        // vasrhv, amt=30 -> sxtn(30,5) = -2 -> arithmetic LEFT by 2: 0x0100 << 2 = 0x0400.
        let out2 = run_vec2(
            [0x0100_0100_0100_0100u64; 16],
            [0x001E_001E_001E_001Eu64; 16],
            sv(VShiftVKind::AshiftR),
        );
        assert_eq!(out2, [0x0400_0400_0400_0400u64; 16]);
        // vlsrhv, +2: logical right of 0x8000 = 0x2000 (no sign fill).
        let out3 = run_vec2(
            [0x8000_8000_8000_8000u64; 16],
            [0x0002_0002_0002_0002u64; 16],
            sv(VShiftVKind::LshiftR),
        );
        assert_eq!(out3, [0x2000_2000_2000_2000u64; 16]);
    }

    #[test]
    fn test_vmulshiftsat_vmpyhvsrs() {
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let op = |dst, s1, s2| OpKind::VMulShiftSat {
            dst,
            src1: s1,
            src2: s2,
            src_elem: VecElementType::I16,
            signed1: true,
            signed2: true,
            shift_left: 1,
            round: true,
            sat_bits: 32,
            out_shift: 16,
        };
        // non-saturating: 0x4000*0x4000<<1 +0x8000 = 0x20008000; >>16 = 0x2000.
        let out = run_vec2(
            [0x4000_4000_4000_4000u64; 16],
            [0x4000_4000_4000_4000u64; 16],
            op(mkv(2), mkv(0), mkv(1)),
        );
        assert_eq!(out, [0x2000_2000_2000_2000u64; 16]);
        // saturating: (-32768)^2<<1 +0x8000 overflows i32 -> clamp 0x7FFFFFFF; >>16 = 0x7FFF.
        let out2 = run_vec2(
            [0x8000_8000_8000_8000u64; 16],
            [0x8000_8000_8000_8000u64; 16],
            op(mkv(2), mkv(0), mkv(1)),
        );
        assert_eq!(out2, [0x7FFF_7FFF_7FFF_7FFFu64; 16]);
    }

    #[test]
    fn test_vmulshiftsat_vmpyuhvs() {
        // unsigned 16x16, no shift/round/sat, take high 16: 0xFFFF*0xFFFF>>16 = 0xFFFE.
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            [0xFFFF_FFFF_FFFF_FFFFu64; 16],
            [0xFFFF_FFFF_FFFF_FFFFu64; 16],
            OpKind::VMulShiftSat {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(1),
                src_elem: VecElementType::I16,
                signed1: false,
                signed2: false,
                shift_left: 0,
                round: false,
                sat_bits: 0,
                out_shift: 16,
            },
        );
        assert_eq!(out, [0xFFFE_FFFE_FFFE_FFFEu64; 16]);
    }

    #[test]
    fn test_vlut_byte() {
        // vlutvvb, sel=0 (matchval=0, oh=0): idx=1 (<32, matches group 0) -> out.b[i] = table.b[1*2+0]=table.b[2].
        // Vu all bytes = 1; Vv byte[2] = 0xAB -> out all bytes = 0xAB.
        let v0 = [0x0101_0101_0101_0101u64; 16]; // Vu: idx=1
        let mut v1 = [0u64; 16];
        v1[0] = 0x0000_0000_00AB_0000; // byte 2 = 0xAB
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(v0, v1, OpKind::VLut {
            dst: mkv(2), src_idx: mkv(0), table: mkv(1),
            sel: SrcOperand::Imm(0), nomatch: false, oracc: false,
        });
        assert_eq!(out, [0xABAB_ABAB_ABAB_ABABu64; 16]);
        // out-of-group idx (>=32) with matchval 0 -> 0.
        let out2 = run_vec2([0x4040_4040_4040_4040u64; 16], v1, OpKind::VLut {
            dst: mkv(2), src_idx: mkv(0), table: mkv(1),
            sel: SrcOperand::Imm(0), nomatch: false, oracc: false,
        });
        assert_eq!(out2, [0u64; 16]); // idx=0x40 -> (0x40 & 0xe0)=0x40 != 0 -> no match -> 0
    }

    #[test]
    fn test_vdealb4w() {
        // Vu words = 0x04030201 (byte0=1, byte2=3); Vv words = 0x08070605 (byte0=5, byte2=7).
        // out: bytes 0-31 = Vv.b0=5, 32-63 = Vv.b2=7, 64-95 = Vu.b0=1, 96-127 = Vu.b2=3.
        let v0 = [0x0403_0201_0403_0201u64; 16]; // Vu
        let v1 = [0x0807_0605_0807_0605u64; 16]; // Vv
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(v0, v1, OpKind::VDealB4W { dst: mkv(2), src1: mkv(0), src2: mkv(1) });
        assert_eq!(out[0], 0x0505_0505_0505_0505u64); // bytes 0-7 = Vv.b0
        assert_eq!(out[4], 0x0707_0707_0707_0707u64); // bytes 32-39 = Vv.b2
        assert_eq!(out[8], 0x0101_0101_0101_0101u64); // bytes 64-71 = Vu.b0
        assert_eq!(out[12], 0x0303_0303_0303_0303u64); // bytes 96-103 = Vu.b2
    }

    #[test]
    fn test_valign_right_shift4() {
        // valignb shift=4: out[i] = i+4<128 ? Vv[i+4] : Vu[i+4-128].
        // Vu(V0) all 0xAA, Vv(V1) all 0xBB -> bytes 0..123 = 0xBB, 124..127 = 0xAA.
        let v0 = [0xAAAA_AAAA_AAAA_AAAAu64; 16]; // Vu
        let v1 = [0xBBBB_BBBB_BBBB_BBBBu64; 16]; // Vv
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            v0,
            v1,
            OpKind::VAlign {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(1),
                amount: SrcOperand::Imm(4),
                left: false,
            },
        );
        assert_eq!(out[0], 0xBBBB_BBBB_BBBB_BBBBu64); // bytes 0-7 from Vv
        // bytes 120-123 = 0xBB (from Vv), 124-127 = 0xAA (wrapped from Vu)
        assert_eq!(out[15], 0xAAAA_AAAA_BBBB_BBBBu64);
    }

    #[test]
    fn test_valign_vror() {
        // vror = VAlign(src,src,Rt,left=false): out[i] = src[(i+amt)&127].
        // Distinguishable: V0 lane0 low byte = 0x11, all else 0. amt=127 -> rotate so
        // the byte at index 0 moves to index 1 (out[127]=src[(127+127)&127]=src[126]=0,
        // out[0]=src[127]=0, ... out[1]=src[(1+127)&127]=src[0]=0x11).
        let mut v0 = [0u64; 16];
        v0[0] = 0x11; // byte 0 = 0x11
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            v0,
            v0,
            OpKind::VAlign {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(0),
                amount: SrcOperand::Imm(127),
                left: false,
            },
        );
        // out byte 1 = src byte 0 = 0x11; everything else 0.
        assert_eq!(out[0], 0x0000_0000_0000_1100u64); // byte1 = 0x11
        for w in &out[1..] {
            assert_eq!(*w, 0);
        }
    }

    #[test]
    fn test_vshuffle2_byte_roundtrip() {
        // shuffle then deal must be identity. Use a distinguishable per-byte pattern.
        let mut v0 = [0u64; 16];
        for (i, w) in v0.iter_mut().enumerate() {
            // each byte = its global index (mod 256)
            let mut x = 0u64;
            for b in 0..8 {
                x |= (((i * 8 + b) as u64) & 0xff) << (b * 8);
            }
            *w = x;
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        // shuffle V0 -> V2
        let shuffled = run_vec2(
            v0,
            [0u64; 16],
            OpKind::VShuffle2 {
                dst: mkv(2),
                src: mkv(0),
                elem: VecElementType::I8,
                deal: false,
            },
        );
        // deal the shuffled value -> should recover v0
        let dealt = run_vec2(
            shuffled,
            [0u64; 16],
            OpKind::VShuffle2 {
                dst: mkv(2),
                src: mkv(0),
                elem: VecElementType::I8,
                deal: true,
            },
        );
        assert_eq!(dealt, v0, "deal(shuffle(x)) must equal x");
        // explicit check: shuffle out[0]=src.b[0], out[1]=src.b[64].
        assert_eq!((shuffled[0] & 0xff) as u8, 0); // src byte 0
        assert_eq!(((shuffled[0] >> 8) & 0xff) as u8, 64); // src byte 64
    }

    #[test]
    fn test_vshuffleeo_even_byte() {
        // vshuffeb: out.b[2i] = Vv.b[2i], out.b[2i+1] = Vu.b[2i].
        // V0(=Vu) halfwords = 0x__11 (byte0=0x11), V1(=Vv) = 0x__22 (byte0=0x22).
        let v0 = [0xAA11_AA11_AA11_AA11u64; 16];
        let v1 = [0xBB22_BB22_BB22_BB22u64; 16];
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            v0,
            v1,
            OpKind::VShuffleEO {
                dst: mkv(2),
                src1: mkv(0),
                src2: mkv(1),
                elem: VecElementType::I8,
                odd: false,
            },
        );
        // every output halfword = Vv.b0(0x22) | Vu.b0(0x11)<<8 = 0x1122.
        assert_eq!(out, [0x1122_1122_1122_1122u64; 16]);
    }

    #[test]
    fn test_vbroadcast_gpr_to_words() {
        // Splat GPR R5 = 0xDEADBEEF into every word lane of V2.
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        ctx.write_arch_reg(ArchReg::Hexagon(HexagonReg::R(5)), 0xDEAD_BEEF);
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VBroadcast {
                    dst: VReg::Arch(ArchReg::Hexagon(HexagonReg::V(2))),
                    scalar: VReg::Arch(ArchReg::Hexagon(HexagonReg::R(5))),
                    elem: VecElementType::I32,
                    lanes: 32,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap {
                kind: TrapKind::Halt,
            },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_v(2), [0xDEAD_BEEF_DEAD_BEEFu64; 16]);
        }
    }

    // Run an op with V0=Vx(dst), V1=Vu, Q0 seeded; return V0 after.
    fn run_lanecond(vx: [u64; 16], vu: [u64; 16], q: [u64; 16], op: OpKind) -> [u64; 16] {
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, vx);
            hex.set_v(1, vu);
            hex.set_q(0, q);
        }
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp { id: OpId(0), guest_pc: 0x1000, kind: op, x86_hint: None }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        match &ctx.arch_regs {
            ArchRegState::Hexagon(hex) => hex.get_v(0),
            _ => panic!("not hexagon"),
        }
    }

    #[test]
    fn test_vlanecond_byte() {
        // if (Q0) V0.b += V1.b: byte0 Q-set -> add, byte1 Q-clear -> unchanged.
        let mut vx = [0u64; 16];
        vx[0] = 0x0000_0000_0000_2010; // byte0=0x10, byte1=0x20
        let mut vu = [0u64; 16];
        vu[0] = 0x0000_0000_0000_0505; // byte0=0x05, byte1=0x05
        let mut q = [0u64; 16];
        q[0] = 0b01; // only Q bit0 set (covers byte0)
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_lanecond(
            vx,
            vu,
            q,
            OpKind::VLaneCond {
                dst: mkv(0),
                src: mkv(1),
                mask_q: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                elem: VecElementType::I8,
                lanes: 128,
                sub: false,
                negate: false,
            },
        );
        // byte0: 0x10+0x05=0x15 (Q set); byte1: 0x20 unchanged (Q clear).
        assert_eq!(out[0] & 0xffff, 0x2015);
        // negate: byte0 unchanged, byte1 adds.
        let out_n = run_lanecond(
            vx,
            vu,
            q,
            OpKind::VLaneCond {
                dst: mkv(0),
                src: mkv(1),
                mask_q: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                elem: VecElementType::I8,
                lanes: 128,
                sub: false,
                negate: true,
            },
        );
        assert_eq!(out_n[0] & 0xffff, 0x2510); // byte0=0x10, byte1=0x20+0x05=0x25
    }

    #[test]
    fn test_vcarry_addcarryo() {
        // carryo: V0.w,Q3 = vadd(V1.w,V2.w):carry (cin=0). Lane0: 0xFFFFFFFF +
        // 0x00000001 = 0 with carry-out -> all 4 Q bits of group 0 set.
        let mut v1 = [0u64; 16];
        v1[0] = 0x0000_0001_FFFF_FFFF; // word0=0xFFFFFFFF, word1=1
        let mut v2 = [0u64; 16];
        v2[0] = 0x0000_0000_0000_0001; // word0=1, word1=0
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(1, v1);
            hex.set_v(2, v2);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VCarry {
                    dst: mkv(0),
                    src1: mkv(1),
                    src2: mkv(2),
                    q_inout: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(3))),
                    sub: false,
                    has_cin: false,
                    cin0: false,
                    has_cout: true,
                    sat: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            let v = hex.get_v(0);
            assert_eq!(v[0], 0x0000_0001_0000_0000); // word0=0(carry), word1=1+0=1
            let q = hex.get_q(3);
            assert_eq!(q[0] & 0xff, 0x0f); // group0 all set (carry), group1 clear
        }
    }

    #[test]
    fn test_vswap_pair() {
        // Vdd = vswap(Q0, V0, V1): byte0 Q-set -> lo=Vu(V0), hi=Vv(V1);
        // byte1 Q-clear -> lo=Vv(V1), hi=Vu(V0).
        let mut v0 = [0u64; 16];
        v0[0] = 0x0000_0000_0000_1110; // byte0=0x10, byte1=0x11 (Vu)
        let mut v1 = [0u64; 16];
        v1[0] = 0x0000_0000_0000_2120; // byte0=0x20, byte1=0x21 (Vv)
        let mut q = [0u64; 16];
        q[0] = 0b01; // byte0 Q-set
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(0, v0);
            hex.set_v(1, v1);
            hex.set_q(0, q);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VSwap {
                    dst_lo: mkv(2),
                    dst_hi: mkv(3),
                    mask_q: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                    src1: mkv(0),
                    src2: mkv(1),
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            // lo: byte0 = Vu(0x10), byte1 = Vv(0x21)
            assert_eq!(hex.get_v(2)[0] & 0xffff, 0x2110);
            // hi: byte0 = Vv(0x20), byte1 = Vu(0x11)
            assert_eq!(hex.get_v(3)[0] & 0xffff, 0x1120);
        }
    }

    #[test]
    fn test_vcondmove_cancel() {
        // if (P0) V0=V1. P0=false -> V0 keeps its prior value (no write).
        let v_old = [0x1111_1111_1111_1111u64; 16];
        let v_new = [0x2222_2222_2222_2222u64; 16];
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let run = |pval: u64, negate: bool| -> [u64; 16] {
            let mut ctx = SmirContext::new_hexagon();
            let mut memory = FlatMemory::new(0x1000);
            let interp = SmirInterpreter::new();
            ctx.write_arch_reg(ArchReg::Hexagon(HexagonReg::P(0)), pval);
            if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
                hex.set_v(0, v_old);
                hex.set_v(1, v_new);
            }
            let block = SmirBlock {
                id: BlockId(0),
                guest_pc: 0x1000,
                phis: vec![],
                ops: vec![SmirOp {
                    id: OpId(0),
                    guest_pc: 0x1000,
                    kind: OpKind::VCondMove {
                        dst_lo: mkv(0),
                        dst_hi: None,
                        src_lo: mkv(1),
                        src_hi: mkv(1),
                        pred: VReg::Arch(ArchReg::Hexagon(HexagonReg::P(0))),
                        negate,
                    },
                    x86_hint: None,
                }],
                terminator: Terminator::Trap { kind: TrapKind::Halt },
                exec_count: 0,
            };
            interp.execute_block(&mut ctx, &mut memory, &block);
            match &ctx.arch_regs {
                ArchRegState::Hexagon(hex) => hex.get_v(0),
                _ => panic!(),
            }
        };
        assert_eq!(run(1, false), v_new); // P0 true -> move
        assert_eq!(run(0, false), v_old); // P0 false -> cancel
        assert_eq!(run(0, true), v_new); // !P0 (P0 false) -> move
        assert_eq!(run(1, true), v_old); // !P0 (P0 true) -> cancel
    }

    #[test]
    fn test_vprefixqb() {
        // V0.b = prefixsum(Q0): byte i = count of set Q bits in bytes 0..=i.
        // Q0 bits: byte0 set, byte2 set -> prefix b0=1,b1=1,b2=2,b3=2,...
        let mut q = [0u64; 16];
        q[0] = 0b0101; // bits 0 and 2 set
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_q(0, q);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VPrefixSumQ {
                    dst: mkv(0),
                    mask_q: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                    elem: VecElementType::I8,
                    lanes: 128,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            let v = hex.get_v(0);
            // bytes: b0=1, b1=1, b2=2, b3=2 -> word0 low = 0x02020101
            assert_eq!(v[0] & 0xffff_ffff, 0x0202_0101);
        }
    }

    #[test]
    fn test_vmaskzero_oracc() {
        // vandqrt_acc: V2 |= (Q0 ? src : 0). V2 prior = 0x0F per byte;
        // src = 0xF0 per byte; Q0 byte0 set -> byte0 = 0x0F|0xF0=0xFF, others 0x0F.
        let mut q = [0u64; 16];
        q[0] = 0b01;
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        if let ArchRegState::Hexagon(hex) = &mut ctx.arch_regs {
            hex.set_v(2, [0x0F0F_0F0F_0F0F_0F0Fu64; 16]); // dst prior
            hex.set_v(0, [0xF0F0_F0F0_F0F0_F0F0u64; 16]); // src
            hex.set_q(0, q);
        }
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VMaskZero {
                    dst: mkv(2),
                    mask_q: VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(0))),
                    src: mkv(0),
                    negate: false,
                    oracc: true,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            let v = hex.get_v(2);
            assert_eq!(v[0] & 0xff, 0xFF); // byte0 OR'd
            assert_eq!((v[0] >> 8) & 0xff, 0x0F); // byte1 unchanged
        }
    }

    #[test]
    fn test_vrotr() {
        // Vd.uw[i] = rotate_right(Vu.uw[i], amt&0x1f). Vu word = 0x0000_0001,
        // amt = 4 -> rotate_right(1,4) = 0x1000_0000.
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            [0x0000_0001_0000_0001u64; 16],
            [0x0000_0004_0000_0004u64; 16],
            OpKind::VRotr { dst: mkv(2), src: mkv(0), amount: mkv(1) },
        );
        assert_eq!(out, [0x1000_0000_1000_0000u64; 16]);
    }

    #[test]
    fn test_vaddsub_mixed_sat() {
        // vaddububb_sat: ub + b:sat. 0xFF + (+1) -> saturate to 0xFF.
        // 0x01 + (-2 = 0xFE) -> -1 -> saturate to 0. Use byte pattern u=0xFF01..,
        // v=0x01FE.. -> bytes alternate.
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let out = run_vec2(
            [0x0000_0000_0000_01FFu64; 16],
            [0x0000_0000_0000_FE01u64; 16],
            OpKind::VAddSubMixedSat { dst: mkv(2), src1: mkv(0), src2: mkv(1), sub: false },
        );
        // byte0: 0xFF + 1 = 256 -> 255 (0xFF); byte1: 0x01 + (-2) = -1 -> 0.
        assert_eq!(out[0] & 0xffff, 0x00FF);
    }

    #[test]
    fn test_vsetq() {
        // vsetq(5): low 5 bits set -> 0x1F.
        let mkv = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::V(n)));
        let mkq = |n| VReg::Arch(ArchReg::Hexagon(HexagonReg::Q(n)));
        let mut ctx = SmirContext::new_hexagon();
        let mut memory = FlatMemory::new(0x1000);
        let interp = SmirInterpreter::new();
        ctx.write_arch_reg(ArchReg::Hexagon(HexagonReg::R(5)), 5);
        let block = SmirBlock {
            id: BlockId(0),
            guest_pc: 0x1000,
            phis: vec![],
            ops: vec![SmirOp {
                id: OpId(0),
                guest_pc: 0x1000,
                kind: OpKind::VSetPredQ {
                    dst: mkq(0),
                    scalar: VReg::Arch(ArchReg::Hexagon(HexagonReg::R(5))),
                    v2: false,
                },
                x86_hint: None,
            }],
            terminator: Terminator::Trap { kind: TrapKind::Halt },
            exec_count: 0,
        };
        interp.execute_block(&mut ctx, &mut memory, &block);
        let _ = mkv;
        if let ArchRegState::Hexagon(hex) = &ctx.arch_regs {
            assert_eq!(hex.get_q(0)[0], 0x1F);
        }
    }
}
