Analysis & Synthesis report for P1
Wed May 16 16:20:43 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 16 16:20:43 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; P1                                          ;
; Top-level Entity Name              ; P1                                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 898                                         ;
;     Total combinational functions  ; 756                                         ;
;     Dedicated logic registers      ; 324                                         ;
; Total registers                    ; 324                                         ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; P1                 ; P1                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; P1.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf          ;         ;
; FIFO_CONFIG.vhd                  ; yes             ; User VHDL File                     ; C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd ;         ;
; buffer3.vhd                      ; yes             ; User VHDL File                     ; C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd     ;         ;
; Shifter.vhd                      ; yes             ; User VHDL File                     ; C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd     ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 898       ;
;                                             ;           ;
; Total combinational functions               ; 756       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 357       ;
;     -- 3 input functions                    ; 372       ;
;     -- <=2 input functions                  ; 27        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 756       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 324       ;
;     -- Dedicated logic registers            ; 324       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 49        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 324       ;
; Total fan-out                               ; 3642      ;
; Average fan-out                             ; 3.09      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name   ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+-------------+--------------+
; |P1                        ; 756 (0)             ; 324 (0)                   ; 0           ; 0            ; 0       ; 0         ; 49   ; 0            ; |P1                   ; P1          ; work         ;
;    |Buffer3:inst|          ; 460 (460)           ; 303 (303)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |P1|Buffer3:inst      ; Buffer3     ; work         ;
;    |FIFO_CONFIG:inst1|     ; 32 (32)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |P1|FIFO_CONFIG:inst1 ; FIFO_CONFIG ; work         ;
;    |Shifter:inst2|         ; 264 (264)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |P1|Shifter:inst2     ; Shifter     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+------------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal         ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------------+------------------------+
; Shifter:inst2|bufferout[11]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[10]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[9]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[8]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[7]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[6]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[5]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[4]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[3]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[2]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[1]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[0]                           ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|buffer1[11]                            ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[10]                            ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[9]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[8]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[7]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[6]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[5]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[4]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[3]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[2]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[1]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|buffer1[0]                             ; FIFO_CONFIG:inst1|OUTPUT[2] ; yes                    ;
; Shifter:inst2|bufferout[24]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[25]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[26]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[27]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[28]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[29]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[30]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[31]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[32]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[33]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[34]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[35]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[36]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[37]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[38]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[39]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[40]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[41]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[42]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[43]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[44]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[45]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[46]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[47]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[48]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[49]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[50]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[51]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[52]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[53]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[54]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[55]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[56]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[57]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[58]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[59]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[60]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[61]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[62]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[63]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[64]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[65]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[66]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[67]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[68]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[69]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[70]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[71]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[72]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[73]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[74]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[75]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[76]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[77]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[78]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[79]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[80]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[81]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[82]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[83]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[84]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[85]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[86]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[87]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[88]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[89]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[90]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[91]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[92]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[93]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[94]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[95]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[96]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[97]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[98]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Shifter:inst2|bufferout[99]                          ; FIFO_CONFIG:inst1|OUTPUT[3] ; yes                    ;
; Number of user-specified and inferred latches = 264  ;                             ;                        ;
+------------------------------------------------------+-----------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------+---------------------------------------------------+
; Register name                                  ; Reason for Removal                                ;
+------------------------------------------------+---------------------------------------------------+
; FIFO_CONFIG:inst1|Current[4..31]               ; Stuck at GND due to stuck port data_in            ;
; Buffer3:inst|MASK[3]                           ; Merged with Buffer3:inst|MASK[2]                  ;
; Buffer3:inst|MASK[1]                           ; Merged with Buffer3:inst|MASK[0]                  ;
; FIFO_CONFIG:inst1|SPACE_AVAILABLE[5..9,11..31] ; Merged with FIFO_CONFIG:inst1|SPACE_AVAILABLE[10] ;
; Buffer3:inst|counter[5..9,11..31]              ; Merged with Buffer3:inst|counter[10]              ;
; Buffer3:inst|BufferCount[4..9,11..31]          ; Merged with Buffer3:inst|BufferCount[10]          ;
; Buffer3:inst|MASK[0]                           ; Stuck at VCC due to stuck port data_in            ;
; Buffer3:inst|BufferCount[10]                   ; Stuck at GND due to stuck port data_in            ;
; Buffer3:inst|counter[10]                       ; Stuck at GND due to stuck port data_in            ;
; Total Number of Removed Registers = 112        ;                                                   ;
+------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 324   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 301   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |P1|Buffer3:inst|MASK[2]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |P1|Buffer3:inst|ADC_out[10]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[1]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |P1|FIFO_CONFIG:inst1|OUTPUT[3]  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[16]     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[31]     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[39]     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[48]     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[60]     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[72]     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[84]     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[96]     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[108]    ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[131]    ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |P1|Buffer3:inst|buffer1[137]    ;
; 14:1               ; 5 bits    ; 45 LEs        ; 40 LEs               ; 5 LEs                  ; Yes        ; |P1|Buffer3:inst|BufferCount[10] ;
; 38:1               ; 2 bits    ; 50 LEs        ; 34 LEs               ; 16 LEs                 ; Yes        ; |P1|Buffer3:inst|counter[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 324                         ;
;     ENA               ; 287                         ;
;     ENA SCLR          ; 14                          ;
;     SCLR SLD          ; 3                           ;
;     plain             ; 20                          ;
; cycloneiii_lcell_comb ; 758                         ;
;     normal            ; 758                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 372                         ;
;         4 data inputs ; 357                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed May 16 16:20:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file p1.bdf
    Info (12023): Found entity 1: P1
Info (12021): Found 2 design units, including 1 entities, in source file adc_in.vhd
    Info (12022): Found design unit 1: ADC_in-Calculations File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd Line: 20
    Info (12023): Found entity 1: ADC_in File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fifo_config.vhd
    Info (12022): Found design unit 1: FIFO_CONFIG-Calculations File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd Line: 20
    Info (12023): Found entity 1: FIFO_CONFIG File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file buffers.vhd
    Info (12022): Found design unit 1: Buffers-Calculations File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffers.vhd Line: 22
    Info (12023): Found entity 1: Buffers File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffers.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file buffer2.vhd
    Info (12022): Found design unit 1: Buffer2-Calculations File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffer2.vhd Line: 23
    Info (12023): Found entity 1: Buffer2 File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Buffer2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file buffer3.vhd
    Info (12022): Found design unit 1: Buffer3-Calculations File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd Line: 32
    Info (12023): Found entity 1: Buffer3 File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: Shifter-Calculations File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 16
    Info (12023): Found entity 1: Shifter File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 6
Info (12127): Elaborating entity "P1" for the top level hierarchy
Info (12128): Elaborating entity "Buffer3" for hierarchy "Buffer3:inst"
Warning (10036): Verilog HDL or VHDL warning at buffer3.vhd(37): object "shifter" assigned a value but never read File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/buffer3.vhd Line: 37
Info (12128): Elaborating entity "Shifter" for hierarchy "Shifter:inst2"
Warning (10492): VHDL Process Statement warning at Shifter.vhd(28): signal "FIFO_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 28
Warning (10492): VHDL Process Statement warning at Shifter.vhd(34): signal "FIFO_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 34
Warning (10631): VHDL Process Statement warning at Shifter.vhd(25): inferring latch(es) for signal or variable "buffer1", which holds its previous value in one or more paths through the process File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Warning (10631): VHDL Process Statement warning at Shifter.vhd(25): inferring latch(es) for signal or variable "bufferout", which holds its previous value in one or more paths through the process File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[0]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[1]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[2]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[3]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[4]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[5]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[6]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[7]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[8]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[9]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[10]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[11]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[12]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[13]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[14]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[15]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[16]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[17]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[18]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[19]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[20]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[21]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[22]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[23]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[24]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[25]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[26]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[27]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[28]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[29]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[30]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[31]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[32]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[33]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[34]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[35]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[36]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[37]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[38]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[39]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[40]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[41]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[42]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[43]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[44]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[45]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[46]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[47]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[48]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[49]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[50]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[51]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[52]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[53]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[54]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[55]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[56]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[57]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[58]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[59]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[60]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[61]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[62]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[63]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[64]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[65]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[66]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[67]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[68]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[69]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[70]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[71]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[72]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[73]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[74]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[75]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[76]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[77]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[78]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[79]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[80]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[81]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[82]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[83]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[84]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[85]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[86]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[87]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[88]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[89]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[90]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[91]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[92]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[93]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[94]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[95]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[96]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[97]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[98]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[99]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[100]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[101]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[102]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[103]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[104]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[105]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[106]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[107]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[108]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[109]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[110]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[111]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[112]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[113]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[114]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[115]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[116]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[117]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[118]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[119]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[120]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[121]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[122]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[123]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[124]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[125]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[126]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[127]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[128]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[129]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[130]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[131]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[132]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[133]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[134]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[135]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[136]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[137]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[138]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[139]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[140]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[141]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[142]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "bufferout[143]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[0]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[1]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[2]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[3]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[4]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[5]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[6]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[7]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[8]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[9]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[10]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[11]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[12]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[13]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[14]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[15]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[16]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[17]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[18]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[19]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[20]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[21]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[22]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[23]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[24]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[25]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[26]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[27]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[28]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[29]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[30]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[31]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[32]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[33]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[34]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[35]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[36]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[37]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[38]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[39]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[40]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[41]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[42]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[43]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[44]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[45]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[46]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[47]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[48]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[49]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[50]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[51]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[52]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[53]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[54]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[55]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[56]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[57]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[58]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[59]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[60]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[61]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[62]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[63]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[64]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[65]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[66]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[67]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[68]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[69]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[70]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[71]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[72]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[73]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[74]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[75]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[76]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[77]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[78]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[79]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[80]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[81]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[82]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[83]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[84]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[85]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[86]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[87]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[88]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[89]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[90]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[91]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[92]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[93]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[94]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[95]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[96]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[97]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[98]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[99]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[100]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[101]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[102]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[103]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[104]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[105]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[106]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[107]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[108]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[109]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[110]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[111]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[112]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[113]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[114]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[115]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[116]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[117]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[118]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[119]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[120]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[121]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[122]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[123]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[124]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[125]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[126]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[127]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[128]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[129]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[130]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[131]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[132]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[133]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[134]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[135]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[136]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[137]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[138]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[139]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[140]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[141]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[142]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (10041): Inferred latch for "buffer1[143]" at Shifter.vhd(25) File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Shifter.vhd Line: 25
Info (12128): Elaborating entity "FIFO_CONFIG" for hierarchy "FIFO_CONFIG:inst1"
Warning (10540): VHDL Signal Declaration warning at FIFO_CONFIG.vhd(24): used explicit default value for signal "MAX" because signal was never assigned a value File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd Line: 24
Warning (10034): Output port "OUTPUT[5..4]" at FIFO_CONFIG.vhd(14) has no driver File: C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/FIFO_CONFIG.vhd Line: 14
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "MASK[1]" is stuck at VCC
    Warning (13410): Pin "MASK[0]" is stuck at VCC
    Warning (13410): Pin "OUTPUTCHECK[5]" is stuck at GND
    Warning (13410): Pin "OUTPUTCHECK[4]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 949 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 900 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 726 megabytes
    Info: Processing ended: Wed May 16 16:20:43 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


