INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/ECE532/prj/IP/camera_vga/IP/xbar/xbar.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
WARNING: [VRFC 10-986] literal value truncated to fit in 18 bits [K:/ECE532/prj/IP/camera_vga/IP/xbar/xbar.srcs/sim_1/new/sim.sv:39]
WARNING: [VRFC 10-986] literal value truncated to fit in 18 bits [K:/ECE532/prj/IP/camera_vga/IP/xbar/xbar.srcs/sim_1/new/sim.sv:44]
