0.7
2020.2
Jun 10 2021
20:04:57
D:/intelight/intelight/intelight.sim/sim_1/synth/timing/xsim/memory_wrapper_tb_time_synth.v,1648028535,verilog,,D:/intelight/intelight/intelight.srcs/sim_1/new/memory_tb.v,,RAM_0_imp_17C6A8L;RAM_1_imp_G63MJL;RAM_2_imp_38ONEK;RAM_3_imp_1C8JC20;RAM_Block_imp_VL2PYI;glbl;memory;memory_Action_RAM_0_0;memory_Action_RAM_0_0_blk_mem_gen_generic_cstr;memory_Action_RAM_0_0_blk_mem_gen_prim_width;memory_Action_RAM_0_0_blk_mem_gen_prim_width__parameterized0;memory_Action_RAM_0_0_blk_mem_gen_prim_wrapper;memory_Action_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0;memory_Action_RAM_0_0_blk_mem_gen_top;memory_Action_RAM_0_0_blk_mem_gen_v8_4_4;memory_Action_RAM_0_0_blk_mem_gen_v8_4_4_synth;memory_Action_RAM_1_0;memory_Action_RAM_1_0_blk_mem_gen_generic_cstr;memory_Action_RAM_1_0_blk_mem_gen_prim_width;memory_Action_RAM_1_0_blk_mem_gen_prim_width__parameterized0;memory_Action_RAM_1_0_blk_mem_gen_prim_wrapper;memory_Action_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0;memory_Action_RAM_1_0_blk_mem_gen_top;memory_Action_RAM_1_0_blk_mem_gen_v8_4_4;memory_Action_RAM_1_0_blk_mem_gen_v8_4_4_synth;memory_Action_RAM_2_0;memory_Action_RAM_2_0_blk_mem_gen_generic_cstr;memory_Action_RAM_2_0_blk_mem_gen_prim_width;memory_Action_RAM_2_0_blk_mem_gen_prim_width__parameterized0;memory_Action_RAM_2_0_blk_mem_gen_prim_wrapper;memory_Action_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0;memory_Action_RAM_2_0_blk_mem_gen_top;memory_Action_RAM_2_0_blk_mem_gen_v8_4_4;memory_Action_RAM_2_0_blk_mem_gen_v8_4_4_synth;memory_Action_RAM_3_0;memory_Action_RAM_3_0_blk_mem_gen_generic_cstr;memory_Action_RAM_3_0_blk_mem_gen_prim_width;memory_Action_RAM_3_0_blk_mem_gen_prim_width__parameterized0;memory_Action_RAM_3_0_blk_mem_gen_prim_wrapper;memory_Action_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0;memory_Action_RAM_3_0_blk_mem_gen_top;memory_Action_RAM_3_0_blk_mem_gen_v8_4_4;memory_Action_RAM_3_0_blk_mem_gen_v8_4_4_synth;memory_PL_RAM_0_0;memory_PL_RAM_0_0_blk_mem_gen_generic_cstr;memory_PL_RAM_0_0_blk_mem_gen_prim_width;memory_PL_RAM_0_0_blk_mem_gen_prim_width__parameterized0;memory_PL_RAM_0_0_blk_mem_gen_prim_wrapper;memory_PL_RAM_0_0_blk_mem_gen_prim_wrapper__parameterized0;memory_PL_RAM_0_0_blk_mem_gen_top;memory_PL_RAM_0_0_blk_mem_gen_v8_4_4;memory_PL_RAM_0_0_blk_mem_gen_v8_4_4_synth;memory_PL_RAM_1_0;memory_PL_RAM_1_0_blk_mem_gen_generic_cstr;memory_PL_RAM_1_0_blk_mem_gen_prim_width;memory_PL_RAM_1_0_blk_mem_gen_prim_width__parameterized0;memory_PL_RAM_1_0_blk_mem_gen_prim_wrapper;memory_PL_RAM_1_0_blk_mem_gen_prim_wrapper__parameterized0;memory_PL_RAM_1_0_blk_mem_gen_top;memory_PL_RAM_1_0_blk_mem_gen_v8_4_4;memory_PL_RAM_1_0_blk_mem_gen_v8_4_4_synth;memory_PL_RAM_2_0;memory_PL_RAM_2_0_blk_mem_gen_generic_cstr;memory_PL_RAM_2_0_blk_mem_gen_prim_width;memory_PL_RAM_2_0_blk_mem_gen_prim_width__parameterized0;memory_PL_RAM_2_0_blk_mem_gen_prim_wrapper;memory_PL_RAM_2_0_blk_mem_gen_prim_wrapper__parameterized0;memory_PL_RAM_2_0_blk_mem_gen_top;memory_PL_RAM_2_0_blk_mem_gen_v8_4_4;memory_PL_RAM_2_0_blk_mem_gen_v8_4_4_synth;memory_PL_RAM_3_0;memory_PL_RAM_3_0_blk_mem_gen_generic_cstr;memory_PL_RAM_3_0_blk_mem_gen_prim_width;memory_PL_RAM_3_0_blk_mem_gen_prim_width__parameterized0;memory_PL_RAM_3_0_blk_mem_gen_prim_wrapper;memory_PL_RAM_3_0_blk_mem_gen_prim_wrapper__parameterized0;memory_PL_RAM_3_0_blk_mem_gen_top;memory_PL_RAM_3_0_blk_mem_gen_v8_4_4;memory_PL_RAM_3_0_blk_mem_gen_v8_4_4_synth;memory_bram_interface_0_0;memory_bram_interface_0_0_bram_interface;memory_bram_interface_0_0_reg2_2bit;memory_bram_interface_0_0_reg3_32bit;memory_bram_interface_0_0_reg_2bit;memory_bram_interface_0_0_reg_2bit_0;memory_bram_interface_0_0_reg_32bit;memory_bram_interface_0_0_reg_32bit_1;memory_bram_interface_0_0_reg_32bit_2;memory_wrapper,,axi_vip_v1_1_10;processing_system7_vip_v1_0_12;xilinx_vip,../../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl;C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include,,,,,
D:/intelight/intelight/intelight.srcs/sim_1/new/action_ram_tb.v,1646294794,verilog,,,,action_ram_tb,,,,,,,,
D:/intelight/intelight/intelight.srcs/sim_1/new/memory_tb.v,1648027816,verilog,,,,memory_wrapper_tb,,axi_vip_v1_1_10;processing_system7_vip_v1_0_12;xilinx_vip,../../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl;C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include,,,,,
D:/intelight/intelight/intelight.srcs/sim_1/new/testbench_wrapper_tb.v,1647970178,verilog,,,,testbench_wrapper_tb,,axi_vip_v1_1_10;processing_system7_vip_v1_0_12;xilinx_vip,../../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl;C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v,1646149715,verilog,,D:/intelight/intelight/intelight.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v,,debit_decoder;decoder;enabler_2bit,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v,1646295824,verilog,,D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v,,reg_2bit;reg_32bit,,,,,,,,
