Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 18 02:23:43 2025
| Host         : DESKTOP-808U3NO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         184         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (1341)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1341)
---------------------------------
 There are 1341 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.602        0.000                      0                 2484        0.038        0.000                      0                 2484        3.000        0.000                       0                  1343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.602        0.000                      0                 2484        0.122        0.000                      0                 2484        9.500        0.000                       0                  1339  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.604        0.000                      0                 2484        0.122        0.000                      0                 2484        9.500        0.000                       0                  1339  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.602        0.000                      0                 2484        0.038        0.000                      0                 2484  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.602        0.000                      0                 2484        0.038        0.000                      0                 2484  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.247ns  (logic 10.316ns (56.535%)  route 7.931ns (43.465%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.422 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.598    16.020    u_sd_spi_file_reader/read_sector_no04_out[26]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.301    16.321 r  u_sd_spi_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.630    16.951    u_sd_spi_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.075 r  u_sd_spi_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.075    u_sd_spi_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    17.287 r  u_sd_spi_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.287    u_sd_spi_file_reader/read_sector_no[26]
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.438    18.426    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.482    18.909    
                         clock uncertainty           -0.084    18.825    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.064    18.889    u_sd_spi_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.193ns  (logic 10.353ns (56.907%)  route 7.840ns (43.093%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.393 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.577    15.969    u_sd_spi_file_reader/read_sector_no04_out[24]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.295    16.264 r  u_sd_spi_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.633    16.897    u_sd_spi_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124    17.021 r  u_sd_spi_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.021    u_sd_spi_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I0_O)      0.212    17.233 r  u_sd_spi_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.233    u_sd_spi_file_reader/read_sector_no[24]
    SLICE_X9Y60          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.438    18.426    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y60          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.482    18.909    
                         clock uncertainty           -0.084    18.825    
    SLICE_X9Y60          FDCE (Setup_fdce_C_D)        0.064    18.889    u_sd_spi_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.219ns  (logic 10.484ns (57.544%)  route 7.735ns (42.456%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.377 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.377    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.596 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[0]
                         net (fo=1, routed)           0.518    16.114    u_sd_spi_file_reader/read_sector_no04_out[28]
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.295    16.409 r  u_sd_spi_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.515    16.924    u_sd_spi_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    17.048 r  u_sd_spi_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.048    u_sd_spi_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X7Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    17.260 r  u_sd_spi_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.260    u_sd_spi_file_reader/read_sector_no[28]
    SLICE_X7Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.504    18.492    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.482    18.975    
                         clock uncertainty           -0.084    18.891    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.064    18.955    u_sd_spi_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                         -17.260    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.052ns  (logic 10.408ns (57.655%)  route 7.644ns (42.345%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 18.425 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.415 r  u_sd_spi_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.847    13.262    u_sd_spi_file_reader/read_sector_no07_out[25]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    13.568 r  u_sd_spi_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.568    u_sd_spi_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.208 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.586    14.794    u_sd_spi_file_reader/read_sector_no13_in[28]
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.100 r  u_sd_spi_file_reader/read_sector_no[31]_i_43/O
                         net (fo=1, routed)           0.000    15.100    u_sd_spi_file_reader/read_sector_no[31]_i_43_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.644 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.660    16.304    u_sd_spi_file_reader/read_sector_no04_out[30]
    SLICE_X9Y61          LUT5 (Prop_lut5_I2_O)        0.301    16.605 r  u_sd_spi_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.151    16.756    u_sd_spi_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124    16.880 r  u_sd_spi_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    16.880    u_sd_spi_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    17.092 r  u_sd_spi_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.092    u_sd_spi_file_reader/read_sector_no[30]
    SLICE_X9Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.437    18.425    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.482    18.908    
                         clock uncertainty           -0.084    18.824    
    SLICE_X9Y61          FDCE (Setup_fdce_C_D)        0.064    18.888    u_sd_spi_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -17.092    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 10.475ns (57.974%)  route 7.593ns (42.025%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.415 r  u_sd_spi_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.847    13.262    u_sd_spi_file_reader/read_sector_no07_out[25]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    13.568 r  u_sd_spi_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.568    u_sd_spi_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.208 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.586    14.794    u_sd_spi_file_reader/read_sector_no13_in[28]
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.100 r  u_sd_spi_file_reader/read_sector_no[31]_i_43/O
                         net (fo=1, routed)           0.000    15.100    u_sd_spi_file_reader/read_sector_no[31]_i_43_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.708 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.317    16.025    u_sd_spi_file_reader/read_sector_no04_out[31]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.332 r  u_sd_spi_file_reader/read_sector_no[31]_i_19/O
                         net (fo=1, routed)           0.444    16.776    u_sd_spi_file_reader/read_sector_no[31]_i_19_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    16.900 r  u_sd_spi_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    16.900    u_sd_spi_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    17.109 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.109    u_sd_spi_file_reader/read_sector_no[31]
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.051ns  (logic 10.596ns (58.702%)  route 7.455ns (41.298%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.377 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.377    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.700 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[1]
                         net (fo=1, routed)           0.306    16.006    u_sd_spi_file_reader/read_sector_no04_out[29]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.306    16.312 r  u_sd_spi_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.446    16.758    u_sd_spi_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.124    16.882 r  u_sd_spi_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    16.882    u_sd_spi_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    17.091 r  u_sd_spi_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.091    u_sd_spi_file_reader/read_sector_no[29]
    SLICE_X10Y60         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y60         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X10Y60         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.980ns  (logic 10.465ns (58.203%)  route 7.515ns (41.797%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.497 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.582    16.078    u_sd_spi_file_reader/read_sector_no04_out[25]
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.306    16.384 r  u_sd_spi_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.303    16.688    u_sd_spi_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I4_O)        0.124    16.812 r  u_sd_spi_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    16.812    u_sd_spi_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X8Y58          MUXF7 (Prop_muxf7_I0_O)      0.209    17.021 r  u_sd_spi_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.021    u_sd_spi_file_reader/read_sector_no[25]
    SLICE_X8Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.021    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.931ns  (logic 10.490ns (58.503%)  route 7.441ns (41.497%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.489 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.497    15.986    u_sd_spi_file_reader/read_sector_no04_out[27]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.293 r  u_sd_spi_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.313    16.606    u_sd_spi_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.730 r  u_sd_spi_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    16.730    u_sd_spi_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X10Y58         MUXF7 (Prop_muxf7_I0_O)      0.241    16.971 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    16.971    u_sd_spi_file_reader/read_sector_no[27]
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.440    18.428    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.113    18.940    u_sd_spi_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.856ns  (logic 10.253ns (57.419%)  route 7.603ns (42.581%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.284 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.323    15.606    u_sd_spi_file_reader/read_sector_no04_out[23]
    SLICE_X13Y54         LUT5 (Prop_lut5_I2_O)        0.307    15.913 r  u_sd_spi_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.651    16.564    u_sd_spi_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.688 r  u_sd_spi_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    16.688    u_sd_spi_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X10Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    16.897 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    16.897    u_sd_spi_file_reader/read_sector_no[23]
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.440    18.428    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.113    18.940    u_sd_spi_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.854ns  (logic 10.182ns (57.028%)  route 7.672ns (42.972%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.219 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.598    15.817    u_sd_spi_file_reader/read_sector_no04_out[22]
    SLICE_X15Y55         LUT5 (Prop_lut5_I2_O)        0.301    16.118 r  u_sd_spi_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.444    16.562    u_sd_spi_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.686 r  u_sd_spi_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    16.686    u_sd_spi_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X14Y57         MUXF7 (Prop_muxf7_I0_O)      0.209    16.895 r  u_sd_spi_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    16.895    u_sd_spi_file_reader/read_sector_no[22]
    SLICE_X14Y57         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y57         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X14Y57         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -16.895    
  -------------------------------------------------------------------
                         slack                                  2.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_d1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/wptr_d2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_uart_tx/wptr_d1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.442    u_uart_tx/wptr_d1[13]
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.879    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[13]/C
                         clock pessimism              0.240    -0.639    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.075    -0.564    u_uart_tx/wptr_d2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/wptr_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_uart_tx/wptr_d1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.442    u_uart_tx/wptr_d1[3]
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.879    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[3]/C
                         clock pessimism              0.240    -0.639    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.071    -0.568    u_uart_tx/wptr_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.557    -0.642    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.501 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.414    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[44]_0[0]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.048    -0.366 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr[1]_i_1_n_0
    SLICE_X10Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.824    -0.882    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/clk_out1
    SLICE_X10Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/C
                         clock pessimism              0.253    -0.629    
    SLICE_X10Y68         FDCE (Hold_fdce_C_D)         0.131    -0.498    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.589    -0.610    u_sd_spi_file_reader/clk_out1
    SLICE_X4Y34          FDCE                                         r  u_sd_spi_file_reader/file_name_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_sd_spi_file_reader/file_name_reg[0][6]/Q
                         net (fo=1, routed)           0.053    -0.416    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[0][7][6]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[0][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_195
    SLICE_X5Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.858    -0.849    u_sd_spi_file_reader/clk_out1
    SLICE_X5Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][6]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X5Y34          FDCE (Hold_fdce_C_D)         0.092    -0.505    u_sd_spi_file_reader/fname_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.589    -0.610    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y34          FDCE                                         r  u_sd_spi_file_reader/file_name_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_sd_spi_file_reader/file_name_reg[0][0]/Q
                         net (fo=1, routed)           0.087    -0.382    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[0][7][0]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.337 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[0][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_201
    SLICE_X6Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.858    -0.849    u_sd_spi_file_reader/clk_out1
    SLICE_X6Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][0]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120    -0.477    u_sd_spi_file_reader/fname_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.562    -0.637    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.409    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][19]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.364 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_24
    SLICE_X10Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.831    -0.875    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/C
                         clock pessimism              0.251    -0.624    
    SLICE_X10Y61         FDCE (Hold_fdce_C_D)         0.120    -0.504    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.585    -0.614    u_uart_tx/clk_out1
    SLICE_X7Y30          FDCE                                         r  u_uart_tx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  u_uart_tx/data_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.386    u_uart_tx/data[3]
    SLICE_X6Y30          LUT5 (Prop_lut5_I3_O)        0.045    -0.341 r  u_uart_tx/txbits[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    u_uart_tx/txbits[4]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  u_uart_tx/txbits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.854    -0.853    u_uart_tx/clk_out1
    SLICE_X6Y30          FDCE                                         r  u_uart_tx/txbits_reg[4]/C
                         clock pessimism              0.252    -0.601    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120    -0.481    u_uart_tx/txbits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.407    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][17]
    SLICE_X10Y64         LUT4 (Prop_lut4_I0_O)        0.045    -0.362 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_26
    SLICE_X10Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.878    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/C
                         clock pessimism              0.252    -0.626    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.121    -0.505    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.561    -0.638    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X9Y62          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.497 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.384    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][4]
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_40
    SLICE_X10Y62         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.829    -0.877    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y62         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/C
                         clock pessimism              0.274    -0.603    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.120    -0.483    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.581    -0.618    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X7Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/Q
                         net (fo=2, routed)           0.098    -0.379    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[6]_0[0]
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.045    -0.334 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc[1]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.850    -0.857    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/clk_out1
    SLICE_X6Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.120    -0.485    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6      u_uart_tx/buffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8      u_uart_tx/buffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4      u_uart_tx/buffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7      u_uart_tx/buffer_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y10     u_uart_tx/buffer_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      u_uart_tx/buffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      u_uart_tx/buffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      u_uart_tx/buffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      u_uart_tx/buffer_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     u_uart_tx/buffer_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.247ns  (logic 10.316ns (56.535%)  route 7.931ns (43.465%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.422 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.598    16.020    u_sd_spi_file_reader/read_sector_no04_out[26]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.301    16.321 r  u_sd_spi_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.630    16.951    u_sd_spi_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.075 r  u_sd_spi_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.075    u_sd_spi_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    17.287 r  u_sd_spi_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.287    u_sd_spi_file_reader/read_sector_no[26]
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.438    18.426    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.482    18.909    
                         clock uncertainty           -0.082    18.827    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.064    18.891    u_sd_spi_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.193ns  (logic 10.353ns (56.907%)  route 7.840ns (43.093%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.393 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.577    15.969    u_sd_spi_file_reader/read_sector_no04_out[24]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.295    16.264 r  u_sd_spi_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.633    16.897    u_sd_spi_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124    17.021 r  u_sd_spi_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.021    u_sd_spi_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I0_O)      0.212    17.233 r  u_sd_spi_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.233    u_sd_spi_file_reader/read_sector_no[24]
    SLICE_X9Y60          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.438    18.426    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y60          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.482    18.909    
                         clock uncertainty           -0.082    18.827    
    SLICE_X9Y60          FDCE (Setup_fdce_C_D)        0.064    18.891    u_sd_spi_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.219ns  (logic 10.484ns (57.544%)  route 7.735ns (42.456%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.377 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.377    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.596 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[0]
                         net (fo=1, routed)           0.518    16.114    u_sd_spi_file_reader/read_sector_no04_out[28]
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.295    16.409 r  u_sd_spi_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.515    16.924    u_sd_spi_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    17.048 r  u_sd_spi_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.048    u_sd_spi_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X7Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    17.260 r  u_sd_spi_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.260    u_sd_spi_file_reader/read_sector_no[28]
    SLICE_X7Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.504    18.492    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.482    18.975    
                         clock uncertainty           -0.082    18.893    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.064    18.957    u_sd_spi_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -17.260    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.052ns  (logic 10.408ns (57.655%)  route 7.644ns (42.345%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 18.425 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.415 r  u_sd_spi_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.847    13.262    u_sd_spi_file_reader/read_sector_no07_out[25]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    13.568 r  u_sd_spi_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.568    u_sd_spi_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.208 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.586    14.794    u_sd_spi_file_reader/read_sector_no13_in[28]
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.100 r  u_sd_spi_file_reader/read_sector_no[31]_i_43/O
                         net (fo=1, routed)           0.000    15.100    u_sd_spi_file_reader/read_sector_no[31]_i_43_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.644 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.660    16.304    u_sd_spi_file_reader/read_sector_no04_out[30]
    SLICE_X9Y61          LUT5 (Prop_lut5_I2_O)        0.301    16.605 r  u_sd_spi_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.151    16.756    u_sd_spi_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124    16.880 r  u_sd_spi_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    16.880    u_sd_spi_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    17.092 r  u_sd_spi_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.092    u_sd_spi_file_reader/read_sector_no[30]
    SLICE_X9Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.437    18.425    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.482    18.908    
                         clock uncertainty           -0.082    18.826    
    SLICE_X9Y61          FDCE (Setup_fdce_C_D)        0.064    18.890    u_sd_spi_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                         -17.092    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 10.475ns (57.974%)  route 7.593ns (42.025%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.415 r  u_sd_spi_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.847    13.262    u_sd_spi_file_reader/read_sector_no07_out[25]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    13.568 r  u_sd_spi_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.568    u_sd_spi_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.208 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.586    14.794    u_sd_spi_file_reader/read_sector_no13_in[28]
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.100 r  u_sd_spi_file_reader/read_sector_no[31]_i_43/O
                         net (fo=1, routed)           0.000    15.100    u_sd_spi_file_reader/read_sector_no[31]_i_43_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.708 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.317    16.025    u_sd_spi_file_reader/read_sector_no04_out[31]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.332 r  u_sd_spi_file_reader/read_sector_no[31]_i_19/O
                         net (fo=1, routed)           0.444    16.776    u_sd_spi_file_reader/read_sector_no[31]_i_19_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    16.900 r  u_sd_spi_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    16.900    u_sd_spi_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    17.109 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.109    u_sd_spi_file_reader/read_sector_no[31]
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.082    18.828    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)        0.113    18.941    u_sd_spi_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.051ns  (logic 10.596ns (58.702%)  route 7.455ns (41.298%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.377 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.377    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.700 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[1]
                         net (fo=1, routed)           0.306    16.006    u_sd_spi_file_reader/read_sector_no04_out[29]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.306    16.312 r  u_sd_spi_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.446    16.758    u_sd_spi_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.124    16.882 r  u_sd_spi_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    16.882    u_sd_spi_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    17.091 r  u_sd_spi_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.091    u_sd_spi_file_reader/read_sector_no[29]
    SLICE_X10Y60         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y60         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.082    18.828    
    SLICE_X10Y60         FDCE (Setup_fdce_C_D)        0.113    18.941    u_sd_spi_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.980ns  (logic 10.465ns (58.203%)  route 7.515ns (41.797%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.497 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.582    16.078    u_sd_spi_file_reader/read_sector_no04_out[25]
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.306    16.384 r  u_sd_spi_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.303    16.688    u_sd_spi_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I4_O)        0.124    16.812 r  u_sd_spi_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    16.812    u_sd_spi_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X8Y58          MUXF7 (Prop_muxf7_I0_O)      0.209    17.021 r  u_sd_spi_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.021    u_sd_spi_file_reader/read_sector_no[25]
    SLICE_X8Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.082    18.828    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.113    18.941    u_sd_spi_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -17.021    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.931ns  (logic 10.490ns (58.503%)  route 7.441ns (41.497%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.489 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.497    15.986    u_sd_spi_file_reader/read_sector_no04_out[27]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.293 r  u_sd_spi_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.313    16.606    u_sd_spi_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.730 r  u_sd_spi_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    16.730    u_sd_spi_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X10Y58         MUXF7 (Prop_muxf7_I0_O)      0.241    16.971 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    16.971    u_sd_spi_file_reader/read_sector_no[27]
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.440    18.428    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.082    18.829    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.113    18.942    u_sd_spi_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.856ns  (logic 10.253ns (57.419%)  route 7.603ns (42.581%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.284 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.323    15.606    u_sd_spi_file_reader/read_sector_no04_out[23]
    SLICE_X13Y54         LUT5 (Prop_lut5_I2_O)        0.307    15.913 r  u_sd_spi_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.651    16.564    u_sd_spi_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.688 r  u_sd_spi_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    16.688    u_sd_spi_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X10Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    16.897 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    16.897    u_sd_spi_file_reader/read_sector_no[23]
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.440    18.428    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.082    18.829    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.113    18.942    u_sd_spi_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.854ns  (logic 10.182ns (57.028%)  route 7.672ns (42.972%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.219 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.598    15.817    u_sd_spi_file_reader/read_sector_no04_out[22]
    SLICE_X15Y55         LUT5 (Prop_lut5_I2_O)        0.301    16.118 r  u_sd_spi_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.444    16.562    u_sd_spi_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.686 r  u_sd_spi_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    16.686    u_sd_spi_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X14Y57         MUXF7 (Prop_muxf7_I0_O)      0.209    16.895 r  u_sd_spi_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    16.895    u_sd_spi_file_reader/read_sector_no[22]
    SLICE_X14Y57         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y57         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.082    18.828    
    SLICE_X14Y57         FDCE (Setup_fdce_C_D)        0.113    18.941    u_sd_spi_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -16.895    
  -------------------------------------------------------------------
                         slack                                  2.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_d1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/wptr_d2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_uart_tx/wptr_d1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.442    u_uart_tx/wptr_d1[13]
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.879    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[13]/C
                         clock pessimism              0.240    -0.639    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.075    -0.564    u_uart_tx/wptr_d2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/wptr_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_uart_tx/wptr_d1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.442    u_uart_tx/wptr_d1[3]
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.879    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[3]/C
                         clock pessimism              0.240    -0.639    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.071    -0.568    u_uart_tx/wptr_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.557    -0.642    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.501 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.414    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[44]_0[0]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.048    -0.366 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr[1]_i_1_n_0
    SLICE_X10Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.824    -0.882    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/clk_out1
    SLICE_X10Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/C
                         clock pessimism              0.253    -0.629    
    SLICE_X10Y68         FDCE (Hold_fdce_C_D)         0.131    -0.498    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.589    -0.610    u_sd_spi_file_reader/clk_out1
    SLICE_X4Y34          FDCE                                         r  u_sd_spi_file_reader/file_name_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_sd_spi_file_reader/file_name_reg[0][6]/Q
                         net (fo=1, routed)           0.053    -0.416    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[0][7][6]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[0][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_195
    SLICE_X5Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.858    -0.849    u_sd_spi_file_reader/clk_out1
    SLICE_X5Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][6]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X5Y34          FDCE (Hold_fdce_C_D)         0.092    -0.505    u_sd_spi_file_reader/fname_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.589    -0.610    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y34          FDCE                                         r  u_sd_spi_file_reader/file_name_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_sd_spi_file_reader/file_name_reg[0][0]/Q
                         net (fo=1, routed)           0.087    -0.382    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[0][7][0]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.337 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[0][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_201
    SLICE_X6Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.858    -0.849    u_sd_spi_file_reader/clk_out1
    SLICE_X6Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][0]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120    -0.477    u_sd_spi_file_reader/fname_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.562    -0.637    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.409    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][19]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.364 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_24
    SLICE_X10Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.831    -0.875    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/C
                         clock pessimism              0.251    -0.624    
    SLICE_X10Y61         FDCE (Hold_fdce_C_D)         0.120    -0.504    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.585    -0.614    u_uart_tx/clk_out1
    SLICE_X7Y30          FDCE                                         r  u_uart_tx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  u_uart_tx/data_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.386    u_uart_tx/data[3]
    SLICE_X6Y30          LUT5 (Prop_lut5_I3_O)        0.045    -0.341 r  u_uart_tx/txbits[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    u_uart_tx/txbits[4]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  u_uart_tx/txbits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.854    -0.853    u_uart_tx/clk_out1
    SLICE_X6Y30          FDCE                                         r  u_uart_tx/txbits_reg[4]/C
                         clock pessimism              0.252    -0.601    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120    -0.481    u_uart_tx/txbits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.407    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][17]
    SLICE_X10Y64         LUT4 (Prop_lut4_I0_O)        0.045    -0.362 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_26
    SLICE_X10Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.878    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/C
                         clock pessimism              0.252    -0.626    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.121    -0.505    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.561    -0.638    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X9Y62          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.497 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.384    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][4]
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_40
    SLICE_X10Y62         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.829    -0.877    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y62         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/C
                         clock pessimism              0.274    -0.603    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.120    -0.483    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.581    -0.618    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X7Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/Q
                         net (fo=2, routed)           0.098    -0.379    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[6]_0[0]
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.045    -0.334 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc[1]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.850    -0.857    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/clk_out1
    SLICE_X6Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.120    -0.485    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6      u_uart_tx/buffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8      u_uart_tx/buffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4      u_uart_tx/buffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7      u_uart_tx/buffer_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y10     u_uart_tx/buffer_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      u_uart_tx/buffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      u_uart_tx/buffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      u_uart_tx/buffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      u_uart_tx/buffer_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     u_uart_tx/buffer_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y47     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.247ns  (logic 10.316ns (56.535%)  route 7.931ns (43.465%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.422 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.598    16.020    u_sd_spi_file_reader/read_sector_no04_out[26]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.301    16.321 r  u_sd_spi_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.630    16.951    u_sd_spi_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.075 r  u_sd_spi_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.075    u_sd_spi_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    17.287 r  u_sd_spi_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.287    u_sd_spi_file_reader/read_sector_no[26]
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.438    18.426    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.482    18.909    
                         clock uncertainty           -0.084    18.825    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.064    18.889    u_sd_spi_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.193ns  (logic 10.353ns (56.907%)  route 7.840ns (43.093%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.393 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.577    15.969    u_sd_spi_file_reader/read_sector_no04_out[24]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.295    16.264 r  u_sd_spi_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.633    16.897    u_sd_spi_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124    17.021 r  u_sd_spi_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.021    u_sd_spi_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I0_O)      0.212    17.233 r  u_sd_spi_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.233    u_sd_spi_file_reader/read_sector_no[24]
    SLICE_X9Y60          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.438    18.426    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y60          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.482    18.909    
                         clock uncertainty           -0.084    18.825    
    SLICE_X9Y60          FDCE (Setup_fdce_C_D)        0.064    18.889    u_sd_spi_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.219ns  (logic 10.484ns (57.544%)  route 7.735ns (42.456%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.377 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.377    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.596 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[0]
                         net (fo=1, routed)           0.518    16.114    u_sd_spi_file_reader/read_sector_no04_out[28]
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.295    16.409 r  u_sd_spi_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.515    16.924    u_sd_spi_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    17.048 r  u_sd_spi_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.048    u_sd_spi_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X7Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    17.260 r  u_sd_spi_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.260    u_sd_spi_file_reader/read_sector_no[28]
    SLICE_X7Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.504    18.492    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.482    18.975    
                         clock uncertainty           -0.084    18.891    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.064    18.955    u_sd_spi_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                         -17.260    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.052ns  (logic 10.408ns (57.655%)  route 7.644ns (42.345%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 18.425 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.415 r  u_sd_spi_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.847    13.262    u_sd_spi_file_reader/read_sector_no07_out[25]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    13.568 r  u_sd_spi_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.568    u_sd_spi_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.208 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.586    14.794    u_sd_spi_file_reader/read_sector_no13_in[28]
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.100 r  u_sd_spi_file_reader/read_sector_no[31]_i_43/O
                         net (fo=1, routed)           0.000    15.100    u_sd_spi_file_reader/read_sector_no[31]_i_43_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.644 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.660    16.304    u_sd_spi_file_reader/read_sector_no04_out[30]
    SLICE_X9Y61          LUT5 (Prop_lut5_I2_O)        0.301    16.605 r  u_sd_spi_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.151    16.756    u_sd_spi_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124    16.880 r  u_sd_spi_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    16.880    u_sd_spi_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    17.092 r  u_sd_spi_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.092    u_sd_spi_file_reader/read_sector_no[30]
    SLICE_X9Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.437    18.425    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.482    18.908    
                         clock uncertainty           -0.084    18.824    
    SLICE_X9Y61          FDCE (Setup_fdce_C_D)        0.064    18.888    u_sd_spi_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -17.092    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 10.475ns (57.974%)  route 7.593ns (42.025%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.415 r  u_sd_spi_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.847    13.262    u_sd_spi_file_reader/read_sector_no07_out[25]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    13.568 r  u_sd_spi_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.568    u_sd_spi_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.208 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.586    14.794    u_sd_spi_file_reader/read_sector_no13_in[28]
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.100 r  u_sd_spi_file_reader/read_sector_no[31]_i_43/O
                         net (fo=1, routed)           0.000    15.100    u_sd_spi_file_reader/read_sector_no[31]_i_43_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.708 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.317    16.025    u_sd_spi_file_reader/read_sector_no04_out[31]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.332 r  u_sd_spi_file_reader/read_sector_no[31]_i_19/O
                         net (fo=1, routed)           0.444    16.776    u_sd_spi_file_reader/read_sector_no[31]_i_19_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    16.900 r  u_sd_spi_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    16.900    u_sd_spi_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    17.109 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.109    u_sd_spi_file_reader/read_sector_no[31]
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.051ns  (logic 10.596ns (58.702%)  route 7.455ns (41.298%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.377 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.377    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.700 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[1]
                         net (fo=1, routed)           0.306    16.006    u_sd_spi_file_reader/read_sector_no04_out[29]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.306    16.312 r  u_sd_spi_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.446    16.758    u_sd_spi_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.124    16.882 r  u_sd_spi_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    16.882    u_sd_spi_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    17.091 r  u_sd_spi_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.091    u_sd_spi_file_reader/read_sector_no[29]
    SLICE_X10Y60         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y60         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X10Y60         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.980ns  (logic 10.465ns (58.203%)  route 7.515ns (41.797%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.497 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.582    16.078    u_sd_spi_file_reader/read_sector_no04_out[25]
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.306    16.384 r  u_sd_spi_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.303    16.688    u_sd_spi_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I4_O)        0.124    16.812 r  u_sd_spi_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    16.812    u_sd_spi_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X8Y58          MUXF7 (Prop_muxf7_I0_O)      0.209    17.021 r  u_sd_spi_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.021    u_sd_spi_file_reader/read_sector_no[25]
    SLICE_X8Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.021    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.931ns  (logic 10.490ns (58.503%)  route 7.441ns (41.497%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.489 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.497    15.986    u_sd_spi_file_reader/read_sector_no04_out[27]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.293 r  u_sd_spi_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.313    16.606    u_sd_spi_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.730 r  u_sd_spi_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    16.730    u_sd_spi_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X10Y58         MUXF7 (Prop_muxf7_I0_O)      0.241    16.971 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    16.971    u_sd_spi_file_reader/read_sector_no[27]
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.440    18.428    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.113    18.940    u_sd_spi_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.856ns  (logic 10.253ns (57.419%)  route 7.603ns (42.581%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.284 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.323    15.606    u_sd_spi_file_reader/read_sector_no04_out[23]
    SLICE_X13Y54         LUT5 (Prop_lut5_I2_O)        0.307    15.913 r  u_sd_spi_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.651    16.564    u_sd_spi_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.688 r  u_sd_spi_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    16.688    u_sd_spi_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X10Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    16.897 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    16.897    u_sd_spi_file_reader/read_sector_no[23]
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.440    18.428    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.113    18.940    u_sd_spi_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.854ns  (logic 10.182ns (57.028%)  route 7.672ns (42.972%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.219 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.598    15.817    u_sd_spi_file_reader/read_sector_no04_out[22]
    SLICE_X15Y55         LUT5 (Prop_lut5_I2_O)        0.301    16.118 r  u_sd_spi_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.444    16.562    u_sd_spi_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.686 r  u_sd_spi_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    16.686    u_sd_spi_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X14Y57         MUXF7 (Prop_muxf7_I0_O)      0.209    16.895 r  u_sd_spi_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    16.895    u_sd_spi_file_reader/read_sector_no[22]
    SLICE_X14Y57         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y57         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X14Y57         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -16.895    
  -------------------------------------------------------------------
                         slack                                  2.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_d1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/wptr_d2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_uart_tx/wptr_d1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.442    u_uart_tx/wptr_d1[13]
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.879    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[13]/C
                         clock pessimism              0.240    -0.639    
                         clock uncertainty            0.084    -0.556    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.075    -0.481    u_uart_tx/wptr_d2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/wptr_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_uart_tx/wptr_d1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.442    u_uart_tx/wptr_d1[3]
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.879    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[3]/C
                         clock pessimism              0.240    -0.639    
                         clock uncertainty            0.084    -0.556    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.071    -0.485    u_uart_tx/wptr_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.557    -0.642    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.501 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.414    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[44]_0[0]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.048    -0.366 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr[1]_i_1_n_0
    SLICE_X10Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.824    -0.882    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/clk_out1
    SLICE_X10Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/C
                         clock pessimism              0.253    -0.629    
                         clock uncertainty            0.084    -0.545    
    SLICE_X10Y68         FDCE (Hold_fdce_C_D)         0.131    -0.414    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.589    -0.610    u_sd_spi_file_reader/clk_out1
    SLICE_X4Y34          FDCE                                         r  u_sd_spi_file_reader/file_name_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_sd_spi_file_reader/file_name_reg[0][6]/Q
                         net (fo=1, routed)           0.053    -0.416    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[0][7][6]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[0][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_195
    SLICE_X5Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.858    -0.849    u_sd_spi_file_reader/clk_out1
    SLICE_X5Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][6]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X5Y34          FDCE (Hold_fdce_C_D)         0.092    -0.422    u_sd_spi_file_reader/fname_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.589    -0.610    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y34          FDCE                                         r  u_sd_spi_file_reader/file_name_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_sd_spi_file_reader/file_name_reg[0][0]/Q
                         net (fo=1, routed)           0.087    -0.382    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[0][7][0]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.337 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[0][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_201
    SLICE_X6Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.858    -0.849    u_sd_spi_file_reader/clk_out1
    SLICE_X6Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][0]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120    -0.394    u_sd_spi_file_reader/fname_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.562    -0.637    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.409    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][19]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.364 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_24
    SLICE_X10Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.831    -0.875    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/C
                         clock pessimism              0.251    -0.624    
                         clock uncertainty            0.084    -0.540    
    SLICE_X10Y61         FDCE (Hold_fdce_C_D)         0.120    -0.420    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.585    -0.614    u_uart_tx/clk_out1
    SLICE_X7Y30          FDCE                                         r  u_uart_tx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  u_uart_tx/data_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.386    u_uart_tx/data[3]
    SLICE_X6Y30          LUT5 (Prop_lut5_I3_O)        0.045    -0.341 r  u_uart_tx/txbits[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    u_uart_tx/txbits[4]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  u_uart_tx/txbits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.854    -0.853    u_uart_tx/clk_out1
    SLICE_X6Y30          FDCE                                         r  u_uart_tx/txbits_reg[4]/C
                         clock pessimism              0.252    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120    -0.398    u_uart_tx/txbits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.407    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][17]
    SLICE_X10Y64         LUT4 (Prop_lut4_I0_O)        0.045    -0.362 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_26
    SLICE_X10Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.878    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/C
                         clock pessimism              0.252    -0.626    
                         clock uncertainty            0.084    -0.542    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.121    -0.421    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.561    -0.638    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X9Y62          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.497 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.384    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][4]
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_40
    SLICE_X10Y62         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.829    -0.877    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y62         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/C
                         clock pessimism              0.274    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.120    -0.399    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.581    -0.618    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X7Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/Q
                         net (fo=2, routed)           0.098    -0.379    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[6]_0[0]
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.045    -0.334 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc[1]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.850    -0.857    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/clk_out1
    SLICE_X6Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.084    -0.521    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.120    -0.401    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.247ns  (logic 10.316ns (56.535%)  route 7.931ns (43.465%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.422 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.598    16.020    u_sd_spi_file_reader/read_sector_no04_out[26]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.301    16.321 r  u_sd_spi_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.630    16.951    u_sd_spi_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.075 r  u_sd_spi_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.075    u_sd_spi_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    17.287 r  u_sd_spi_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.287    u_sd_spi_file_reader/read_sector_no[26]
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.438    18.426    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.482    18.909    
                         clock uncertainty           -0.084    18.825    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.064    18.889    u_sd_spi_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.193ns  (logic 10.353ns (56.907%)  route 7.840ns (43.093%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.393 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.577    15.969    u_sd_spi_file_reader/read_sector_no04_out[24]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.295    16.264 r  u_sd_spi_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.633    16.897    u_sd_spi_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.124    17.021 r  u_sd_spi_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.021    u_sd_spi_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I0_O)      0.212    17.233 r  u_sd_spi_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.233    u_sd_spi_file_reader/read_sector_no[24]
    SLICE_X9Y60          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.438    18.426    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y60          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.482    18.909    
                         clock uncertainty           -0.084    18.825    
    SLICE_X9Y60          FDCE (Setup_fdce_C_D)        0.064    18.889    u_sd_spi_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.219ns  (logic 10.484ns (57.544%)  route 7.735ns (42.456%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.377 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.377    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.596 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[0]
                         net (fo=1, routed)           0.518    16.114    u_sd_spi_file_reader/read_sector_no04_out[28]
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.295    16.409 r  u_sd_spi_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.515    16.924    u_sd_spi_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124    17.048 r  u_sd_spi_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.048    u_sd_spi_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X7Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    17.260 r  u_sd_spi_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.260    u_sd_spi_file_reader/read_sector_no[28]
    SLICE_X7Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.504    18.492    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.482    18.975    
                         clock uncertainty           -0.084    18.891    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.064    18.955    u_sd_spi_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                         -17.260    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.052ns  (logic 10.408ns (57.655%)  route 7.644ns (42.345%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 18.425 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.415 r  u_sd_spi_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.847    13.262    u_sd_spi_file_reader/read_sector_no07_out[25]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    13.568 r  u_sd_spi_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.568    u_sd_spi_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.208 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.586    14.794    u_sd_spi_file_reader/read_sector_no13_in[28]
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.100 r  u_sd_spi_file_reader/read_sector_no[31]_i_43/O
                         net (fo=1, routed)           0.000    15.100    u_sd_spi_file_reader/read_sector_no[31]_i_43_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.644 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.660    16.304    u_sd_spi_file_reader/read_sector_no04_out[30]
    SLICE_X9Y61          LUT5 (Prop_lut5_I2_O)        0.301    16.605 r  u_sd_spi_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.151    16.756    u_sd_spi_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124    16.880 r  u_sd_spi_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    16.880    u_sd_spi_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    17.092 r  u_sd_spi_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.092    u_sd_spi_file_reader/read_sector_no[30]
    SLICE_X9Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.437    18.425    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y61          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.482    18.908    
                         clock uncertainty           -0.084    18.824    
    SLICE_X9Y61          FDCE (Setup_fdce_C_D)        0.064    18.888    u_sd_spi_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -17.092    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 10.475ns (57.974%)  route 7.593ns (42.025%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.078 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.078    u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.415 r  u_sd_spi_file_reader/rootdir_sector_reg[27]_i_1/O[1]
                         net (fo=8, routed)           0.847    13.262    u_sd_spi_file_reader/read_sector_no07_out[25]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.306    13.568 r  u_sd_spi_file_reader/first_data_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.000    13.568    u_sd_spi_file_reader/first_data_sector_no[28]_i_5_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.208 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.586    14.794    u_sd_spi_file_reader/read_sector_no13_in[28]
    SLICE_X10Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.100 r  u_sd_spi_file_reader/read_sector_no[31]_i_43/O
                         net (fo=1, routed)           0.000    15.100    u_sd_spi_file_reader/read_sector_no[31]_i_43_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.708 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.317    16.025    u_sd_spi_file_reader/read_sector_no04_out[31]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.332 r  u_sd_spi_file_reader/read_sector_no[31]_i_19/O
                         net (fo=1, routed)           0.444    16.776    u_sd_spi_file_reader/read_sector_no[31]_i_19_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    16.900 r  u_sd_spi_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    16.900    u_sd_spi_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    17.109 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.109    u_sd_spi_file_reader/read_sector_no[31]
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.109    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.051ns  (logic 10.596ns (58.702%)  route 7.455ns (41.298%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.659    12.852    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.295    13.147 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    13.147    u_sd_spi_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.679 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.679    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.901 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.545    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.299    14.844 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.844    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.377 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.377    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.700 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[1]
                         net (fo=1, routed)           0.306    16.006    u_sd_spi_file_reader/read_sector_no04_out[29]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.306    16.312 r  u_sd_spi_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.446    16.758    u_sd_spi_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I4_O)        0.124    16.882 r  u_sd_spi_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    16.882    u_sd_spi_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X10Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    17.091 r  u_sd_spi_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.091    u_sd_spi_file_reader/read_sector_no[29]
    SLICE_X10Y60         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y60         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X10Y60         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.980ns  (logic 10.465ns (58.203%)  route 7.515ns (41.797%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.497 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.582    16.078    u_sd_spi_file_reader/read_sector_no04_out[25]
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.306    16.384 r  u_sd_spi_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.303    16.688    u_sd_spi_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I4_O)        0.124    16.812 r  u_sd_spi_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    16.812    u_sd_spi_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X8Y58          MUXF7 (Prop_muxf7_I0_O)      0.209    17.021 r  u_sd_spi_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.021    u_sd_spi_file_reader/read_sector_no[25]
    SLICE_X8Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -17.021    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.931ns  (logic 10.490ns (58.503%)  route 7.441ns (41.497%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.174    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.489 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.497    15.986    u_sd_spi_file_reader/read_sector_no04_out[27]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.293 r  u_sd_spi_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.313    16.606    u_sd_spi_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.730 r  u_sd_spi_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    16.730    u_sd_spi_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X10Y58         MUXF7 (Prop_muxf7_I0_O)      0.241    16.971 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    16.971    u_sd_spi_file_reader/read_sector_no[27]
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.440    18.428    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.113    18.940    u_sd_spi_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.856ns  (logic 10.253ns (57.419%)  route 7.603ns (42.581%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 18.428 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.284 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.323    15.606    u_sd_spi_file_reader/read_sector_no04_out[23]
    SLICE_X13Y54         LUT5 (Prop_lut5_I2_O)        0.307    15.913 r  u_sd_spi_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.651    16.564    u_sd_spi_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    16.688 r  u_sd_spi_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    16.688    u_sd_spi_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X10Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    16.897 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    16.897    u_sd_spi_file_reader/read_sector_no[23]
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.440    18.428    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y58         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X10Y58         FDCE (Setup_fdce_C_D)        0.113    18.940    u_sd_spi_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.854ns  (logic 10.182ns (57.028%)  route 7.672ns (42.972%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.569    -0.960    u_sd_spi_file_reader/clk_out1
    SLICE_X13Y45         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_sd_spi_file_reader/sector_content_reg[22][1]/Q
                         net (fo=2, routed)           0.836     0.332    u_sd_spi_file_reader/p_0_in1_in[1]
    SLICE_X13Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.456 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.433     0.890    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     1.014 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.526     1.539    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.663 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          0.746     2.410    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.534 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.347     3.881    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I1_O)        0.150     4.031 r  u_sd_spi_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.538     4.569    u_sd_spi_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.244     8.813 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.815    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.333 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.971    11.304    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124    11.428 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.428    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.961 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.961    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.193 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.587    12.780    u_sd_spi_file_reader/read_sector_no07_out[20]
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.295    13.075 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.075    u_sd_spi_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.476 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.476    u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.698 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.644    14.342    u_sd_spi_file_reader/read_sector_no13_in[21]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.299    14.641 r  u_sd_spi_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.641    u_sd_spi_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.219 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.598    15.817    u_sd_spi_file_reader/read_sector_no04_out[22]
    SLICE_X15Y55         LUT5 (Prop_lut5_I2_O)        0.301    16.118 r  u_sd_spi_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.444    16.562    u_sd_spi_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.686 r  u_sd_spi_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    16.686    u_sd_spi_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X14Y57         MUXF7 (Prop_muxf7_I0_O)      0.209    16.895 r  u_sd_spi_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    16.895    u_sd_spi_file_reader/read_sector_no[22]
    SLICE_X14Y57         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.532    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.311 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.989 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.439    18.427    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y57         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.482    18.910    
                         clock uncertainty           -0.084    18.826    
    SLICE_X14Y57         FDCE (Setup_fdce_C_D)        0.113    18.939    u_sd_spi_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -16.895    
  -------------------------------------------------------------------
                         slack                                  2.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_d1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/wptr_d2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_uart_tx/wptr_d1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.442    u_uart_tx/wptr_d1[13]
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.879    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[13]/C
                         clock pessimism              0.240    -0.639    
                         clock uncertainty            0.084    -0.556    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.075    -0.481    u_uart_tx/wptr_d2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/wptr_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_uart_tx/wptr_d1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.442    u_uart_tx/wptr_d1[3]
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.879    u_uart_tx/clk_out1
    SLICE_X11Y32         FDCE                                         r  u_uart_tx/wptr_d2_reg[3]/C
                         clock pessimism              0.240    -0.639    
                         clock uncertainty            0.084    -0.556    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.071    -0.485    u_uart_tx/wptr_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.557    -0.642    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.501 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.414    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[44]_0[0]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.048    -0.366 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr[1]_i_1_n_0
    SLICE_X10Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.824    -0.882    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/clk_out1
    SLICE_X10Y68         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]/C
                         clock pessimism              0.253    -0.629    
                         clock uncertainty            0.084    -0.545    
    SLICE_X10Y68         FDCE (Hold_fdce_C_D)         0.131    -0.414    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmdr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.589    -0.610    u_sd_spi_file_reader/clk_out1
    SLICE_X4Y34          FDCE                                         r  u_sd_spi_file_reader/file_name_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_sd_spi_file_reader/file_name_reg[0][6]/Q
                         net (fo=1, routed)           0.053    -0.416    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[0][7][6]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[0][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_195
    SLICE_X5Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.858    -0.849    u_sd_spi_file_reader/clk_out1
    SLICE_X5Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][6]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X5Y34          FDCE (Hold_fdce_C_D)         0.092    -0.422    u_sd_spi_file_reader/fname_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.589    -0.610    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y34          FDCE                                         r  u_sd_spi_file_reader/file_name_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  u_sd_spi_file_reader/file_name_reg[0][0]/Q
                         net (fo=1, routed)           0.087    -0.382    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[0][7][0]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.337 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[0][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_201
    SLICE_X6Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.858    -0.849    u_sd_spi_file_reader/clk_out1
    SLICE_X6Y34          FDCE                                         r  u_sd_spi_file_reader/fname_reg[0][0]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.120    -0.394    u_sd_spi_file_reader/fname_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.562    -0.637    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.409    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][19]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.364 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_24
    SLICE_X10Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.831    -0.875    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y61         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]/C
                         clock pessimism              0.251    -0.624    
                         clock uncertainty            0.084    -0.540    
    SLICE_X10Y61         FDCE (Hold_fdce_C_D)         0.120    -0.420    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[28]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.585    -0.614    u_uart_tx/clk_out1
    SLICE_X7Y30          FDCE                                         r  u_uart_tx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  u_uart_tx/data_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.386    u_uart_tx/data[3]
    SLICE_X6Y30          LUT5 (Prop_lut5_I3_O)        0.045    -0.341 r  u_uart_tx/txbits[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    u_uart_tx/txbits[4]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  u_uart_tx/txbits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.854    -0.853    u_uart_tx/clk_out1
    SLICE_X6Y30          FDCE                                         r  u_uart_tx/txbits_reg[4]/C
                         clock pessimism              0.252    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120    -0.398    u_uart_tx/txbits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.560    -0.639    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X11Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.498 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[18]/Q
                         net (fo=1, routed)           0.091    -0.407    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][17]
    SLICE_X10Y64         LUT4 (Prop_lut4_I0_O)        0.045    -0.362 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_26
    SLICE_X10Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.828    -0.878    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y64         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]/C
                         clock pessimism              0.252    -0.626    
                         clock uncertainty            0.084    -0.542    
    SLICE_X10Y64         FDCE (Hold_fdce_C_D)         0.121    -0.421    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[26]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.561    -0.638    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X9Y62          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.497 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.384    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][4]
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_40
    SLICE_X10Y62         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.829    -0.877    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X10Y62         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]/C
                         clock pessimism              0.274    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.120    -0.399    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.581    -0.618    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X7Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/waitcycle_reg[2]/Q
                         net (fo=2, routed)           0.098    -0.379    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[6]_0[0]
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.045    -0.334 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc[1]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.850    -0.857    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/clk_out1
    SLICE_X6Y71          FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.084    -0.521    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.120    -0.401    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/waitc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.068    





