Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Binary_Calculator_behav xil_defaultlib.tb_Binary_Calculator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Flag' might have multiple concurrent drivers [C:/Users/iones/Desktop/AMD/Binary_Calculator/Modules/Binary_Calculator/Binary_Calculator/Binary_Calculator.srcs/sources_1/new/ALU.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_8b
Compiling module xil_defaultlib.Mux_4b
Compiling module xil_defaultlib.Mux_32b
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Four_bit_adder
Compiling module xil_defaultlib.Eight_bit_adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Concatenator
Compiling module xil_defaultlib.DecInputKey
Compiling module xil_defaultlib.Control_RW_Flow
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FrequencyDivider
Compiling module xil_defaultlib.SerialTranceiver
Compiling module xil_defaultlib.Binary_Calculator
Compiling module xil_defaultlib.tb_Binary_Calculator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Binary_Calculator_behav
