============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 14 2025  12:26:19 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (34412 ps) Late External Delay Assertion at pin p_out[0]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[0]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[0]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_51_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[0]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[0]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34344/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[0]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (34412 ps) Late External Delay Assertion at pin p_out[1]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[1]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_50_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[1]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[1]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34350/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[1]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (34412 ps) Late External Delay Assertion at pin p_out[2]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[2]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_49_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[2]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[2]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34302/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[2]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (34412 ps) Late External Delay Assertion at pin p_out[3]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[3]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_48_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[3]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[3]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34332/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[3]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (34412 ps) Late External Delay Assertion at pin p_out[4]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[4]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[4]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_47_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[4]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[4]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34320/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[4]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (34412 ps) Late External Delay Assertion at pin p_out[5]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[5]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[5]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_46_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[5]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[5]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34326/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[5]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (34412 ps) Late External Delay Assertion at pin p_out[6]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[6]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[6]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_45_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[6]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[6]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34308/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[6]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (34412 ps) Late External Delay Assertion at pin p_out[7]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[7]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[7]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_44_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[7]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[7]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34296/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[7]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (34412 ps) Late External Delay Assertion at pin p_out[8]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[8]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[8]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     588                  
             Slack:=   34412                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_43_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[8]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[8]/Q  -       CK->Q R     SDFFQX1        3  8.5    49   555   10555    (-,-) 
  drc_bufs34314/Y            -       A->Y  R     BUFX2          1  8.9    28    33   10588    (-,-) 
  p_out[8]                   -       -     R     (port)         -    -     -     0   10588    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (34420 ps) Late External Delay Assertion at pin p_out[9]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) shiftreg_shifter_reg[9]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) p_out[9]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     580                  
             Slack:=   34420                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_42_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  shiftreg_shifter_reg[9]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  shiftreg_shifter_reg[9]/Q  -       CK->Q R     SDFFQX1        2  6.3    37   548   10548    (-,-) 
  drc_bufs34338/Y            -       A->Y  R     BUFX2          1  8.9    28    32   10580    (-,-) 
  p_out[9]                   -       -     R     (port)         -    -     -     0   10580    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: MET (34434 ps) Late External Delay Assertion at pin io_pad[2]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) rom_0_io_out_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) io_pad[2]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     566                  
             Slack:=   34434                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_39_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_0_io_out_reg[2]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  rom_0_io_out_reg[2]/Q  -       CK->Q R     DFFTRX1        2 11.2    64   566   10566    (-,-) 
  io_pad[2]              -       -     R     (port)         -    -     -     0   10566    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 12: MET (34434 ps) Late External Delay Assertion at pin io_pad[3]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) rom_0_io_out_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) io_pad[3]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     566                  
             Slack:=   34434                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_38_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_0_io_out_reg[3]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  rom_0_io_out_reg[3]/Q  -       CK->Q R     DFFTRX1        2 11.2    64   566   10566    (-,-) 
  io_pad[3]              -       -     R     (port)         -    -     -     0   10566    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 13: MET (34434 ps) Late External Delay Assertion at pin io_pad[6]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) rom_1_io_out_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) io_pad[6]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     566                  
             Slack:=   34434                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_35_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_1_io_out_reg[2]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  rom_1_io_out_reg[2]/Q  -       CK->Q R     DFFTRX1        2 11.2    64   566   10566    (-,-) 
  io_pad[6]              -       -     R     (port)         -    -     -     0   10566    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 14: MET (34434 ps) Late External Delay Assertion at pin io_pad[7]
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) rom_1_io_out_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) io_pad[7]
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10000     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    5000                  
     Required Time:=   45000                  
      Launch Clock:-   10000                  
         Data Path:-     566                  
             Slack:=   34434                  

Exceptions/Constraints:
  output_delay            10000            O_DELAY_34_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  rom_1_io_out_reg[3]/CK -       -     R     (arrival)    657    -  5000     0   10000    (-,-) 
  rom_1_io_out_reg[3]/Q  -       CK->Q R     DFFTRX1        2 11.2    64   566   10566    (-,-) 
  io_pad[7]              -       -     R     (port)         -    -     -     0   10566    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 15: MET (34828 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram2_ram_array_reg[19][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35322/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30610__9315/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram2_ram_array_reg[19][3]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (34828 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram2_ram_array_reg[19][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35322/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30610__9315/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram2_ram_array_reg[19][2]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (34828 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram2_ram_array_reg[19][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35322/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30610__9315/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram2_ram_array_reg[19][1]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (34828 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram2_ram_array_reg[19][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35322/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30610__9315/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram2_ram_array_reg[19][0]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (34828 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram1_ram_array_reg[19][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35316/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30631__7098/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram1_ram_array_reg[19][3]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (34828 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram1_ram_array_reg[19][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35316/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30631__7098/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram1_ram_array_reg[19][2]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (34828 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[19][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram1_ram_array_reg[19][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35316/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30631__7098/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram1_ram_array_reg[19][1]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (34828 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram1_ram_array_reg[19][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35316/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30631__7098/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram1_ram_array_reg[19][0]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (34828 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram0_ram_array_reg[19][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35318/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30629__5122/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram0_ram_array_reg[19][3]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (34828 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram0_ram_array_reg[19][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35318/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30629__5122/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram0_ram_array_reg[19][2]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (34828 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram0_ram_array_reg[19][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35318/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30629__5122/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram0_ram_array_reg[19][1]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (34828 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram0_ram_array_reg[19][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     353                  
             Slack:=   34828                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35318/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30629__5122/Y                     -       B->Y  F     OR2X2          4 11.9    39    53   20380    (-,-) 
  ram_0_ram0_ram_array_reg[19][0]/SE -       -     F     SDFFQX1        4    -     -     0   20380    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (34845 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram3_ram_array_reg[19][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30611__9945/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram3_ram_array_reg[19][3]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (34845 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram3_ram_array_reg[19][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30611__9945/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram3_ram_array_reg[19][2]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (34845 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram3_ram_array_reg[19][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30611__9945/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram3_ram_array_reg[19][1]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (34845 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram3_ram_array_reg[19][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30611__9945/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram3_ram_array_reg[19][0]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (34845 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram3_ram_array_reg[18][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30609__6161/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram3_ram_array_reg[18][3]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (34845 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram3_ram_array_reg[18][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30609__6161/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram3_ram_array_reg[18][2]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (34845 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram3_ram_array_reg[18][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30609__6161/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram3_ram_array_reg[18][1]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (34845 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram3_ram_array_reg[18][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30609__6161/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram3_ram_array_reg[18][0]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (34845 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram2_ram_array_reg[18][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30608__4733/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram2_ram_array_reg[18][3]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (34845 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[18][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram2_ram_array_reg[18][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30608__4733/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram2_ram_array_reg[18][2]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (34845 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[18][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram2_ram_array_reg[18][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30608__4733/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram2_ram_array_reg[18][1]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (34845 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[18][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram2_ram_array_reg[18][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30608__4733/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram2_ram_array_reg[18][0]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (34845 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram1_ram_array_reg[18][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30648__6260/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram1_ram_array_reg[18][3]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (34845 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[18][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram1_ram_array_reg[18][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30648__6260/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram1_ram_array_reg[18][2]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (34845 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[18][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram1_ram_array_reg[18][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30648__6260/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram1_ram_array_reg[18][1]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (34845 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[18][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram1_ram_array_reg[18][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30648__6260/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram1_ram_array_reg[18][0]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (34845 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram0_ram_array_reg[18][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30628__1705/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram0_ram_array_reg[18][3]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (34845 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram0_ram_array_reg[18][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30628__1705/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram0_ram_array_reg[18][2]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (34845 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram0_ram_array_reg[18][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30628__1705/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram0_ram_array_reg[18][1]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (34845 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) ram_0_ram0_ram_array_reg[18][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           26     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10026     
                                              
             Setup:-    -208                  
       Uncertainty:-    5000                  
     Required Time:=   55208                  
      Launch Clock:-   10026                  
       Input Delay:-   10000                  
         Data Path:-     337                  
             Slack:=   34845                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     F     (arrival)      6 17.3    51     0   20026    (-,-) 
  g31587/Y                           (a)     A->Y  R     INVX4         14 31.9    53    35   20061    (-,-) 
  drc_bufs31800/Y                    -       A->Y  F     INVX3         10 27.7    62    41   20102    (-,-) 
  drc_bufs32134/Y                    -       A->Y  R     INVX3          9 24.3    56    37   20139    (-,-) 
  g31343/Y                           -       B1->Y R     OA22X2         5 14.4    46    58   20197    (-,-) 
  drc_bufs33699/Y                    -       A->Y  F     INVX2          6 15.9    53    36   20233    (-,-) 
  g35338/Y                           -       A->Y  F     OR3X2          8 19.4    64    78   20311    (-,-) 
  g30628__1705/Y                     -       A->Y  F     OR2X2          4 11.9    39    53   20364    (-,-) 
  ram_0_ram0_ram_array_reg[18][0]/SE -       -     F     SDFFQX1        4    -     -     0   20364    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (34858 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[17][3]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[17][3]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -216                  
       Uncertainty:-    5000                  
     Required Time:=   55216                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     331                  
             Slack:=   34858                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35316/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30570__5122/Y                     -       B->Y  R     NOR2X4         4 11.9    44    31   20358    (-,-) 
  ram_0_ram1_ram_array_reg[17][3]/SE -       -     R     SDFFQX1        4    -     -     0   20358    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (34858 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[17][2]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[17][2]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -216                  
       Uncertainty:-    5000                  
     Required Time:=   55216                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     331                  
             Slack:=   34858                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35316/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30570__5122/Y                     -       B->Y  R     NOR2X4         4 11.9    44    31   20358    (-,-) 
  ram_0_ram1_ram_array_reg[17][2]/SE -       -     R     SDFFQX1        4    -     -     0   20358    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (34858 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[17][1]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[17][1]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -216                  
       Uncertainty:-    5000                  
     Required Time:=   55216                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     331                  
             Slack:=   34858                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35316/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30570__5122/Y                     -       B->Y  R     NOR2X4         4 11.9    44    31   20358    (-,-) 
  ram_0_ram1_ram_array_reg[17][1]/SE -       -     R     SDFFQX1        4    -     -     0   20358    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (34858 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[17][0]/CK->SE
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[17][0]/SE
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           27     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10027     
                                              
             Setup:-    -216                  
       Uncertainty:-    5000                  
     Required Time:=   55216                  
      Launch Clock:-   10027                  
       Input Delay:-   10000                  
         Data Path:-     331                  
             Slack:=   34858                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)      6 17.7    52     0   20027    (-,-) 
  g31587/Y                           (a)     A->Y  F     INVX4         14 31.8    56    37   20064    (-,-) 
  drc_bufs31800/Y                    -       A->Y  R     INVX3         10 27.9    61    40   20103    (-,-) 
  drc_bufs32134/Y                    -       A->Y  F     INVX3          9 24.0    57    38   20142    (-,-) 
  g31162/Y                           -       S0->Y F     MX2X1          2  7.1    41    48   20190    (-,-) 
  drc_bufs33733/Y                    -       A->Y  R     INVX2          5 13.9    46    31   20221    (-,-) 
  drc_bufs33732/Y                    -       A->Y  F     INVX1          3  9.1    57    40   20261    (-,-) 
  g35316/Y                           -       A->Y  F     OR2X4         10 37.3    63    66   20327    (-,-) 
  g30570__5122/Y                     -       B->Y  R     NOR2X4         4 11.9    44    31   20358    (-,-) 
  ram_0_ram1_ram_array_reg[17][0]/SE -       -     R     SDFFQX1        4    -     -     0   20358    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.


