#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 16 13:01:15 2020
# Process ID: 8856
# Current directory: P:/mandelbrot_nouveau
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4552 P:\mandelbrot_nouveau\mandelbrot_nouveau.xpr
# Log file: P:/mandelbrot_nouveau/vivado.log
# Journal file: P:/mandelbrot_nouveau\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/mandelbrot_nouveau/mandelbrot_nouveau.xpr
INFO: [Project 1-313] Project file moved from '/net/e/floupias001/mandelbrot_nouveau' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'P:/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/convergence.vhd', nor could it be found using path 'P:/net/e/floupias001/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/convergence.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'P:/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/couleur.vhd', nor could it be found using path 'P:/net/e/floupias001/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/couleur.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'P:/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/iteration.vhd', nor could it be found using path 'P:/net/e/floupias001/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/iteration.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'P:/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/point.vhd', nor could it be found using path 'P:/net/e/floupias001/FRACTALE/fractale/convergence/convergence/convergence.srcs/sources_1/new/point.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg', nor could it be found using path 'P:/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip'; using path 'P:/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'p:/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 881.113 ; gain = 148.914
update_compile_order -fileset sources_1
add_files -norecurse P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan 16 13:02:37 2020] Launched synth_1...
Run output will be captured here: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1/runme.log
[Thu Jan 16 13:02:37 2020] Launched impl_1...
Run output will be captured here: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/runme.log
add_files -norecurse {P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/couleur.vhd P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan 16 13:04:55 2020] Launched synth_1...
Run output will be captured here: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1/runme.log
[Thu Jan 16 13:04:55 2020] Launched impl_1...
Run output will be captured here: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF785A
set_property PROGRAM.FILE {P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/top_Mandelbrot.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/top_Mandelbrot.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF785A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan 16 13:28:45 2020] Launched synth_1...
Run output will be captured here: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1/runme.log
[Thu Jan 16 13:28:45 2020] Launched impl_1...
Run output will be captured here: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF785A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/top_Mandelbrot.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/couleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity couleur
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "P:/mandelbrot_nouveau/mandelbrot_nouveau.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd7aa73214ae4eda9ffc513e7a1aaaa3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(burst_on_hold=tru...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [push_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.couleur [couleur_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [convergence_default]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(bit_per_pixe...]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Built simulation snapshot top_Mandelbrot_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim/xsim.dir/top_Mandelbrot_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim/xsim.dir/top_Mandelbrot_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 16 13:39:45 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 16 13:39:45 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1599.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/mandelbrot_nouveau/mandelbrot_nouveau.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1615.891 ; gain = 19.773
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF785A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF785A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF785A
save_wave_config {P:/mandelbrot_nouveau/top_Mandelbrot_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse P:/mandelbrot_nouveau/top_Mandelbrot_tb_behav.wcfg
set_property xsim.view {P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg P:/mandelbrot_nouveau/top_Mandelbrot_tb_behav.wcfg} [get_filesets sim_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan 16 15:18:03 2020] Launched synth_1...
Run output will be captured here: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/synth_1/runme.log
[Thu Jan 16 15:18:03 2020] Launched impl_1...
Run output will be captured here: P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF785A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF785A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF785A
set_property PROGRAM.FILE {P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/top_Mandelbrot.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/mandelbrot_nouveau/mandelbrot_nouveau.runs/impl_1/top_Mandelbrot.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 15:32:45 2020...
