/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_m2mc1_l2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:16p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_m2mc1_l2.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:16p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_M2MC1_L2_H__
#define BCHP_M2MC1_L2_H__

/***************************************************************************
 *M2MC1_L2 - M2MC1 Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_M2MC1_L2_CPU_STATUS                 0x00be7000 /* CPU interrupt Status Register */
#define BCHP_M2MC1_L2_CPU_SET                    0x00be7004 /* CPU interrupt Set Register */
#define BCHP_M2MC1_L2_CPU_CLEAR                  0x00be7008 /* CPU interrupt Clear Register */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS            0x00be700c /* CPU interrupt Mask Status Register */
#define BCHP_M2MC1_L2_CPU_MASK_SET               0x00be7010 /* CPU interrupt Mask Set Register */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR             0x00be7014 /* CPU interrupt Mask Clear Register */
#define BCHP_M2MC1_L2_PCI_STATUS                 0x00be7018 /* PCI interrupt Status Register */
#define BCHP_M2MC1_L2_PCI_SET                    0x00be701c /* PCI interrupt Set Register */
#define BCHP_M2MC1_L2_PCI_CLEAR                  0x00be7020 /* PCI interrupt Clear Register */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS            0x00be7024 /* PCI interrupt Mask Status Register */
#define BCHP_M2MC1_L2_PCI_MASK_SET               0x00be7028 /* PCI interrupt Mask Set Register */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR             0x00be702c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_M2MC1_L2_H__ */

/* End of File */
