<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::TIM1::DIER Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1.html">TIM1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html">DIER</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::TIM1::DIER Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA/Interrupt enable register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a0492bbb956b9994d4a8d134443017410"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a0492bbb956b9994d4a8d134443017410">TDE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 14, 1 &gt;</td></tr>
<tr class="memdesc:a0492bbb956b9994d4a8d134443017410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable.  <a href="#a0492bbb956b9994d4a8d134443017410">More...</a><br /></td></tr>
<tr class="separator:a0492bbb956b9994d4a8d134443017410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119285d7af1043cb3f7dea6fa6c87851"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a119285d7af1043cb3f7dea6fa6c87851">COMDE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 13, 1 &gt;</td></tr>
<tr class="memdesc:a119285d7af1043cb3f7dea6fa6c87851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a119285d7af1043cb3f7dea6fa6c87851">More...</a><br /></td></tr>
<tr class="separator:a119285d7af1043cb3f7dea6fa6c87851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc58ef2decc9368790274ccb53f05f9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#aecc58ef2decc9368790274ccb53f05f9">CC4DE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 12, 1 &gt;</td></tr>
<tr class="memdesc:aecc58ef2decc9368790274ccb53f05f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare 4 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable.  <a href="#aecc58ef2decc9368790274ccb53f05f9">More...</a><br /></td></tr>
<tr class="separator:aecc58ef2decc9368790274ccb53f05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534586a42929fd924bf24db1c977625e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a534586a42929fd924bf24db1c977625e">CC3DE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 11, 1 &gt;</td></tr>
<tr class="memdesc:a534586a42929fd924bf24db1c977625e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare 3 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable.  <a href="#a534586a42929fd924bf24db1c977625e">More...</a><br /></td></tr>
<tr class="separator:a534586a42929fd924bf24db1c977625e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae991b1806878b78a59b87c27109eb5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#aeae991b1806878b78a59b87c27109eb5">CC2DE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 10, 1 &gt;</td></tr>
<tr class="memdesc:aeae991b1806878b78a59b87c27109eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare 2 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable.  <a href="#aeae991b1806878b78a59b87c27109eb5">More...</a><br /></td></tr>
<tr class="separator:aeae991b1806878b78a59b87c27109eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3065ff4db6eb91f2a14eb85299cb764c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a3065ff4db6eb91f2a14eb85299cb764c">CC1DE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 9, 1 &gt;</td></tr>
<tr class="memdesc:a3065ff4db6eb91f2a14eb85299cb764c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare 1 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable.  <a href="#a3065ff4db6eb91f2a14eb85299cb764c">More...</a><br /></td></tr>
<tr class="separator:a3065ff4db6eb91f2a14eb85299cb764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c0265a0f3e0622fb62142d01f75fea"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a76c0265a0f3e0622fb62142d01f75fea">UDE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 8, 1 &gt;</td></tr>
<tr class="memdesc:a76c0265a0f3e0622fb62142d01f75fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable.  <a href="#a76c0265a0f3e0622fb62142d01f75fea">More...</a><br /></td></tr>
<tr class="separator:a76c0265a0f3e0622fb62142d01f75fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d13e8cd7a10a1596d65b4db7544bcf1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a7d13e8cd7a10a1596d65b4db7544bcf1">BIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 7, 1 &gt;</td></tr>
<tr class="memdesc:a7d13e8cd7a10a1596d65b4db7544bcf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break interrupt enable.  <a href="#a7d13e8cd7a10a1596d65b4db7544bcf1">More...</a><br /></td></tr>
<tr class="separator:a7d13e8cd7a10a1596d65b4db7544bcf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d645501eb105d0a9e9fcc898d871817"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a8d645501eb105d0a9e9fcc898d871817">TIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 6, 1 &gt;</td></tr>
<tr class="memdesc:a8d645501eb105d0a9e9fcc898d871817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt enable.  <a href="#a8d645501eb105d0a9e9fcc898d871817">More...</a><br /></td></tr>
<tr class="separator:a8d645501eb105d0a9e9fcc898d871817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7e2729951153830298dfab2069cb3c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a9a7e2729951153830298dfab2069cb3c">COMIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 5, 1 &gt;</td></tr>
<tr class="memdesc:a9a7e2729951153830298dfab2069cb3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM interrupt enable.  <a href="#a9a7e2729951153830298dfab2069cb3c">More...</a><br /></td></tr>
<tr class="separator:a9a7e2729951153830298dfab2069cb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3682df05198d64b219023da965ea97"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#adf3682df05198d64b219023da965ea97">CC4IE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 4, 1 &gt;</td></tr>
<tr class="memdesc:adf3682df05198d64b219023da965ea97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare 4 interrupt enable.  <a href="#adf3682df05198d64b219023da965ea97">More...</a><br /></td></tr>
<tr class="separator:adf3682df05198d64b219023da965ea97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2442415fda4a3b47fd4178e46a5e4232"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a2442415fda4a3b47fd4178e46a5e4232">CC3IE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 3, 1 &gt;</td></tr>
<tr class="memdesc:a2442415fda4a3b47fd4178e46a5e4232"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare 3 interrupt enable.  <a href="#a2442415fda4a3b47fd4178e46a5e4232">More...</a><br /></td></tr>
<tr class="separator:a2442415fda4a3b47fd4178e46a5e4232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191372d3e53cd437e4e6eff6433b6600"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a191372d3e53cd437e4e6eff6433b6600">CC2IE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 2, 1 &gt;</td></tr>
<tr class="memdesc:a191372d3e53cd437e4e6eff6433b6600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare 2 interrupt enable.  <a href="#a191372d3e53cd437e4e6eff6433b6600">More...</a><br /></td></tr>
<tr class="separator:a191372d3e53cd437e4e6eff6433b6600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e47cc8a2d24e5cf28c0b1263a092afe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a1e47cc8a2d24e5cf28c0b1263a092afe">CC1IE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 1, 1 &gt;</td></tr>
<tr class="memdesc:a1e47cc8a2d24e5cf28c0b1263a092afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/Compare 1 interrupt enable.  <a href="#a1e47cc8a2d24e5cf28c0b1263a092afe">More...</a><br /></td></tr>
<tr class="separator:a1e47cc8a2d24e5cf28c0b1263a092afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a1552141755cfe21188a0e858f70dd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a08a1552141755cfe21188a0e858f70dd">UIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 0, 1 &gt;</td></tr>
<tr class="memdesc:a08a1552141755cfe21188a0e858f70dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt enable.  <a href="#a08a1552141755cfe21188a0e858f70dd">More...</a><br /></td></tr>
<tr class="separator:a08a1552141755cfe21188a0e858f70dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA/Interrupt enable register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a0492bbb956b9994d4a8d134443017410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a0492bbb956b9994d4a8d134443017410">STM32LIB::reg::TIM1::DIER::TDE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable. </p>

</div>
</div>
<a class="anchor" id="a119285d7af1043cb3f7dea6fa6c87851"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a119285d7af1043cb3f7dea6fa6c87851">STM32LIB::reg::TIM1::DIER::COMDE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a class="anchor" id="aecc58ef2decc9368790274ccb53f05f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#aecc58ef2decc9368790274ccb53f05f9">STM32LIB::reg::TIM1::DIER::CC4DE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/Compare 4 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable. </p>

</div>
</div>
<a class="anchor" id="a534586a42929fd924bf24db1c977625e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a534586a42929fd924bf24db1c977625e">STM32LIB::reg::TIM1::DIER::CC3DE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/Compare 3 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable. </p>

</div>
</div>
<a class="anchor" id="aeae991b1806878b78a59b87c27109eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#aeae991b1806878b78a59b87c27109eb5">STM32LIB::reg::TIM1::DIER::CC2DE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/Compare 2 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable. </p>

</div>
</div>
<a class="anchor" id="a3065ff4db6eb91f2a14eb85299cb764c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a3065ff4db6eb91f2a14eb85299cb764c">STM32LIB::reg::TIM1::DIER::CC1DE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/Compare 1 <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable. </p>

</div>
</div>
<a class="anchor" id="a76c0265a0f3e0622fb62142d01f75fea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a76c0265a0f3e0622fb62142d01f75fea">STM32LIB::reg::TIM1::DIER::UDE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> request enable. </p>

</div>
</div>
<a class="anchor" id="a7d13e8cd7a10a1596d65b4db7544bcf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a7d13e8cd7a10a1596d65b4db7544bcf1">STM32LIB::reg::TIM1::DIER::BIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a8d645501eb105d0a9e9fcc898d871817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a8d645501eb105d0a9e9fcc898d871817">STM32LIB::reg::TIM1::DIER::TIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a9a7e2729951153830298dfab2069cb3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a9a7e2729951153830298dfab2069cb3c">STM32LIB::reg::TIM1::DIER::COMIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>COM interrupt enable. </p>

</div>
</div>
<a class="anchor" id="adf3682df05198d64b219023da965ea97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#adf3682df05198d64b219023da965ea97">STM32LIB::reg::TIM1::DIER::CC4IE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/Compare 4 interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a2442415fda4a3b47fd4178e46a5e4232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a2442415fda4a3b47fd4178e46a5e4232">STM32LIB::reg::TIM1::DIER::CC3IE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/Compare 3 interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a191372d3e53cd437e4e6eff6433b6600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a191372d3e53cd437e4e6eff6433b6600">STM32LIB::reg::TIM1::DIER::CC2IE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/Compare 2 interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a1e47cc8a2d24e5cf28c0b1263a092afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a1e47cc8a2d24e5cf28c0b1263a092afe">STM32LIB::reg::TIM1::DIER::CC1IE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/Compare 1 interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a08a1552141755cfe21188a0e858f70dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html#a08a1552141755cfe21188a0e858f70dd">STM32LIB::reg::TIM1::DIER::UIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40012C0C, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt enable. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:16 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
