13:30:02
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 13:30:29 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
VHDL syntax check successful!
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":25:8:25:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl
@W: CL240 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":21:8:21:18|Signal o_Segment_G is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":20:8:20:18|Signal o_Segment_F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":19:8:19:18|Signal o_Segment_E is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":18:8:18:18|Signal o_Segment_D is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":17:8:17:18|Signal o_Segment_C is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":16:8:16:18|Signal o_Segment_B is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":15:8:15:18|Signal o_Segment_A is floating; a simulation mismatch is possible.
@W: CL168 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":66:28:66:50|Removing instance SevenSeg1_Inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":28:37:28:39|Pruning unused register r_Count_5(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":51:8:51:9|Pruning unused register r_Switch_1_2. Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":41:27:41:46|Removing instance Debounce_Inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":8:8:8:12|Input i_Clk is unused.
@N: CL159 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":11:8:11:17|Input i_Switch_1 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:30:29 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:30:29 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:30:29 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:30:30 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 13:30:30 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     0    
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:30:31 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 13:30:31 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 13:30:31 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      NA            40.000        NA            NA        declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 9
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:30:31 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	7/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 13:34:31 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":25:8:25:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:34:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:34:31 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:34:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:34:32 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 13:34:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     31   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:34:32 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 13:34:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":25:8:25:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":27:37:27:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":50:8:50:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  44 /        31
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               31         r_Count[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 13:34:33 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
Debounce_Inst.r_count[10]     i_Clk         SB_DFFSR     Q       r_count[10]     0.540       32.259
Debounce_Inst.r_count[3]      i_Clk         SB_DFFSR     Q       r_count[3]      0.540       32.280
Debounce_Inst.r_count[11]     i_Clk         SB_DFFSR     Q       r_count[11]     0.540       32.280
Debounce_Inst.r_count[6]      i_Clk         SB_DFFSR     Q       r_count[6]      0.540       32.308
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type         Pin     Net               Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state           39.895       32.160
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[5]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[6]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[7]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[8]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Debounce_Inst.r_count[14] / Q
    Ending point:                            Debounce_Inst.r_state / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_count[14]                     Net          -        -       1.599     -           4         
Debounce_Inst.r_state_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Debounce_Inst.r_state_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
un8_r_count_3_0                 Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Debounce_Inst.r_state_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
un8_r_count_13                  Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO       SB_LUT4      I0       In      -         5.779       -         
Debounce_Inst.r_state_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_state                         Net          -        -       1.507     -           1         
Debounce_Inst.r_state           SB_DFF       D        In      -         7.734       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          13 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         44 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (2%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 44 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:34:33 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	46/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.1 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 178.00 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 77
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 77
used logic cells: 46
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 13:39:27 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":25:8:25:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:39:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:39:27 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:39:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:39:28 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 13:39:28 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     31   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:39:29 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 13:39:29 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":25:8:25:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":27:37:27:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":50:8:50:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  44 /        31
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               31         r_Count[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 13:39:29 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
Debounce_Inst.r_count[10]     i_Clk         SB_DFFSR     Q       r_count[10]     0.540       32.259
Debounce_Inst.r_count[3]      i_Clk         SB_DFFSR     Q       r_count[3]      0.540       32.280
Debounce_Inst.r_count[11]     i_Clk         SB_DFFSR     Q       r_count[11]     0.540       32.280
Debounce_Inst.r_count[6]      i_Clk         SB_DFFSR     Q       r_count[6]      0.540       32.308
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type         Pin     Net               Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state           39.895       32.160
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[5]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[6]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[7]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[8]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Debounce_Inst.r_count[14] / Q
    Ending point:                            Debounce_Inst.r_state / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_count[14]                     Net          -        -       1.599     -           4         
Debounce_Inst.r_state_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Debounce_Inst.r_state_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
un8_r_count_3_0                 Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Debounce_Inst.r_state_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
un8_r_count_13                  Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO       SB_LUT4      I0       In      -         5.779       -         
Debounce_Inst.r_state_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_state                         Net          -        -       1.507     -           1         
Debounce_Inst.r_state           SB_DFF       D        In      -         7.734       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          13 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         44 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (2%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 44 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:39:29 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	46/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 178.00 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 77
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 77
used logic cells: 46
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	46/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.5 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 195.39 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 100
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 100
used logic cells: 46
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 13:42:42 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":25:8:25:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:42:42 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:42:42 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:42:42 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:42:43 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 13:42:43 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     31   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:42:44 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 13:42:44 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":25:8:25:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":27:37:27:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":50:8:50:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  44 /        31
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               31         r_Count[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 13:42:44 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
Debounce_Inst.r_count[10]     i_Clk         SB_DFFSR     Q       r_count[10]     0.540       32.259
Debounce_Inst.r_count[3]      i_Clk         SB_DFFSR     Q       r_count[3]      0.540       32.280
Debounce_Inst.r_count[11]     i_Clk         SB_DFFSR     Q       r_count[11]     0.540       32.280
Debounce_Inst.r_count[6]      i_Clk         SB_DFFSR     Q       r_count[6]      0.540       32.308
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type         Pin     Net               Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state           39.895       32.160
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[5]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[6]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[7]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[8]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Debounce_Inst.r_count[14] / Q
    Ending point:                            Debounce_Inst.r_state / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_count[14]                     Net          -        -       1.599     -           4         
Debounce_Inst.r_state_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Debounce_Inst.r_state_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
un8_r_count_3_0                 Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Debounce_Inst.r_state_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
un8_r_count_13                  Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO       SB_LUT4      I0       In      -         5.779       -         
Debounce_Inst.r_state_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_state                         Net          -        -       1.507     -           1         
Debounce_Inst.r_state           SB_DFF       D        In      -         7.734       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          13 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         44 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (2%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 44 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:42:44 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	46/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.5 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 195.39 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 100
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 100
used logic cells: 46
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 13:52:05 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":25:8:25:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:52:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:52:05 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:52:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:52:07 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 13:52:07 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     31   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:52:07 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 13:52:07 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":25:8:25:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":27:37:27:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":50:8:50:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  44 /        31
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               31         r_Count[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 13:52:08 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
Debounce_Inst.r_count[10]     i_Clk         SB_DFFSR     Q       r_count[10]     0.540       32.259
Debounce_Inst.r_count[3]      i_Clk         SB_DFFSR     Q       r_count[3]      0.540       32.280
Debounce_Inst.r_count[11]     i_Clk         SB_DFFSR     Q       r_count[11]     0.540       32.280
Debounce_Inst.r_count[6]      i_Clk         SB_DFFSR     Q       r_count[6]      0.540       32.308
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type         Pin     Net               Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state           39.895       32.160
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[5]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[6]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[7]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[8]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Debounce_Inst.r_count[14] / Q
    Ending point:                            Debounce_Inst.r_state / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_count[14]                     Net          -        -       1.599     -           4         
Debounce_Inst.r_state_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Debounce_Inst.r_state_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
un8_r_count_3_0                 Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Debounce_Inst.r_state_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
un8_r_count_13                  Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO       SB_LUT4      I0       In      -         5.779       -         
Debounce_Inst.r_state_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_state                         Net          -        -       1.507     -           1         
Debounce_Inst.r_state           SB_DFF       D        In      -         7.734       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          13 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         44 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (2%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 44 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:52:08 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	46/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.5 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 195.39 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 100
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 100
used logic cells: 46
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 13:54:13 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":25:8:25:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:54:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:54:13 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:54:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 13:54:14 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 13:54:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     31   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:54:15 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 13:54:15 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":26:12:26:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":25:8:25:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":27:37:27:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":50:8:50:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  44 /        31
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               31         r_Count[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 13:54:15 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
Debounce_Inst.r_count[10]     i_Clk         SB_DFFSR     Q       r_count[10]     0.540       32.259
Debounce_Inst.r_count[3]      i_Clk         SB_DFFSR     Q       r_count[3]      0.540       32.280
Debounce_Inst.r_count[11]     i_Clk         SB_DFFSR     Q       r_count[11]     0.540       32.280
Debounce_Inst.r_count[6]      i_Clk         SB_DFFSR     Q       r_count[6]      0.540       32.308
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type         Pin     Net               Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state           39.895       32.160
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[5]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[6]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[7]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[8]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Debounce_Inst.r_count[14] / Q
    Ending point:                            Debounce_Inst.r_state / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_count[14]                     Net          -        -       1.599     -           4         
Debounce_Inst.r_state_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Debounce_Inst.r_state_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
un8_r_count_3_0                 Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Debounce_Inst.r_state_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
un8_r_count_13                  Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO       SB_LUT4      I0       In      -         5.779       -         
Debounce_Inst.r_state_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_state                         Net          -        -       1.507     -           1         
Debounce_Inst.r_state           SB_DFF       D        In      -         7.734       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          13 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         44 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (2%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 44 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 13:54:15 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	14
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	46/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.0 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 194.51 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 113
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 113
used logic cells: 46
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:02:06 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@E: CD174 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":79:31:79:46|Duplicate specification of formal i_binary_num
@E: CD415 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":105:20:105:20|Expecting keyword of
2 errors parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:02:06 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:02:06 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:06:11 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@E: CD184 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":63:17:63:18|target i_binary_num of assignment is not writeable
@E: CD415 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":74:20:74:20|Expecting keyword of
2 errors parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd
2 errors parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd
@E: CD178 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":79:31:79:46|Can't find formal r_binary_num
@E: CD415 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":105:20:105:20|Expecting keyword of
4 errors parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:06:11 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:06:11 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:08:13 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@E: CD184 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":64:17:64:18|target i_binary_num of assignment is not writeable
@E: CD415 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":75:20:75:20|Expecting keyword of
2 errors parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd
2 errors parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd
2 errors parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:08:13 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:08:13 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:08:54 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":64:8:64:9|Removing unused bit 7 of r_Hex_Encoding_20(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl
@W: CL179 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Found combinational loop at r_Hex_Encoding[6]
@W: CL179 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Found combinational loop at r_Hex_Encoding[5]
@W: CL179 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Found combinational loop at r_Hex_Encoding[4]
@W: CL179 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Found combinational loop at r_Hex_Encoding[3]
@W: CL179 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Found combinational loop at r_Hex_Encoding[2]
@W: CL179 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Found combinational loop at r_Hex_Encoding[1]
@W: CL179 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Found combinational loop at r_Hex_Encoding[0]
@E: CL123 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":27:8:27:9|Logic for r_Hex_Encoding_18(6 downto 0) does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:08:54 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:08:54 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:13:33 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@E: CS187 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":96:12:96:23|Expecting ,
@E: CD415 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":123:20:123:20|Expecting keyword of
2 errors parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:13:33 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:13:33 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:14:20 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL169 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":73:8:73:9|Pruning unused register r_Hex_Encoding_2_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":36:8:36:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl
@N: CL159 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":8:8:8:19|Input r_Binary_Num is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:14:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:14:20 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:14:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:14:21 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 14:14:21 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     35   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:14:22 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 14:14:22 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|Removing sequential instance r_Count_2[3:0] (in view: work.Project_7_Segment_Top(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":67:8:67:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  51 /        31
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               31         r_Count[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 14:14:22 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
Debounce_Inst.r_count[10]     i_Clk         SB_DFFSR     Q       r_count[10]     0.540       32.259
Debounce_Inst.r_count[3]      i_Clk         SB_DFFSR     Q       r_count[3]      0.540       32.280
Debounce_Inst.r_count[11]     i_Clk         SB_DFFSR     Q       r_count[11]     0.540       32.280
Debounce_Inst.r_count[6]      i_Clk         SB_DFFSR     Q       r_count[6]      0.540       32.308
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type         Pin     Net               Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state           39.895       32.160
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[5]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[6]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[7]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[8]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Debounce_Inst.r_count[14] / Q
    Ending point:                            Debounce_Inst.r_state / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Debounce_Inst.r_count[14]       SB_DFFSR     Q        Out     0.540     0.540       -         
r_count[14]                     Net          -        -       1.599     -           4         
Debounce_Inst.r_state_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Debounce_Inst.r_state_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
un8_r_count_3_0                 Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Debounce_Inst.r_state_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
un8_r_count_13                  Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO       SB_LUT4      I0       In      -         5.779       -         
Debounce_Inst.r_state_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_state                         Net          -        -       1.507     -           1         
Debounce_Inst.r_state           SB_DFF       D        In      -         7.734       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          13 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         51 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (2%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 51 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:14:22 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	51
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	52
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	53/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.7 (sec)

Final Design Statistics
    Number of LUTs      	:	52
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	53/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 195.39 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 53
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:18:52 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":73:8:73:9|Removing unused bit 7 of r_Hex_Encoding_2_2(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":36:8:36:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:18:52 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:18:52 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:18:52 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:18:53 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 14:18:53 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     42   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:18:53 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 14:18:54 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":67:8:67:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  56 /        42
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               42         r_Count[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 14:18:54 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 31.967

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      124.5 MHz     40.000        8.033         31.967     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      31.967  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
r_Count[0]                    i_Clk         SB_DFF       Q       r_Count[0]      0.540       31.967
r_Count[1]                    i_Clk         SB_DFF       Q       r_Count[1]      0.540       32.016
r_Count[2]                    i_Clk         SB_DFF       Q       r_Count[2]      0.540       32.037
r_Count[3]                    i_Clk         SB_DFF       Q       r_Count[3]      0.540       32.100
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                              Required           
Instance                     Reference     Type         Pin     Net                                Time         Slack 
                             Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------
r_Count_2[3]                 i_Clk         SB_DFF       D       p_Switch_Count\.r_Count_2_3[3]     39.895       31.967
r_Count_2[2]                 i_Clk         SB_DFF       D       p_Switch_Count\.r_Count_2_3[2]     39.895       32.107
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state                            39.895       32.160
r_Count_2[1]                 i_Clk         SB_DFF       D       p_Switch_Count\.r_Count_2_3[1]     39.895       32.247
r_Count_2[0]                 i_Clk         SB_DFF       D       p_Switch_Count\.r_Count_2_3[0]     39.895       32.294
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.928
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     31.967

    Number of logic level(s):                6
    Starting point:                          r_Count[0] / Q
    Ending point:                            r_Count_2[3] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
r_Count[0]                              SB_DFF       Q        Out     0.540     0.540       -         
r_Count[0]                              Net          -        -       1.599     -           12        
r_Count_RNIEET6[3]                      SB_LUT4      I0       In      -         2.139       -         
r_Count_RNIEET6[3]                      SB_LUT4      O        Out     0.449     2.588       -         
p_Switch_Count\.un6_w_switch_1          Net          -        -       1.371     -           3         
r_Switch_1_RNI31GV                      SB_LUT4      I0       In      -         3.959       -         
r_Switch_1_RNI31GV                      SB_LUT4      O        Out     0.449     4.408       -         
r_Count_2_0_sqmuxa                      Net          -        -       0.905     -           2         
p_Switch_Count\.r_Count_2_3_cry_0_c     SB_CARRY     CI       In      -         5.313       -         
p_Switch_Count\.r_Count_2_3_cry_0_c     SB_CARRY     CO       Out     0.126     5.439       -         
p_Switch_Count\.r_Count_2_3_cry_0       Net          -        -       0.014     -           2         
p_Switch_Count\.r_Count_2_3_cry_1_c     SB_CARRY     CI       In      -         5.453       -         
p_Switch_Count\.r_Count_2_3_cry_1_c     SB_CARRY     CO       Out     0.126     5.579       -         
p_Switch_Count\.r_Count_2_3_cry_1       Net          -        -       0.014     -           2         
p_Switch_Count\.r_Count_2_3_cry_2_c     SB_CARRY     CI       In      -         5.593       -         
p_Switch_Count\.r_Count_2_3_cry_2_c     SB_CARRY     CO       Out     0.126     5.719       -         
p_Switch_Count\.r_Count_2_3_cry_2       Net          -        -       0.386     -           1         
r_Count_2_RNO[3]                        SB_LUT4      I3       In      -         6.105       -         
r_Count_2_RNO[3]                        SB_LUT4      O        Out     0.316     6.421       -         
p_Switch_Count\.r_Count_2_3[3]          Net          -        -       1.507     -           1         
r_Count_2[3]                            SB_DFF       D        In      -         7.928       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.033 is 2.237(27.8%) logic and 5.796(72.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        19 uses
SB_DFF          24 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         56 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 56 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:18:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	57
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	58/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.3 (sec)

Final Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	58/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 176.46 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 129
used logic cells: 58
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 129
used logic cells: 58
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 81 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:24:14 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":73:8:73:9|Removing unused bit 7 of r_Hex_Encoding_2_2(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":36:8:36:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl
@N: CL189 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":35:37:35:39|Register bit r_Count(0) is always 0.
@N: CL189 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":35:37:35:39|Register bit r_Count(3) is always 0.
@W: CL260 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":35:37:35:39|Pruning register bit 3 of r_Count(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":35:37:35:39|Pruning register bit 0 of r_Count(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":67:8:67:9|Pruning unused register r_Switch_1. Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":57:27:57:46|Removing instance Debounce_Inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":11:8:11:17|Input i_Switch_1 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:24:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:24:14 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:24:14 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:24:15 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 14:24:15 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     20   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:24:15 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 14:24:15 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count[2:1] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|Removing sequential instance r_Count[1] (in view: work.Project_7_Segment_Top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|Removing sequential instance r_Count[2] (in view: work.Project_7_Segment_Top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|Removing sequential instance r_Count_2[0] (in view: work.Project_7_Segment_Top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|Removing sequential instance r_Count_2[1] (in view: work.Project_7_Segment_Top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|Removing sequential instance r_Count_2[2] (in view: work.Project_7_Segment_Top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|Removing sequential instance r_Count_2[3] (in view: work.Project_7_Segment_Top(rtl)) because it does not drive other instances.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding[4] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding[6] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding[3] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding_2[0] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding_2[4] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding_2[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding_2[3] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding_2[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding_2[2] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding_2[1] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding[5] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|Removing instance SevenSeg1_Inst.r_Hex_Encoding[2] because it is equivalent to instance SevenSeg1_Inst.r_Hex_Encoding[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|Removing sequential instance SevenSeg1_Inst.r_Hex_Encoding[0] (in view: work.Project_7_Segment_Top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|Removing sequential instance SevenSeg1_Inst.r_Hex_Encoding[1] (in view: work.Project_7_Segment_Top(rtl)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 14:24:16 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      NA            40.000        NA            NA        declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 14
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:24:16 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_Switch_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_Clk, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 7
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 7
used logic cells: 1
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:26:13 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":73:8:73:9|Removing unused bit 7 of r_Hex_Encoding_2_2(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":36:8:36:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:26:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:26:13 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:26:13 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:26:14 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 14:26:14 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     42   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:26:15 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 14:26:15 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":80:8:80:9|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":67:8:67:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  57 /        42
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               42         r_Count_2[0]   
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 14:26:15 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 31.967

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      124.5 MHz     40.000        8.033         31.967     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      31.967  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
r_Count[0]                    i_Clk         SB_DFF       Q       r_Count[0]      0.540       31.967
r_Count[1]                    i_Clk         SB_DFF       Q       r_Count[1]      0.540       32.016
r_Count[2]                    i_Clk         SB_DFF       Q       r_Count[2]      0.540       32.037
r_Count[3]                    i_Clk         SB_DFF       Q       r_Count[3]      0.540       32.100
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                              Required           
Instance                     Reference     Type         Pin     Net                                Time         Slack 
                             Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------
r_Count_2[3]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[3]     39.895       31.967
r_Count_2[2]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[2]     39.895       32.107
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state                            39.895       32.160
r_Count_2[1]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[1]     39.895       32.247
r_Count_2[0]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[0]     39.895       32.294
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.928
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     31.967

    Number of logic level(s):                6
    Starting point:                          r_Count[0] / Q
    Ending point:                            r_Count_2[3] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
r_Count[0]                              SB_DFF       Q        Out     0.540     0.540       -         
r_Count[0]                              Net          -        -       1.599     -           12        
r_Count_RNIEET6[3]                      SB_LUT4      I0       In      -         2.139       -         
r_Count_RNIEET6[3]                      SB_LUT4      O        Out     0.449     2.588       -         
p_Switch_Count\.un6_w_switch_1          Net          -        -       1.371     -           3         
r_Switch_1_RNI31GV                      SB_LUT4      I0       In      -         3.959       -         
r_Switch_1_RNI31GV                      SB_LUT4      O        Out     0.449     4.408       -         
r_Count_2_0_sqmuxa                      Net          -        -       0.905     -           2         
p_Switch_Count\.r_Count_2_3_cry_0_c     SB_CARRY     CI       In      -         5.313       -         
p_Switch_Count\.r_Count_2_3_cry_0_c     SB_CARRY     CO       Out     0.126     5.439       -         
p_Switch_Count\.r_Count_2_3_cry_0       Net          -        -       0.014     -           2         
p_Switch_Count\.r_Count_2_3_cry_1_c     SB_CARRY     CI       In      -         5.453       -         
p_Switch_Count\.r_Count_2_3_cry_1_c     SB_CARRY     CO       Out     0.126     5.579       -         
p_Switch_Count\.r_Count_2_3_cry_1       Net          -        -       0.014     -           2         
p_Switch_Count\.r_Count_2_3_cry_2_c     SB_CARRY     CI       In      -         5.593       -         
p_Switch_Count\.r_Count_2_3_cry_2_c     SB_CARRY     CO       Out     0.126     5.719       -         
p_Switch_Count\.r_Count_2_3_cry_2       Net          -        -       0.386     -           1         
r_Count_2_RNO[3]                        SB_LUT4      I3       In      -         6.105       -         
r_Count_2_RNO[3]                        SB_LUT4      O        Out     0.316     6.421       -         
p_Switch_Count\.r_Count_2_3[3]          Net          -        -       1.507     -           1         
r_Count_2[3]                            SB_DFFR      D        In      -         7.928       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.033 is 2.237(27.8%) logic and 5.796(72.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        19 uses
SB_DFF          20 uses
SB_DFFR         4 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         57 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 57 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:26:15 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:26:27 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":73:8:73:9|Removing unused bit 7 of r_Hex_Encoding_2_2(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":36:8:36:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:26:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:26:27 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:26:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:26:28 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 14:26:28 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     42   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:26:28 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 14:26:28 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":80:8:80:9|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":67:8:67:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  57 /        42
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               42         r_Count_2[0]   
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 14:26:29 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 31.967

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      124.5 MHz     40.000        8.033         31.967     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      31.967  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
r_Count[0]                    i_Clk         SB_DFF       Q       r_Count[0]      0.540       31.967
r_Count[1]                    i_Clk         SB_DFF       Q       r_Count[1]      0.540       32.016
r_Count[2]                    i_Clk         SB_DFF       Q       r_Count[2]      0.540       32.037
r_Count[3]                    i_Clk         SB_DFF       Q       r_Count[3]      0.540       32.100
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                              Required           
Instance                     Reference     Type         Pin     Net                                Time         Slack 
                             Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------
r_Count_2[3]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[3]     39.895       31.967
r_Count_2[2]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[2]     39.895       32.107
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state                            39.895       32.160
r_Count_2[1]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[1]     39.895       32.247
r_Count_2[0]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[0]     39.895       32.294
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.928
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     31.967

    Number of logic level(s):                6
    Starting point:                          r_Count[0] / Q
    Ending point:                            r_Count_2[3] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
r_Count[0]                              SB_DFF       Q        Out     0.540     0.540       -         
r_Count[0]                              Net          -        -       1.599     -           12        
r_Count_RNIEET6[3]                      SB_LUT4      I0       In      -         2.139       -         
r_Count_RNIEET6[3]                      SB_LUT4      O        Out     0.449     2.588       -         
p_Switch_Count\.un6_w_switch_1          Net          -        -       1.371     -           3         
r_Switch_1_RNI31GV                      SB_LUT4      I0       In      -         3.959       -         
r_Switch_1_RNI31GV                      SB_LUT4      O        Out     0.449     4.408       -         
r_Count_2_0_sqmuxa                      Net          -        -       0.905     -           2         
p_Switch_Count\.r_Count_2_3_cry_0_c     SB_CARRY     CI       In      -         5.313       -         
p_Switch_Count\.r_Count_2_3_cry_0_c     SB_CARRY     CO       Out     0.126     5.439       -         
p_Switch_Count\.r_Count_2_3_cry_0       Net          -        -       0.014     -           2         
p_Switch_Count\.r_Count_2_3_cry_1_c     SB_CARRY     CI       In      -         5.453       -         
p_Switch_Count\.r_Count_2_3_cry_1_c     SB_CARRY     CO       Out     0.126     5.579       -         
p_Switch_Count\.r_Count_2_3_cry_1       Net          -        -       0.014     -           2         
p_Switch_Count\.r_Count_2_3_cry_2_c     SB_CARRY     CI       In      -         5.593       -         
p_Switch_Count\.r_Count_2_3_cry_2_c     SB_CARRY     CO       Out     0.126     5.719       -         
p_Switch_Count\.r_Count_2_3_cry_2       Net          -        -       0.386     -           1         
r_Count_2_RNO[3]                        SB_LUT4      I3       In      -         6.105       -         
r_Count_2_RNO[3]                        SB_LUT4      O        Out     0.316     6.421       -         
p_Switch_Count\.r_Count_2_3[3]          Net          -        -       1.507     -           1         
r_Count_2[3]                            SB_DFFR      D        In      -         7.928       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.033 is 2.237(27.8%) logic and 5.796(72.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        19 uses
SB_DFF          20 uses
SB_DFFR         4 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         57 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 57 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:26:29 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	58
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	59/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.7 (sec)

Final Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	59/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 193.53 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 59
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 59
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:28:56 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":73:8:73:9|Removing unused bit 7 of r_Hex_Encoding_2_2(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":36:8:36:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl
@W: CL113 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":80:8:80:9|Feedback mux created for signal r_Count_2[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:28:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:28:56 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:28:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:28:57 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 14:28:57 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     42   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:28:58 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 14:28:58 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":80:8:80:9|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":67:8:67:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.48ns		  59 /        42
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               42         r_Count_2[0]   
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 14:28:58 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 32.160

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      127.6 MHz     40.000        7.840         32.160     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      32.160  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
Debounce_Inst.r_count[9]      i_Clk         SB_DFFSR     Q       r_count[9]      0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[10]     i_Clk         SB_DFFSR     Q       r_count[10]     0.540       32.209
r_Count[0]                    i_Clk         SB_DFF       Q       r_Count[0]      0.540       32.230
r_Switch_1                    i_Clk         SB_DFF       Q       r_Switch_1      0.540       32.230
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[4]      i_Clk         SB_DFFSR     Q       r_count[4]      0.540       32.259
Debounce_Inst.r_count[11]     i_Clk         SB_DFFSR     Q       r_count[11]     0.540       32.259
r_Count[1]                    i_Clk         SB_DFF       Q       r_Count[1]      0.540       32.280
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type         Pin     Net               Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state           39.895       32.160
r_Count_2[1]                 i_Clk         SB_DFFR      D       r_Count_2_0       39.895       32.230
r_Count_2[3]                 i_Clk         SB_DFFR      D       r_Count_2         39.895       32.230
r_Count_2[2]                 i_Clk         SB_DFFR      D       r_Count_2_1       39.895       32.294
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
Debounce_Inst.r_count[5]     i_Clk         SB_DFFSR     R       r_count14_i_g     39.895       33.113
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     32.160

    Number of logic level(s):                3
    Starting point:                          Debounce_Inst.r_count[9] / Q
    Ending point:                            Debounce_Inst.r_state / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Debounce_Inst.r_count[9]        SB_DFFSR     Q        Out     0.540     0.540       -         
r_count[9]                      Net          -        -       1.599     -           4         
Debounce_Inst.r_state_RNO_2     SB_LUT4      I0       In      -         2.139       -         
Debounce_Inst.r_state_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
un8_r_count_3_0                 Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO_0     SB_LUT4      I0       In      -         3.959       -         
Debounce_Inst.r_state_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
un8_r_count_13                  Net          -        -       1.371     -           1         
Debounce_Inst.r_state_RNO       SB_LUT4      I0       In      -         5.779       -         
Debounce_Inst.r_state_RNO       SB_LUT4      O        Out     0.449     6.227       -         
r_state                         Net          -        -       1.507     -           1         
Debounce_Inst.r_state           SB_DFF       D        In      -         7.734       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        16 uses
SB_DFF          20 uses
SB_DFFR         4 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         59 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 59 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 59 = 59 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:28:58 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	60
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	61/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.4 (sec)

Final Design Statistics
    Number of LUTs      	:	60
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	61/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 195.39 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 145
used logic cells: 61
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 145
used logic cells: 61
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 81 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "try7seg_syn.prj" -log "try7seg_Implmnt/try7seg.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of try7seg_Implmnt/try7seg.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Sun Feb 23 14:32:07 2025

#Implementation: try7seg_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Top entity is set to Project_7_Segment_Top.
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd changed - recompiling
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd changed - recompiling
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Synthesizing work.project_7_segment_top.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":4:7:4:24|Synthesizing work.binary_to_7segment.rtl.
Post processing for work.binary_to_7segment.rtl
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":73:8:73:9|Removing unused bit 7 of r_Hex_Encoding_2_2(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg.vhd":36:8:36:9|Removing unused bit 7 of r_Hex_Encoding_18(7 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\project5_debount_switch_module.vhd":6:7:6:21|Synthesizing work.debounce_switch.rtl.
Post processing for work.debounce_switch.rtl
Post processing for work.project_7_segment_top.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:32:08 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:32:08 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:32:08 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg_TOP_MODULE.vhd":5:7:5:27|Selected library: work cell: Project_7_Segment_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb 23 14:32:09 2025

###########################################################]
Pre-mapping Report

# Sun Feb 23 14:32:09 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Project_7_Segment_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     42   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:32:09 2025

###########################################################]
Map & Optimize Report

# Sun Feb 23 14:32:09 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|ROM r_Hex_Encoding_2_1[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":74:12:74:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FA239 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":37:12:37:15|Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_count[17:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project5_debount_switch_module.vhd":25:8:25:9|User-specified initial value defined for instance Debounce_Inst.r_state is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":73:8:73:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg.vhd":36:8:36:9|User-specified initial value defined for instance SevenSeg1_Inst.r_Hex_Encoding[6:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":80:8:80:9|User-specified initial value defined for instance r_Count_2[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":35:37:35:39|User-specified initial value defined for instance r_Count[3:0] is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":67:8:67:9|User-specified initial value defined for instance r_Switch_1 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    34.88ns		  59 /        42
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\try7seg_top_module.vhd":8:8:8:12|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Debounce_Inst.p_debounce\.r_count14_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               42         r_Count_2[0]   
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\synwork\try7seg_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\try7seg.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb 23 14:32:10 2025
#


Top view:               Project_7_Segment_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 31.967

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      124.5 MHz     40.000        8.033         31.967     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      31.967  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                              Starting                                           Arrival           
Instance                      Reference     Type         Pin     Net             Time        Slack 
                              Clock                                                                
---------------------------------------------------------------------------------------------------
r_Count[0]                    i_Clk         SB_DFF       Q       r_Count[0]      0.540       31.967
r_Count[1]                    i_Clk         SB_DFF       Q       r_Count[1]      0.540       32.016
r_Count[2]                    i_Clk         SB_DFF       Q       r_Count[2]      0.540       32.037
r_Count[3]                    i_Clk         SB_DFF       Q       r_Count[3]      0.540       32.100
Debounce_Inst.r_count[14]     i_Clk         SB_DFFSR     Q       r_count[14]     0.540       32.160
Debounce_Inst.r_count[0]      i_Clk         SB_DFFSR     Q       r_count[0]      0.540       32.209
Debounce_Inst.r_count[1]      i_Clk         SB_DFFSR     Q       r_count[1]      0.540       32.209
Debounce_Inst.r_count[17]     i_Clk         SB_DFFSR     Q       r_count[17]     0.540       32.209
Debounce_Inst.r_count[2]      i_Clk         SB_DFFSR     Q       r_count[2]      0.540       32.259
Debounce_Inst.r_count[5]      i_Clk         SB_DFFSR     Q       r_count[5]      0.540       32.259
===================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                              Required           
Instance                     Reference     Type         Pin     Net                                Time         Slack 
                             Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------
r_Count_2[3]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[3]     39.895       31.967
r_Count_2[2]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[2]     39.895       32.107
Debounce_Inst.r_state        i_Clk         SB_DFF       D       r_state                            39.895       32.160
r_Count_2[1]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[1]     39.895       32.247
r_Count_2[0]                 i_Clk         SB_DFFR      D       p_Switch_Count\.r_Count_2_3[0]     39.895       32.294
Debounce_Inst.r_count[0]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[1]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[2]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[3]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
Debounce_Inst.r_count[4]     i_Clk         SB_DFFSR     R       r_count14_i_g                      39.895       33.113
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      7.928
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     31.967

    Number of logic level(s):                6
    Starting point:                          r_Count[0] / Q
    Ending point:                            r_Count_2[3] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
r_Count[0]                              SB_DFF       Q        Out     0.540     0.540       -         
r_Count[0]                              Net          -        -       1.599     -           12        
r_Count_RNIEET6[3]                      SB_LUT4      I0       In      -         2.139       -         
r_Count_RNIEET6[3]                      SB_LUT4      O        Out     0.449     2.588       -         
p_Switch_Count\.un6_w_switch_1          Net          -        -       1.371     -           3         
r_Switch_1_RNI31GV                      SB_LUT4      I0       In      -         3.959       -         
r_Switch_1_RNI31GV                      SB_LUT4      O        Out     0.449     4.408       -         
r_Count_2_0_sqmuxa                      Net          -        -       0.905     -           2         
p_Switch_Count\.r_Count_2_3_cry_0_c     SB_CARRY     CI       In      -         5.313       -         
p_Switch_Count\.r_Count_2_3_cry_0_c     SB_CARRY     CO       Out     0.126     5.439       -         
p_Switch_Count\.r_Count_2_3_cry_0       Net          -        -       0.014     -           2         
p_Switch_Count\.r_Count_2_3_cry_1_c     SB_CARRY     CI       In      -         5.453       -         
p_Switch_Count\.r_Count_2_3_cry_1_c     SB_CARRY     CO       Out     0.126     5.579       -         
p_Switch_Count\.r_Count_2_3_cry_1       Net          -        -       0.014     -           2         
p_Switch_Count\.r_Count_2_3_cry_2_c     SB_CARRY     CI       In      -         5.593       -         
p_Switch_Count\.r_Count_2_3_cry_2_c     SB_CARRY     CO       Out     0.126     5.719       -         
p_Switch_Count\.r_Count_2_3_cry_2       Net          -        -       0.386     -           1         
r_Count_2_RNO[3]                        SB_LUT4      I3       In      -         6.105       -         
r_Count_2_RNO[3]                        SB_LUT4      O        Out     0.316     6.421       -         
p_Switch_Count\.r_Count_2_3[3]          Net          -        -       1.507     -           1         
r_Count_2[3]                            SB_DFFR      D        In      -         7.928       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.033 is 2.237(27.8%) logic and 5.796(72.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for Project_7_Segment_Top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        22 uses
SB_DFF          20 uses
SB_DFFR         4 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         56 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   42 (3%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 56 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb 23 14:32:10 2025

###########################################################]


Synthesis exit by 0.
Current Implementation try7seg_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/try7seg.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Project_7_Segment_Top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	4
        LUT with CARRY   	:	0
    LogicCells                  :	63/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.5 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	42
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	63/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	16/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 191.89 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 148
used logic cells: 63
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 148
used logic cells: 63
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\placer\Project_7_Segment_Top_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Project_7_Segment_Top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 83 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Project_7_Segment_Top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\packer\Project_7_Segment_Top_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt/sbt/outputs/simulation_netlist\Project_7_Segment_Top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\netlister\Project_7_Segment_Top_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\simulation_netlist\Project_7_Segment_Top_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\try7seg\try7seg_Implmnt\sbt\outputs\timer\Project_7_Segment_Top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\netlist\oadb-Project_7_Segment_Top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/try7seg/try7seg_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
14:36:38
