git clone --depth 1 --no-tags https://github.com/wd5gnr/DensePackDecimal.git f:/verilog_sva_gh_scraper/data/full_repos/152262661
git clone --depth 1 --no-tags https://github.com/CreeperLin/Arch2018.git f:/verilog_sva_gh_scraper/data/full_repos/149016165
git clone --depth 1 --no-tags https://github.com/276921237/pcie_rgmii.git f:/verilog_sva_gh_scraper/data/full_repos/143577563
git clone --depth 1 --no-tags https://github.com/AmeerAbdelhadi/Cell-Based_Mixed-Timing_FIFO.Synopsys_Flow.git f:/verilog_sva_gh_scraper/data/full_repos/145537295
git clone --depth 1 --no-tags https://github.com/DGP1997/MVB.git f:/verilog_sva_gh_scraper/data/full_repos/150506450
git clone --depth 1 --no-tags https://github.com/jinyub/ddr2_write_read.git f:/verilog_sva_gh_scraper/data/full_repos/145389341
git clone --depth 1 --no-tags https://github.com/RJ722/serial-adder-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/151745998
git clone --depth 1 --no-tags https://github.com/ConchuOD/fpga_adpll.git f:/verilog_sva_gh_scraper/data/full_repos/151971755
git clone --depth 1 --no-tags https://github.com/aabotaleb/CU-FPGA-Satellite-images-streaming-on-ZYNQ-XC7Z020.git f:/verilog_sva_gh_scraper/data/full_repos/152455180
git clone --depth 1 --no-tags https://github.com/danilo-bc/edge-detect.git f:/verilog_sva_gh_scraper/data/full_repos/151506392
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/spi_master.git f:/verilog_sva_gh_scraper/data/full_repos/152128439
git clone --depth 1 --no-tags https://github.com/jiegec/learn-licheetang.git f:/verilog_sva_gh_scraper/data/full_repos/151920433
git clone --depth 1 --no-tags https://github.com/AlbertYang0112/AZProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/144464869
git clone --depth 1 --no-tags https://github.com/shubhamsingh5/ece552-project.git f:/verilog_sva_gh_scraper/data/full_repos/152490359
git clone --depth 1 --no-tags https://github.com/upscale-project/case-studies.git f:/verilog_sva_gh_scraper/data/full_repos/149486914
git clone --depth 1 --no-tags https://github.com/zhanxn87/awgn_boxmuller.git f:/verilog_sva_gh_scraper/data/full_repos/147368098
git clone --depth 1 --no-tags https://github.com/marqs85/pulpino_qsys_test.git f:/verilog_sva_gh_scraper/data/full_repos/148982201
git clone --depth 1 --no-tags https://github.com/hushon/Tiny-RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/149079484
git clone --depth 1 --no-tags https://github.com/ztsorojev/Number-Classification.git f:/verilog_sva_gh_scraper/data/full_repos/151911238
git clone --depth 1 --no-tags https://github.com/mattvenn/ds2604-sram-driver.git f:/verilog_sva_gh_scraper/data/full_repos/147960688
git clone --depth 1 --no-tags https://github.com/gonultasbu/PicoTETRIS.git f:/verilog_sva_gh_scraper/data/full_repos/144334019
git clone --depth 1 --no-tags https://github.com/Emilylulu/Memory-transfer-implementation-by-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/143934408
git clone --depth 1 --no-tags https://github.com/RickyTino/MangoMIPS_2018.git f:/verilog_sva_gh_scraper/data/full_repos/145734996
git clone --depth 1 --no-tags https://github.com/ovpanait/fpga-zynq.git f:/verilog_sva_gh_scraper/data/full_repos/148271115
git clone --depth 1 --no-tags https://github.com/fluorine21/Triple-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/151904248
git clone --depth 1 --no-tags https://github.com/horaceyoung/NTU-Computer-Science-Coursework-Lecture-Notes-Tutorial-And-Mindmaps.git f:/verilog_sva_gh_scraper/data/full_repos/145507457
git clone --depth 1 --no-tags https://github.com/418-teapot/Immunity-M0.git f:/verilog_sva_gh_scraper/data/full_repos/147520230
git clone --depth 1 --no-tags https://github.com/Time0o/z80-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/144902498
git clone --depth 1 --no-tags https://github.com/hhping/i2c_code.git f:/verilog_sva_gh_scraper/data/full_repos/144435414
git clone --depth 1 --no-tags https://github.com/rmoral45/PCS_100GbE.git f:/verilog_sva_gh_scraper/data/full_repos/149630991
git clone --depth 1 --no-tags https://github.com/hattonl/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/149145174
git clone --depth 1 --no-tags https://github.com/GabrielTofvesson/FreeCPU.git f:/verilog_sva_gh_scraper/data/full_repos/152666281
git clone --depth 1 --no-tags https://github.com/University-Archive/LC-AUT.git f:/verilog_sva_gh_scraper/data/full_repos/152471409
git clone --depth 1 --no-tags https://github.com/conangit/fpga_ax309.git f:/verilog_sva_gh_scraper/data/full_repos/144305329
git clone --depth 1 --no-tags https://github.com/awlevin/WiscArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/151788244
git clone --depth 1 --no-tags https://github.com/shanwadnaveen/apb2ic.git f:/verilog_sva_gh_scraper/data/full_repos/144488878
git clone --depth 1 --no-tags https://github.com/TeemoKill/50002-Full-Adder-Tester-with-Mojo-IO-Shield.git f:/verilog_sva_gh_scraper/data/full_repos/150787630
git clone --depth 1 --no-tags https://github.com/ayushc13/Implementation-of-Brick-Smasher-game-using-HDL-verilog-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/145433878
git clone --depth 1 --no-tags https://github.com/KeitetsuWorks/SDSoC-PYNQ-Z1.git f:/verilog_sva_gh_scraper/data/full_repos/145232830
git clone --depth 1 --no-tags https://github.com/f6fvy/fpga_vga_demo.git f:/verilog_sva_gh_scraper/data/full_repos/149658407
git clone --depth 1 --no-tags https://github.com/opalkelly-opensource/frontpanel-hls.git f:/verilog_sva_gh_scraper/data/full_repos/144069984
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Jupiter_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/147749100
git clone --depth 1 --no-tags https://github.com/mithro/litex-buildenv-arty-yosys-xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/151649414
git clone --depth 1 --no-tags https://github.com/kodera2t/FPGA_samples.git f:/verilog_sva_gh_scraper/data/full_repos/143832309
git clone --depth 1 --no-tags https://github.com/m-okada/CPU2908.git f:/verilog_sva_gh_scraper/data/full_repos/146273127
git clone --depth 1 --no-tags https://github.com/chiseng/full-bit-adder.git f:/verilog_sva_gh_scraper/data/full_repos/151548608
git clone --depth 1 --no-tags https://github.com/monsij/hardware_modelling.git f:/verilog_sva_gh_scraper/data/full_repos/148742372
git clone --depth 1 --no-tags https://github.com/bansheng/Composition_principle.git f:/verilog_sva_gh_scraper/data/full_repos/146056290
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/MD_RangeLimited_HDL_S10.git f:/verilog_sva_gh_scraper/data/full_repos/150991699
git clone --depth 1 --no-tags https://github.com/Lyp02/Microsemi-SmartFusion2-SoC-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/148974511
git clone --depth 1 --no-tags https://github.com/AIChipx/Pixels-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/149175642
git clone --depth 1 --no-tags https://github.com/ywassef/HydraProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/144631800
git clone --depth 1 --no-tags https://github.com/chengli1949/I2C-demo.git f:/verilog_sva_gh_scraper/data/full_repos/148167637
git clone --depth 1 --no-tags https://github.com/rchoudhary/lc3bpv.git f:/verilog_sva_gh_scraper/data/full_repos/145639364
git clone --depth 1 --no-tags https://github.com/Patryk-Komar/SystemyWbudowane-Verilog-AlteraLabs.git f:/verilog_sva_gh_scraper/data/full_repos/146170685
git clone --depth 1 --no-tags https://github.com/isisgo/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/145639690
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-OTM.git f:/verilog_sva_gh_scraper/data/full_repos/152271286
git clone --depth 1 --no-tags https://github.com/quan3969/DigitalFrequencyMeter.git f:/verilog_sva_gh_scraper/data/full_repos/145386071
git clone --depth 1 --no-tags https://github.com/ayushc13/32-bit-RISC-processor-using-HDL-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/145448602
git clone --depth 1 --no-tags https://github.com/NEO-JAMMA/Altair8800_Mister.git f:/verilog_sva_gh_scraper/data/full_repos/143423202
git clone --depth 1 --no-tags https://github.com/shinesunnysom/Biofeedback-Game-System.git f:/verilog_sva_gh_scraper/data/full_repos/145115186
git clone --depth 1 --no-tags https://github.com/Srambler/verilog_WAV_decode.git f:/verilog_sva_gh_scraper/data/full_repos/148315627
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/ClockDivider.git f:/verilog_sva_gh_scraper/data/full_repos/149206874
git clone --depth 1 --no-tags https://github.com/yskab/vga_cam.git f:/verilog_sva_gh_scraper/data/full_repos/149326127
git clone --depth 1 --no-tags https://github.com/lawrie/Risc16.git f:/verilog_sva_gh_scraper/data/full_repos/145086965
git clone --depth 1 --no-tags https://github.com/DarkAce65/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/150482260
git clone --depth 1 --no-tags https://github.com/Emilylulu/Implementation-of-SDRAM-interface-with-a-parallel-bus-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/144211260
git clone --depth 1 --no-tags https://github.com/eeshan9815/SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/151397658
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_fa18.git f:/verilog_sva_gh_scraper/data/full_repos/144891719
git clone --depth 1 --no-tags https://github.com/dvc94ch/migen-testcases.git f:/verilog_sva_gh_scraper/data/full_repos/148197019
git clone --depth 1 --no-tags https://github.com/CGUSystemCourses/Comp_Org-2018.git f:/verilog_sva_gh_scraper/data/full_repos/143900334
git clone --depth 1 --no-tags https://github.com/CompArchFA18/HW2.git f:/verilog_sva_gh_scraper/data/full_repos/148336102
git clone --depth 1 --no-tags https://github.com/mreza-kiani/CA-lab.git f:/verilog_sva_gh_scraper/data/full_repos/152298463
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-IC_CurriculumDesign.git f:/verilog_sva_gh_scraper/data/full_repos/152183157
git clone --depth 1 --no-tags https://github.com/MaxwellSiyuan/Mobile-Charger.git f:/verilog_sva_gh_scraper/data/full_repos/151257012
git clone --depth 1 --no-tags https://github.com/xyzxinyizhang/16-bit-Half-Precision-Accelerator-Design-for-Convolution-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/147420323
git clone --depth 1 --no-tags https://github.com/abhidronavalli/CNN-Solver-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/146146736
git clone --depth 1 --no-tags https://github.com/mczero80/tf530.git f:/verilog_sva_gh_scraper/data/full_repos/152590460
git clone --depth 1 --no-tags https://github.com/zywszr/ppu.git f:/verilog_sva_gh_scraper/data/full_repos/144352301
git clone --depth 1 --no-tags https://github.com/Navash914/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/150113910
git clone --depth 1 --no-tags https://github.com/Angeladadd/MIPS_Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/148774373
git clone --depth 1 --no-tags https://github.com/hhping/uart_code.git f:/verilog_sva_gh_scraper/data/full_repos/144436955
git clone --depth 1 --no-tags https://github.com/alecamaracm/Verilog-Game-Engine-with-PowerPoint-designer.git f:/verilog_sva_gh_scraper/data/full_repos/151986457
git clone --depth 1 --no-tags https://github.com/ClusterFights/star-crunch-cereal.git f:/verilog_sva_gh_scraper/data/full_repos/150947952
git clone --depth 1 --no-tags https://github.com/LimSean/Full-Adder-Checker.git f:/verilog_sva_gh_scraper/data/full_repos/151839065
git clone --depth 1 --no-tags https://github.com/dante150/Nexys4_DDR.git f:/verilog_sva_gh_scraper/data/full_repos/143380638
git clone --depth 1 --no-tags https://github.com/Emrys-Hong/SUTD-Minihardware-project.git f:/verilog_sva_gh_scraper/data/full_repos/150851600
git clone --depth 1 --no-tags https://github.com/RonaldLopes/Bip-2.git f:/verilog_sva_gh_scraper/data/full_repos/148705965
git clone --depth 1 --no-tags https://github.com/wunianchen/Verilog-Interview.git f:/verilog_sva_gh_scraper/data/full_repos/143446457
git clone --depth 1 --no-tags https://github.com/jaskeeratbrar/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/149042503
git clone --depth 1 --no-tags https://github.com/paroque28/SimpleARMPipelinedWithCamera.git f:/verilog_sva_gh_scraper/data/full_repos/148558845
git clone --depth 1 --no-tags https://github.com/hossamfadeel/256-Point_Parallel_FFT_DIF.git f:/verilog_sva_gh_scraper/data/full_repos/146836405
git clone --depth 1 --no-tags https://github.com/luciana-t/INF-251.git f:/verilog_sva_gh_scraper/data/full_repos/150505636
git clone --depth 1 --no-tags https://github.com/PEP9-vlog/pep9Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/144631594
git clone --depth 1 --no-tags https://github.com/vaseegoo/AXI3_VIP.git f:/verilog_sva_gh_scraper/data/full_repos/143436175
git clone --depth 1 --no-tags https://github.com/KeitetsuWorks/SDSoC-Zybo.git f:/verilog_sva_gh_scraper/data/full_repos/144724679
git clone --depth 1 --no-tags https://github.com/zhangshuai-neu/picorv32_security_component.git f:/verilog_sva_gh_scraper/data/full_repos/152249767
git clone --depth 1 --no-tags https://github.com/RobertoAF/Computer-Architecture--Building-a-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/145056811
git clone --depth 1 --no-tags https://github.com/yohanes-erwin/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/148253897
git clone --depth 1 --no-tags https://github.com/Mikevin/fpga-practice.git f:/verilog_sva_gh_scraper/data/full_repos/147716776
