

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 289028, -- Miss = 185925, rate = 0.6433, -- PendHits = 624, rate = 0.0022-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3718 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 289168, -- Miss = 186300, rate = 0.6443, -- PendHits = 380, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3726 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 294076, -- Miss = 188649, rate = 0.6415, -- PendHits = 465, rate = 0.0016-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3772 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 292197, -- Miss = 188329, rate = 0.6445, -- PendHits = 407, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3766 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 290613, -- Miss = 187210, rate = 0.6442, -- PendHits = 424, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3744 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 293321, -- Miss = 188810, rate = 0.6437, -- PendHits = 446, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3776 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 292392, -- Miss = 188136, rate = 0.6434, -- PendHits = 436, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3762 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 291928, -- Miss = 188200, rate = 0.6447, -- PendHits = 426, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3764 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 293684, -- Miss = 188556, rate = 0.6420, -- PendHits = 578, rate = 0.0020-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3771 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 292373, -- Miss = 187426, rate = 0.6411, -- PendHits = 380, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3748 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 291052, -- Miss = 187249, rate = 0.6434, -- PendHits = 398, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3744 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 288958, -- Miss = 186280, rate = 0.6447, -- PendHits = 380, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3725 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 291294, -- Miss = 187075, rate = 0.6422, -- PendHits = 398, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3741 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 291308, -- Miss = 187645, rate = 0.6441, -- PendHits = 417, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3752 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 290450, -- Miss = 187229, rate = 0.6446, -- PendHits = 452, rate = 0.0016-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 3744 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 290369, -- Miss = 186955, rate = 0.6439, -- PendHits = 371, rate = 0.0013-- ResFail = 8, rate = 0.0000
Error Per = 50 || Flushes = 3739 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 294422, -- Miss = 188524, rate = 0.6403, -- PendHits = 605, rate = 0.0021-- ResFail = 338, rate = 0.0011
Error Per = 50 || Flushes = 3770 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 292744, -- Miss = 188277, rate = 0.6431, -- PendHits = 432, rate = 0.0015-- ResFail = 159, rate = 0.0005
Error Per = 50 || Flushes = 3765 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 292511, -- Miss = 188643, rate = 0.6449, -- PendHits = 385, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3772 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 292573, -- Miss = 188291, rate = 0.6436, -- PendHits = 399, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3765 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 292766, -- Miss = 188216, rate = 0.6429, -- PendHits = 436, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3764 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 288700, -- Miss = 185839, rate = 0.6437, -- PendHits = 417, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3716 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 291532, -- Miss = 187734, rate = 0.6440, -- PendHits = 377, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3754 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 292815, -- Miss = 188070, rate = 0.6423, -- PendHits = 444, rate = 0.0015-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 3761 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a2/spmv_base_L2_50__webGoogle
Extracting PTX file and ptxas options    1: spmv_base_L2_50__webGoogle.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a2/spmv_base_L2_50__webGoogle
self exe links to: /home/pars/Documents/expSetups/a2/spmv_base_L2_50__webGoogle
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a2/spmv_base_L2_50__webGoogle
Running md5sum using "md5sum /home/pars/Documents/expSetups/a2/spmv_base_L2_50__webGoogle "
self exe links to: /home/pars/Documents/expSetups/a2/spmv_base_L2_50__webGoogle
Extracting specific PTX file named spmv_base_L2_50__webGoogle.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55b95a47737b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_50__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_50__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_50__webGoogle.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (3580 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4cf8dc6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4cf8dc60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4cf8dc58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4cf8dc50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4cf8dc48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4cf8dc40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b95a47737b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__webGoogle.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Simulation cycle for kernel 0 is = 2165000
Simulation cycle for kernel 0 is = 2170000
Simulation cycle for kernel 0 is = 2175000
Simulation cycle for kernel 0 is = 2180000
Simulation cycle for kernel 0 is = 2185000
Simulation cycle for kernel 0 is = 2190000
Simulation cycle for kernel 0 is = 2195000
Simulation cycle for kernel 0 is = 2200000
Simulation cycle for kernel 0 is = 2205000
Simulation cycle for kernel 0 is = 2210000
Simulation cycle for kernel 0 is = 2215000
Simulation cycle for kernel 0 is = 2220000
Simulation cycle for kernel 0 is = 2225000
Simulation cycle for kernel 0 is = 2230000
Simulation cycle for kernel 0 is = 2235000
Simulation cycle for kernel 0 is = 2240000
Simulation cycle for kernel 0 is = 2245000
Simulation cycle for kernel 0 is = 2250000
Simulation cycle for kernel 0 is = 2255000
Simulation cycle for kernel 0 is = 2260000
Simulation cycle for kernel 0 is = 2265000
Simulation cycle for kernel 0 is = 2270000
Simulation cycle for kernel 0 is = 2275000
Simulation cycle for kernel 0 is = 2280000
Simulation cycle for kernel 0 is = 2285000
Simulation cycle for kernel 0 is = 2290000
Simulation cycle for kernel 0 is = 2295000
Simulation cycle for kernel 0 is = 2300000
Simulation cycle for kernel 0 is = 2305000
Simulation cycle for kernel 0 is = 2310000
Simulation cycle for kernel 0 is = 2315000
Simulation cycle for kernel 0 is = 2320000
Simulation cycle for kernel 0 is = 2325000
Simulation cycle for kernel 0 is = 2330000
Simulation cycle for kernel 0 is = 2335000
Simulation cycle for kernel 0 is = 2340000
Simulation cycle for kernel 0 is = 2345000
Simulation cycle for kernel 0 is = 2350000
Simulation cycle for kernel 0 is = 2355000
Simulation cycle for kernel 0 is = 2360000
Simulation cycle for kernel 0 is = 2365000
Simulation cycle for kernel 0 is = 2370000
Simulation cycle for kernel 0 is = 2375000
Simulation cycle for kernel 0 is = 2380000
Simulation cycle for kernel 0 is = 2385000
Simulation cycle for kernel 0 is = 2390000
Simulation cycle for kernel 0 is = 2395000
Simulation cycle for kernel 0 is = 2400000
Simulation cycle for kernel 0 is = 2405000
Simulation cycle for kernel 0 is = 2410000
Simulation cycle for kernel 0 is = 2415000
Simulation cycle for kernel 0 is = 2420000
Simulation cycle for kernel 0 is = 2425000
Simulation cycle for kernel 0 is = 2430000
Simulation cycle for kernel 0 is = 2435000
Simulation cycle for kernel 0 is = 2440000
Simulation cycle for kernel 0 is = 2445000
Simulation cycle for kernel 0 is = 2450000
Simulation cycle for kernel 0 is = 2455000
Simulation cycle for kernel 0 is = 2460000
Simulation cycle for kernel 0 is = 2465000
Simulation cycle for kernel 0 is = 2470000
Simulation cycle for kernel 0 is = 2475000
Simulation cycle for kernel 0 is = 2480000
Simulation cycle for kernel 0 is = 2485000
Simulation cycle for kernel 0 is = 2490000
Simulation cycle for kernel 0 is = 2495000
Simulation cycle for kernel 0 is = 2500000
Simulation cycle for kernel 0 is = 2505000
Simulation cycle for kernel 0 is = 2510000
Simulation cycle for kernel 0 is = 2515000
Simulation cycle for kernel 0 is = 2520000
Simulation cycle for kernel 0 is = 2525000
Simulation cycle for kernel 0 is = 2530000
Simulation cycle for kernel 0 is = 2535000
Simulation cycle for kernel 0 is = 2540000
Simulation cycle for kernel 0 is = 2545000
Simulation cycle for kernel 0 is = 2550000
Simulation cycle for kernel 0 is = 2555000
Simulation cycle for kernel 0 is = 2560000
Simulation cycle for kernel 0 is = 2565000
Simulation cycle for kernel 0 is = 2570000
Simulation cycle for kernel 0 is = 2575000
Simulation cycle for kernel 0 is = 2580000
Simulation cycle for kernel 0 is = 2585000
Simulation cycle for kernel 0 is = 2590000
Simulation cycle for kernel 0 is = 2595000
Simulation cycle for kernel 0 is = 2600000
Simulation cycle for kernel 0 is = 2605000
Simulation cycle for kernel 0 is = 2610000
Simulation cycle for kernel 0 is = 2615000
Simulation cycle for kernel 0 is = 2620000
Simulation cycle for kernel 0 is = 2625000
Simulation cycle for kernel 0 is = 2630000
Simulation cycle for kernel 0 is = 2635000
Simulation cycle for kernel 0 is = 2640000
Simulation cycle for kernel 0 is = 2645000
Simulation cycle for kernel 0 is = 2650000
Simulation cycle for kernel 0 is = 2655000
Simulation cycle for kernel 0 is = 2660000
Simulation cycle for kernel 0 is = 2665000
Simulation cycle for kernel 0 is = 2670000
Simulation cycle for kernel 0 is = 2675000
Simulation cycle for kernel 0 is = 2680000
Simulation cycle for kernel 0 is = 2685000
Simulation cycle for kernel 0 is = 2690000
Simulation cycle for kernel 0 is = 2695000
Simulation cycle for kernel 0 is = 2700000
Simulation cycle for kernel 0 is = 2705000
Simulation cycle for kernel 0 is = 2710000
Simulation cycle for kernel 0 is = 2715000
Simulation cycle for kernel 0 is = 2720000
Simulation cycle for kernel 0 is = 2725000
Simulation cycle for kernel 0 is = 2730000
Simulation cycle for kernel 0 is = 2735000
Simulation cycle for kernel 0 is = 2740000
Simulation cycle for kernel 0 is = 2745000
Simulation cycle for kernel 0 is = 2750000
Simulation cycle for kernel 0 is = 2755000
Simulation cycle for kernel 0 is = 2760000
Simulation cycle for kernel 0 is = 2765000
Simulation cycle for kernel 0 is = 2770000
Simulation cycle for kernel 0 is = 2775000
Simulation cycle for kernel 0 is = 2780000
Simulation cycle for kernel 0 is = 2785000
Simulation cycle for kernel 0 is = 2790000
Simulation cycle for kernel 0 is = 2795000
Simulation cycle for kernel 0 is = 2800000
Simulation cycle for kernel 0 is = 2805000
Simulation cycle for kernel 0 is = 2810000
Simulation cycle for kernel 0 is = 2815000
Simulation cycle for kernel 0 is = 2820000
Simulation cycle for kernel 0 is = 2825000
Simulation cycle for kernel 0 is = 2830000
Simulation cycle for kernel 0 is = 2835000
Simulation cycle for kernel 0 is = 2840000
Simulation cycle for kernel 0 is = 2845000
Simulation cycle for kernel 0 is = 2850000
Simulation cycle for kernel 0 is = 2855000
Simulation cycle for kernel 0 is = 2860000
Simulation cycle for kernel 0 is = 2865000
Simulation cycle for kernel 0 is = 2870000
Simulation cycle for kernel 0 is = 2875000
Simulation cycle for kernel 0 is = 2880000
Simulation cycle for kernel 0 is = 2885000
Simulation cycle for kernel 0 is = 2890000
Simulation cycle for kernel 0 is = 2895000
Simulation cycle for kernel 0 is = 2900000
Simulation cycle for kernel 0 is = 2905000
Simulation cycle for kernel 0 is = 2910000
Simulation cycle for kernel 0 is = 2915000
Simulation cycle for kernel 0 is = 2920000
Simulation cycle for kernel 0 is = 2925000
Simulation cycle for kernel 0 is = 2930000
Simulation cycle for kernel 0 is = 2935000
Simulation cycle for kernel 0 is = 2940000
Simulation cycle for kernel 0 is = 2945000
Simulation cycle for kernel 0 is = 2950000
Simulation cycle for kernel 0 is = 2955000
Simulation cycle for kernel 0 is = 2960000
Simulation cycle for kernel 0 is = 2965000
Simulation cycle for kernel 0 is = 2970000
Simulation cycle for kernel 0 is = 2975000
Simulation cycle for kernel 0 is = 2980000
Simulation cycle for kernel 0 is = 2985000
Simulation cycle for kernel 0 is = 2990000
Simulation cycle for kernel 0 is = 2995000
Simulation cycle for kernel 0 is = 3000000
Simulation cycle for kernel 0 is = 3005000
Simulation cycle for kernel 0 is = 3010000
Simulation cycle for kernel 0 is = 3015000
Simulation cycle for kernel 0 is = 3020000
Simulation cycle for kernel 0 is = 3025000
Simulation cycle for kernel 0 is = 3030000
Simulation cycle for kernel 0 is = 3035000
Simulation cycle for kernel 0 is = 3040000
Simulation cycle for kernel 0 is = 3045000
Simulation cycle for kernel 0 is = 3050000
Simulation cycle for kernel 0 is = 3055000
Simulation cycle for kernel 0 is = 3060000
Simulation cycle for kernel 0 is = 3065000
Simulation cycle for kernel 0 is = 3070000
Simulation cycle for kernel 0 is = 3075000
Simulation cycle for kernel 0 is = 3080000
Simulation cycle for kernel 0 is = 3085000
Simulation cycle for kernel 0 is = 3090000
Simulation cycle for kernel 0 is = 3095000
Simulation cycle for kernel 0 is = 3100000
Simulation cycle for kernel 0 is = 3105000
Simulation cycle for kernel 0 is = 3110000
Simulation cycle for kernel 0 is = 3115000
Simulation cycle for kernel 0 is = 3120000
Simulation cycle for kernel 0 is = 3125000
Simulation cycle for kernel 0 is = 3130000
Simulation cycle for kernel 0 is = 3135000
Simulation cycle for kernel 0 is = 3140000
Simulation cycle for kernel 0 is = 3145000
Simulation cycle for kernel 0 is = 3150000
Simulation cycle for kernel 0 is = 3155000
Simulation cycle for kernel 0 is = 3160000
Simulation cycle for kernel 0 is = 3165000
Simulation cycle for kernel 0 is = 3170000
Simulation cycle for kernel 0 is = 3175000
Simulation cycle for kernel 0 is = 3180000
Simulation cycle for kernel 0 is = 3185000
Simulation cycle for kernel 0 is = 3190000
Simulation cycle for kernel 0 is = 3195000
Simulation cycle for kernel 0 is = 3200000
Simulation cycle for kernel 0 is = 3205000
Simulation cycle for kernel 0 is = 3210000
Simulation cycle for kernel 0 is = 3215000
Simulation cycle for kernel 0 is = 3220000
Simulation cycle for kernel 0 is = 3225000
Simulation cycle for kernel 0 is = 3230000
Simulation cycle for kernel 0 is = 3235000
Simulation cycle for kernel 0 is = 3240000
Simulation cycle for kernel 0 is = 3245000
Simulation cycle for kernel 0 is = 3250000
Simulation cycle for kernel 0 is = 3255000
Simulation cycle for kernel 0 is = 3260000
Simulation cycle for kernel 0 is = 3265000
Simulation cycle for kernel 0 is = 3270000
Simulation cycle for kernel 0 is = 3275000
Simulation cycle for kernel 0 is = 3280000
Simulation cycle for kernel 0 is = 3285000
Simulation cycle for kernel 0 is = 3290000
Simulation cycle for kernel 0 is = 3295000
Simulation cycle for kernel 0 is = 3300000
Simulation cycle for kernel 0 is = 3305000
Simulation cycle for kernel 0 is = 3310000
Simulation cycle for kernel 0 is = 3315000
Simulation cycle for kernel 0 is = 3320000
Simulation cycle for kernel 0 is = 3325000
Simulation cycle for kernel 0 is = 3330000
Simulation cycle for kernel 0 is = 3335000
Simulation cycle for kernel 0 is = 3340000
Simulation cycle for kernel 0 is = 3345000
Simulation cycle for kernel 0 is = 3350000
Simulation cycle for kernel 0 is = 3355000
Simulation cycle for kernel 0 is = 3360000
Simulation cycle for kernel 0 is = 3365000
Simulation cycle for kernel 0 is = 3370000
Simulation cycle for kernel 0 is = 3375000
Simulation cycle for kernel 0 is = 3380000
Simulation cycle for kernel 0 is = 3385000
Simulation cycle for kernel 0 is = 3390000
Simulation cycle for kernel 0 is = 3395000
Simulation cycle for kernel 0 is = 3400000
Simulation cycle for kernel 0 is = 3405000
Simulation cycle for kernel 0 is = 3410000
Simulation cycle for kernel 0 is = 3415000
Simulation cycle for kernel 0 is = 3420000
Simulation cycle for kernel 0 is = 3425000
Simulation cycle for kernel 0 is = 3430000
Simulation cycle for kernel 0 is = 3435000
Simulation cycle for kernel 0 is = 3440000
Simulation cycle for kernel 0 is = 3445000
Simulation cycle for kernel 0 is = 3450000
Simulation cycle for kernel 0 is = 3455000
Simulation cycle for kernel 0 is = 3460000
Simulation cycle for kernel 0 is = 3465000
Simulation cycle for kernel 0 is = 3470000
Simulation cycle for kernel 0 is = 3475000
Simulation cycle for kernel 0 is = 3480000
Simulation cycle for kernel 0 is = 3485000
Simulation cycle for kernel 0 is = 3490000
Simulation cycle for kernel 0 is = 3495000
Simulation cycle for kernel 0 is = 3500000
Simulation cycle for kernel 0 is = 3505000
Simulation cycle for kernel 0 is = 3510000
Simulation cycle for kernel 0 is = 3515000
Simulation cycle for kernel 0 is = 3520000
Simulation cycle for kernel 0 is = 3525000
Simulation cycle for kernel 0 is = 3530000
Simulation cycle for kernel 0 is = 3535000
Simulation cycle for kernel 0 is = 3540000
Simulation cycle for kernel 0 is = 3545000
Simulation cycle for kernel 0 is = 3550000
Simulation cycle for kernel 0 is = 3555000
Simulation cycle for kernel 0 is = 3560000
Simulation cycle for kernel 0 is = 3565000
Simulation cycle for kernel 0 is = 3570000
Simulation cycle for kernel 0 is = 3575000
Simulation cycle for kernel 0 is = 3580000
Simulation cycle for kernel 0 is = 3585000
Simulation cycle for kernel 0 is = 3590000
Simulation cycle for kernel 0 is = 3595000
Simulation cycle for kernel 0 is = 3600000
Simulation cycle for kernel 0 is = 3605000
Simulation cycle for kernel 0 is = 3610000
Simulation cycle for kernel 0 is = 3615000
Simulation cycle for kernel 0 is = 3620000
Simulation cycle for kernel 0 is = 3625000
Simulation cycle for kernel 0 is = 3630000
Simulation cycle for kernel 0 is = 3635000
Simulation cycle for kernel 0 is = 3640000
Simulation cycle for kernel 0 is = 3645000
Simulation cycle for kernel 0 is = 3650000
Simulation cycle for kernel 0 is = 3655000
Simulation cycle for kernel 0 is = 3660000
Simulation cycle for kernel 0 is = 3665000
Simulation cycle for kernel 0 is = 3670000
Simulation cycle for kernel 0 is = 3675000
Simulation cycle for kernel 0 is = 3680000
Simulation cycle for kernel 0 is = 3685000
Simulation cycle for kernel 0 is = 3690000
Simulation cycle for kernel 0 is = 3695000
Simulation cycle for kernel 0 is = 3700000
Simulation cycle for kernel 0 is = 3705000
Simulation cycle for kernel 0 is = 3710000
Simulation cycle for kernel 0 is = 3715000
Simulation cycle for kernel 0 is = 3720000
Simulation cycle for kernel 0 is = 3725000
Simulation cycle for kernel 0 is = 3730000
Simulation cycle for kernel 0 is = 3735000
Simulation cycle for kernel 0 is = 3740000
Simulation cycle for kernel 0 is = 3745000
Simulation cycle for kernel 0 is = 3750000
Simulation cycle for kernel 0 is = 3755000
Simulation cycle for kernel 0 is = 3760000
Simulation cycle for kernel 0 is = 3765000
Simulation cycle for kernel 0 is = 3770000
Simulation cycle for kernel 0 is = 3775000
Simulation cycle for kernel 0 is = 3780000
Simulation cycle for kernel 0 is = 3785000
Simulation cycle for kernel 0 is = 3790000
Simulation cycle for kernel 0 is = 3795000
Simulation cycle for kernel 0 is = 3800000
Simulation cycle for kernel 0 is = 3805000
Simulation cycle for kernel 0 is = 3810000
Simulation cycle for kernel 0 is = 3815000
Simulation cycle for kernel 0 is = 3820000
Simulation cycle for kernel 0 is = 3825000
Simulation cycle for kernel 0 is = 3830000
Simulation cycle for kernel 0 is = 3835000
Simulation cycle for kernel 0 is = 3840000
Simulation cycle for kernel 0 is = 3845000
Simulation cycle for kernel 0 is = 3850000
Simulation cycle for kernel 0 is = 3855000
Simulation cycle for kernel 0 is = 3860000
Simulation cycle for kernel 0 is = 3865000
Simulation cycle for kernel 0 is = 3870000
Simulation cycle for kernel 0 is = 3875000
Simulation cycle for kernel 0 is = 3880000
Simulation cycle for kernel 0 is = 3885000
Simulation cycle for kernel 0 is = 3890000
Simulation cycle for kernel 0 is = 3895000
Simulation cycle for kernel 0 is = 3900000
Simulation cycle for kernel 0 is = 3905000
Simulation cycle for kernel 0 is = 3910000
Simulation cycle for kernel 0 is = 3915000
Simulation cycle for kernel 0 is = 3920000
Simulation cycle for kernel 0 is = 3925000
Simulation cycle for kernel 0 is = 3930000
Simulation cycle for kernel 0 is = 3935000
Simulation cycle for kernel 0 is = 3940000
Simulation cycle for kernel 0 is = 3945000
Simulation cycle for kernel 0 is = 3950000
Simulation cycle for kernel 0 is = 3955000
Simulation cycle for kernel 0 is = 3960000
Simulation cycle for kernel 0 is = 3965000
Simulation cycle for kernel 0 is = 3970000
Simulation cycle for kernel 0 is = 3975000
Simulation cycle for kernel 0 is = 3980000
Simulation cycle for kernel 0 is = 3985000
Simulation cycle for kernel 0 is = 3990000
Simulation cycle for kernel 0 is = 3995000
Simulation cycle for kernel 0 is = 4000000
Simulation cycle for kernel 0 is = 4005000
Simulation cycle for kernel 0 is = 4010000
Simulation cycle for kernel 0 is = 4015000
Simulation cycle for kernel 0 is = 4020000
Simulation cycle for kernel 0 is = 4025000
Simulation cycle for kernel 0 is = 4030000
Simulation cycle for kernel 0 is = 4035000
Simulation cycle for kernel 0 is = 4040000
Simulation cycle for kernel 0 is = 4045000
Simulation cycle for kernel 0 is = 4050000
Simulation cycle for kernel 0 is = 4055000
Simulation cycle for kernel 0 is = 4060000
Simulation cycle for kernel 0 is = 4065000
Simulation cycle for kernel 0 is = 4070000
Simulation cycle for kernel 0 is = 4075000
Simulation cycle for kernel 0 is = 4080000
Simulation cycle for kernel 0 is = 4085000
Simulation cycle for kernel 0 is = 4090000
Simulation cycle for kernel 0 is = 4095000
Simulation cycle for kernel 0 is = 4100000
Simulation cycle for kernel 0 is = 4105000
Simulation cycle for kernel 0 is = 4110000
Simulation cycle for kernel 0 is = 4115000
Simulation cycle for kernel 0 is = 4120000
Simulation cycle for kernel 0 is = 4125000
Simulation cycle for kernel 0 is = 4130000
Simulation cycle for kernel 0 is = 4135000
Simulation cycle for kernel 0 is = 4140000
Simulation cycle for kernel 0 is = 4145000
Simulation cycle for kernel 0 is = 4150000
Simulation cycle for kernel 0 is = 4155000
Simulation cycle for kernel 0 is = 4160000
Simulation cycle for kernel 0 is = 4165000
Simulation cycle for kernel 0 is = 4170000
Simulation cycle for kernel 0 is = 4175000
Simulation cycle for kernel 0 is = 4180000
Simulation cycle for kernel 0 is = 4185000
Simulation cycle for kernel 0 is = 4190000
Simulation cycle for kernel 0 is = 4195000
Simulation cycle for kernel 0 is = 4200000
Simulation cycle for kernel 0 is = 4205000
Simulation cycle for kernel 0 is = 4210000
Simulation cycle for kernel 0 is = 4215000
Simulation cycle for kernel 0 is = 4220000
Simulation cycle for kernel 0 is = 4225000
Simulation cycle for kernel 0 is = 4230000
Simulation cycle for kernel 0 is = 4235000
Simulation cycle for kernel 0 is = 4240000
Simulation cycle for kernel 0 is = 4245000
Simulation cycle for kernel 0 is = 4250000
Simulation cycle for kernel 0 is = 4255000
Simulation cycle for kernel 0 is = 4260000
Simulation cycle for kernel 0 is = 4265000
Simulation cycle for kernel 0 is = 4270000
Simulation cycle for kernel 0 is = 4275000
Simulation cycle for kernel 0 is = 4280000
Simulation cycle for kernel 0 is = 4285000
Simulation cycle for kernel 0 is = 4290000
Simulation cycle for kernel 0 is = 4295000
Simulation cycle for kernel 0 is = 4300000
Simulation cycle for kernel 0 is = 4305000
Simulation cycle for kernel 0 is = 4310000
Simulation cycle for kernel 0 is = 4315000
Simulation cycle for kernel 0 is = 4320000
Simulation cycle for kernel 0 is = 4325000
Simulation cycle for kernel 0 is = 4330000
Simulation cycle for kernel 0 is = 4335000
Simulation cycle for kernel 0 is = 4340000
Simulation cycle for kernel 0 is = 4345000
Simulation cycle for kernel 0 is = 4350000
Simulation cycle for kernel 0 is = 4355000
Simulation cycle for kernel 0 is = 4360000
Simulation cycle for kernel 0 is = 4365000
Simulation cycle for kernel 0 is = 4370000
Simulation cycle for kernel 0 is = 4375000
Simulation cycle for kernel 0 is = 4380000
Simulation cycle for kernel 0 is = 4385000
Simulation cycle for kernel 0 is = 4390000
Simulation cycle for kernel 0 is = 4395000
Simulation cycle for kernel 0 is = 4400000
Simulation cycle for kernel 0 is = 4405000
Simulation cycle for kernel 0 is = 4410000
Simulation cycle for kernel 0 is = 4415000
Simulation cycle for kernel 0 is = 4420000
Simulation cycle for kernel 0 is = 4425000
Simulation cycle for kernel 0 is = 4430000
Simulation cycle for kernel 0 is = 4435000
Simulation cycle for kernel 0 is = 4440000
Simulation cycle for kernel 0 is = 4445000
Simulation cycle for kernel 0 is = 4450000
Simulation cycle for kernel 0 is = 4455000
Simulation cycle for kernel 0 is = 4460000
Simulation cycle for kernel 0 is = 4465000
Simulation cycle for kernel 0 is = 4470000
Simulation cycle for kernel 0 is = 4475000
Simulation cycle for kernel 0 is = 4480000
Simulation cycle for kernel 0 is = 4485000
Simulation cycle for kernel 0 is = 4490000
Simulation cycle for kernel 0 is = 4495000
Simulation cycle for kernel 0 is = 4500000
Simulation cycle for kernel 0 is = 4505000
Simulation cycle for kernel 0 is = 4510000
Simulation cycle for kernel 0 is = 4515000
Simulation cycle for kernel 0 is = 4520000
Simulation cycle for kernel 0 is = 4525000
Simulation cycle for kernel 0 is = 4530000
Simulation cycle for kernel 0 is = 4535000
Simulation cycle for kernel 0 is = 4540000
Simulation cycle for kernel 0 is = 4545000
Simulation cycle for kernel 0 is = 4550000
Simulation cycle for kernel 0 is = 4555000
Simulation cycle for kernel 0 is = 4560000
Simulation cycle for kernel 0 is = 4565000
Simulation cycle for kernel 0 is = 4570000
Simulation cycle for kernel 0 is = 4575000
Simulation cycle for kernel 0 is = 4580000
Simulation cycle for kernel 0 is = 4585000
Simulation cycle for kernel 0 is = 4590000
Simulation cycle for kernel 0 is = 4595000
Simulation cycle for kernel 0 is = 4600000
Simulation cycle for kernel 0 is = 4605000
Simulation cycle for kernel 0 is = 4610000
Simulation cycle for kernel 0 is = 4615000
Simulation cycle for kernel 0 is = 4620000
Simulation cycle for kernel 0 is = 4625000
Simulation cycle for kernel 0 is = 4630000
Simulation cycle for kernel 0 is = 4635000
Simulation cycle for kernel 0 is = 4640000
Simulation cycle for kernel 0 is = 4645000
Simulation cycle for kernel 0 is = 4650000
Simulation cycle for kernel 0 is = 4655000
Simulation cycle for kernel 0 is = 4660000
Simulation cycle for kernel 0 is = 4665000
Simulation cycle for kernel 0 is = 4670000
Simulation cycle for kernel 0 is = 4675000
Simulation cycle for kernel 0 is = 4680000
Simulation cycle for kernel 0 is = 4685000
Simulation cycle for kernel 0 is = 4690000
Simulation cycle for kernel 0 is = 4695000
Simulation cycle for kernel 0 is = 4700000
Simulation cycle for kernel 0 is = 4705000
Simulation cycle for kernel 0 is = 4710000
Simulation cycle for kernel 0 is = 4715000
Simulation cycle for kernel 0 is = 4720000
Simulation cycle for kernel 0 is = 4725000
Simulation cycle for kernel 0 is = 4730000
Simulation cycle for kernel 0 is = 4735000
Simulation cycle for kernel 0 is = 4740000
Simulation cycle for kernel 0 is = 4745000
Simulation cycle for kernel 0 is = 4750000
Simulation cycle for kernel 0 is = 4755000
Simulation cycle for kernel 0 is = 4760000
Simulation cycle for kernel 0 is = 4765000
Simulation cycle for kernel 0 is = 4770000
Simulation cycle for kernel 0 is = 4775000
Simulation cycle for kernel 0 is = 4780000
Simulation cycle for kernel 0 is = 4785000
Simulation cycle for kernel 0 is = 4790000
Simulation cycle for kernel 0 is = 4795000
Simulation cycle for kernel 0 is = 4800000
Simulation cycle for kernel 0 is = 4805000
Simulation cycle for kernel 0 is = 4810000
Simulation cycle for kernel 0 is = 4815000
Simulation cycle for kernel 0 is = 4820000
Simulation cycle for kernel 0 is = 4825000
Simulation cycle for kernel 0 is = 4830000
Simulation cycle for kernel 0 is = 4835000
Simulation cycle for kernel 0 is = 4840000
Simulation cycle for kernel 0 is = 4845000
Simulation cycle for kernel 0 is = 4850000
Simulation cycle for kernel 0 is = 4855000
Simulation cycle for kernel 0 is = 4860000
Simulation cycle for kernel 0 is = 4865000
Simulation cycle for kernel 0 is = 4870000
Simulation cycle for kernel 0 is = 4875000
Simulation cycle for kernel 0 is = 4880000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 4880730
gpu_sim_insn = 73841135
gpu_ipc =      15.1291
gpu_tot_sim_cycle = 4880730
gpu_tot_sim_insn = 73841135
gpu_tot_ipc =      15.1291
gpu_tot_issued_cta = 3580
gpu_occupancy = 25.1835% 
gpu_tot_occupancy = 25.1835% 
max_total_param_size = 0
gpu_stall_dramfull = 73332
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3707
partiton_level_parallism_total  =       1.3707
partiton_level_parallism_util =       2.3444
partiton_level_parallism_util_total  =       2.3444
L2_BW  =      59.8705 GB/Sec
L2_BW_total  =      59.8705 GB/Sec
gpu_total_sim_rate=3428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 559673, Miss = 256744, Miss_rate = 0.459, Pending_hits = 10863, Reservation_fails = 80568
	L1D_cache_core[1]: Access = 516008, Miss = 234879, Miss_rate = 0.455, Pending_hits = 10069, Reservation_fails = 72040
	L1D_cache_core[2]: Access = 530620, Miss = 237290, Miss_rate = 0.447, Pending_hits = 9728, Reservation_fails = 74101
	L1D_cache_core[3]: Access = 500185, Miss = 229600, Miss_rate = 0.459, Pending_hits = 9619, Reservation_fails = 74288
	L1D_cache_core[4]: Access = 505707, Miss = 228459, Miss_rate = 0.452, Pending_hits = 9472, Reservation_fails = 72050
	L1D_cache_core[5]: Access = 408867, Miss = 183073, Miss_rate = 0.448, Pending_hits = 7273, Reservation_fails = 58287
	L1D_cache_core[6]: Access = 516366, Miss = 236096, Miss_rate = 0.457, Pending_hits = 10279, Reservation_fails = 76321
	L1D_cache_core[7]: Access = 531934, Miss = 244303, Miss_rate = 0.459, Pending_hits = 10226, Reservation_fails = 76007
	L1D_cache_core[8]: Access = 502022, Miss = 226812, Miss_rate = 0.452, Pending_hits = 9677, Reservation_fails = 73427
	L1D_cache_core[9]: Access = 423580, Miss = 190147, Miss_rate = 0.449, Pending_hits = 7924, Reservation_fails = 61873
	L1D_cache_core[10]: Access = 439416, Miss = 194990, Miss_rate = 0.444, Pending_hits = 7868, Reservation_fails = 60217
	L1D_cache_core[11]: Access = 581537, Miss = 266395, Miss_rate = 0.458, Pending_hits = 11633, Reservation_fails = 83593
	L1D_cache_core[12]: Access = 504927, Miss = 230664, Miss_rate = 0.457, Pending_hits = 9897, Reservation_fails = 71480
	L1D_cache_core[13]: Access = 447085, Miss = 198854, Miss_rate = 0.445, Pending_hits = 8252, Reservation_fails = 63022
	L1D_cache_core[14]: Access = 486527, Miss = 211295, Miss_rate = 0.434, Pending_hits = 8842, Reservation_fails = 66462
	L1D_cache_core[15]: Access = 499180, Miss = 226145, Miss_rate = 0.453, Pending_hits = 9421, Reservation_fails = 72085
	L1D_cache_core[16]: Access = 522346, Miss = 237977, Miss_rate = 0.456, Pending_hits = 10117, Reservation_fails = 76109
	L1D_cache_core[17]: Access = 479375, Miss = 217339, Miss_rate = 0.453, Pending_hits = 9118, Reservation_fails = 68579
	L1D_cache_core[18]: Access = 501177, Miss = 228370, Miss_rate = 0.456, Pending_hits = 9926, Reservation_fails = 73631
	L1D_cache_core[19]: Access = 495475, Miss = 223671, Miss_rate = 0.451, Pending_hits = 9710, Reservation_fails = 72572
	L1D_cache_core[20]: Access = 488876, Miss = 221875, Miss_rate = 0.454, Pending_hits = 9293, Reservation_fails = 70004
	L1D_cache_core[21]: Access = 519533, Miss = 235793, Miss_rate = 0.454, Pending_hits = 10211, Reservation_fails = 76926
	L1D_cache_core[22]: Access = 460103, Miss = 209544, Miss_rate = 0.455, Pending_hits = 8221, Reservation_fails = 66809
	L1D_cache_core[23]: Access = 517635, Miss = 235938, Miss_rate = 0.456, Pending_hits = 10343, Reservation_fails = 75288
	L1D_cache_core[24]: Access = 419120, Miss = 186816, Miss_rate = 0.446, Pending_hits = 7575, Reservation_fails = 58858
	L1D_cache_core[25]: Access = 463563, Miss = 205702, Miss_rate = 0.444, Pending_hits = 8511, Reservation_fails = 63553
	L1D_cache_core[26]: Access = 526295, Miss = 239777, Miss_rate = 0.456, Pending_hits = 10022, Reservation_fails = 74313
	L1D_cache_core[27]: Access = 469404, Miss = 212139, Miss_rate = 0.452, Pending_hits = 8996, Reservation_fails = 67357
	L1D_cache_core[28]: Access = 473402, Miss = 215709, Miss_rate = 0.456, Pending_hits = 8402, Reservation_fails = 71782
	L1D_cache_core[29]: Access = 495350, Miss = 222877, Miss_rate = 0.450, Pending_hits = 9014, Reservation_fails = 68510
	L1D_total_cache_accesses = 14785288
	L1D_total_cache_misses = 6689273
	L1D_total_cache_miss_rate = 0.4524
	L1D_total_cache_pending_hits = 280502
	L1D_total_cache_reservation_fails = 2120112
	L1D_cache_data_port_util = 0.069
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7814955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 280502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2120056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1324780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 280502
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 85501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14670734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 317
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1585540
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 534199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 56
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13519, 15549, 11286, 46306, 17294, 13379, 13055, 34909, 15959, 16150, 18470, 21411, 17815, 15408, 18975, 25459, 11014, 10289, 10330, 9013, 41617, 11541, 13305, 11635, 13820, 14197, 20867, 16853, 26319, 14011, 14835, 13750, 
gpgpu_n_tot_thrd_icount = 502135488
gpgpu_n_tot_w_icount = 15691734
gpgpu_n_stall_shd_mem = 3524403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6575277
gpgpu_n_mem_write_global = 114554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17978523
gpgpu_n_store_insn = 916428
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5498880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3154322
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 370081
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1193686	W0_Idle:88822067	W0_Scoreboard:346293677	W1:8750870	W2:1762398	W3:911947	W4:609857	W5:445656	W6:342744	W7:281692	W8:233919	W9:197159	W10:165516	W11:138119	W12:110991	W13:81198	W14:61748	W15:42779	W16:34606	W17:29695	W18:33472	W19:42427	W20:55439	W21:68234	W22:79153	W23:84115	W24:81347	W25:73796	W26:60772	W27:45154	W28:31922	W29:19306	W30:9473	W31:3623	W32:802607
single_issue_nums: WS0:3951945	WS1:3840881	WS2:3989098	WS3:3909810	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52602216 {8:6575277,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4582160 {40:114554,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 263011080 {40:6575277,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 916432 {8:114554,}
maxmflatency = 3588 
max_icnt2mem_latency = 1772 
maxmrqlatency = 3174 
max_icnt2sh_latency = 159 
averagemflatency = 336 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 3 
mrq_lat_table:3308317 	56192 	104928 	232799 	382240 	145837 	43218 	30193 	18795 	1041 	71 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2215087 	4376988 	58686 	34907 	4163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6154718 	429134 	79421 	15559 	9914 	1085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5598045 	561814 	317855 	180684 	30409 	981 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	4784 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        64        49        54        64        64        64        64        64        64        38        38        41        28        64        64 
dram[1]:        51        56        35        60        64        64        64        64        64        64        27        39        31        30        64        64 
dram[2]:        42        57        64        64        64        64        64        64        64        64        41        27        29        38        64        64 
dram[3]:        41        64        35        60        64        64        64        64        64        64        30        31        35        35        64        64 
dram[4]:        44        64        45        49        64        64        64        64        64        64        31        27        31        26        64        64 
dram[5]:        46        56        56        58        64        64        64        64        64        64        31        26        28        29        64        64 
dram[6]:        51        62        62        40        64        64        64        64        64        64        31        28        24        31        64        64 
dram[7]:        46        64        40        58        64        64        64        64        64        64        27        35        32        24        64        64 
dram[8]:        43        64        43        51        64        64        64        64        64        64        32        32        25        36        64        64 
dram[9]:        56        64        56        58        64        64        64        64        64        64        31        30        26        29        64        64 
dram[10]:        56        64        62        39        64        64        64        64        64        64        35        28        32        32        64        64 
dram[11]:        50        40        41        58        64        64        64        64        64        64        33        28        37        32        64        64 
maximum service time to same row:
dram[0]:    130004    152180    195662    247258    156262    249191    207567    177578    148348    144270    220599    162256    220239    162005    232411    239358 
dram[1]:    120846    100701    172145    236541    113514    193423    165381    161315     89731    140712    191939    406297    240250    188733    214897    271190 
dram[2]:    392347    170933    381974    100370     73750    148804    392325    104273     69992    158733    183014    179480    220868    218098    172673    197111 
dram[3]:    371245    176709    120365    144596    137175    109950     80375    186014    208701    141289    396079    188386    251715    380011    237769    273729 
dram[4]:    152571    202227     95556    149872    196290    139917    290963    180653    213963    142159    193613    379594    172747    186379    219476    147589 
dram[5]:    153149    123100    149429    115458    223353    166412    164341    391645    136653    133725    208783    344157    137966    194543    166527    185799 
dram[6]:    270640     84184    178740    181061    179698    118479    210237     95099    138075    362570    155287    315607    155793    156007    147184    133766 
dram[7]:    194829    177318    141911    304634    164634    214501    176410    198927    356302    141856    210609    169530    163355    189880    272993    133223 
dram[8]:    339686    231465    123641    285087    177949    168991    135934    238593    187171    176308    117143    139078    122382    265036    197019    156101 
dram[9]:    316844    151141    150389    184425    147994    117784    181775    180288    214295    337585    114438    131719    157474    178783    173442    237638 
dram[10]:    117358    137020    136398     97873    111368    273362    336986    180756    128371    119038    226698    129632    149611    170949    171644    203752 
dram[11]:    117037    167083    112167    148978     92003    104084    167831    149972    195823     94628    184948    162097    209708    119784    224244    235370 
average row accesses per activate:
dram[0]:  1.299062  1.314832  1.293073  1.305805  1.299063  1.307785  1.303785  1.304379  1.276139  1.279680  1.269262  1.275932  1.286586  1.291118  1.315223  1.323460 
dram[1]:  1.314685  1.306091  1.303343  1.297245  1.312853  1.309111  1.304358  1.311460  1.275310  1.268443  1.276147  1.268733  1.292824  1.295239  1.316326  1.322779 
dram[2]:  1.309126  1.315148  1.300817  1.301994  1.297241  1.300715  1.303994  1.316524  1.277103  1.279355  1.281106  1.283982  1.277443  1.291108  1.324703  1.318250 
dram[3]:  1.306860  1.296368  1.306650  1.303259  1.301272  1.303187  1.306554  1.309383  1.275620  1.274548  1.276924  1.274910  1.291977  1.285538  1.321248  1.320817 
dram[4]:  1.302736  1.303438  1.292094  1.300012  1.292929  1.290686  1.297746  1.311724  1.267399  1.268195  1.271992  1.278266  1.270229  1.293430  1.297808  1.323488 
dram[5]:  1.298085  1.305916  1.305898  1.302275  1.300303  1.302076  1.307297  1.313986  1.267256  1.272791  1.273587  1.272948  1.290815  1.287019  1.323046  1.336269 
dram[6]:  1.300112  1.301164  1.305324  1.288410  1.296596  1.304499  1.303848  1.308460  1.267322  1.277045  1.285278  1.277793  1.288805  1.294399  1.323318  1.322262 
dram[7]:  1.299497  1.309895  1.301525  1.304219  1.307794  1.302767  1.301319  1.300416  1.278624  1.273389  1.282299  1.286453  1.285181  1.288177  1.316112  1.312208 
dram[8]:  1.292942  1.299105  1.288497  1.296807  1.293477  1.304782  1.294690  1.303604  1.265427  1.267940  1.268632  1.273600  1.288811  1.293422  1.319844  1.325753 
dram[9]:  1.307415  1.298244  1.299098  1.295474  1.304381  1.310912  1.302967  1.304291  1.272903  1.273198  1.271628  1.272547  1.299165  1.291584  1.324953  1.319670 
dram[10]:  1.305962  1.307611  1.296566  1.299465  1.308376  1.300199  1.307376  1.306699  1.269029  1.278745  1.274158  1.277125  1.297841  1.287601  1.317379  1.321409 
dram[11]:  1.310852  1.313596  1.298120  1.295057  1.295378  1.296198  1.304078  1.306029  1.273585  1.274561  1.279162  1.282068  1.288571  1.304445  1.316721  1.315559 
average row locality = 4323672/3336902 = 1.295714
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22268     22109     22069     21784     21349     21679     21315     21750     23085     23182     23364     23166     22419     22483     21215     21600 
dram[1]:     22074     22552     22234     22548     21736     21582     21794     21461     23740     23704     23772     23967     22893     22620     22053     21396 
dram[2]:     22249     22163     21976     22315     21625     21497     21664     21655     23522     23881     23568     23576     22532     22967     21687     21864 
dram[3]:     22303     22473     22412     22287     21543     21571     21585     21487     23631     23467     23701     23962     22543     22830     21523     21439 
dram[4]:     21982     22135     22047     22246     22053     21626     21906     21830     23166     23485     23295     23417     23195     22531     22161     21393 
dram[5]:     22342     22182     22415     21837     21285     21809     21229     21136     23650     23353     23830     23431     22407     22674     21661     21382 
dram[6]:     21939     22318     21943     22254     21797     21255     21848     21477     23067     23784     23000     23707     22783     22292     21906     21659 
dram[7]:     22309     21841     22210     21922     21636     22076     21372     21742     23196     23308     23726     23255     22590     22643     21315     21767 
dram[8]:     22482     22474     22412     22518     21590     21792     21678     21342     23951     23356     23823     23736     22564     22700     21430     21703 
dram[9]:     22322     22238     22165     22439     21737     21529     21812     21682     23574     23731     23727     23645     22397     22516     21712     21765 
dram[10]:     22489     22157     22624     21941     21630     21465     21497     21312     23781     23211     23656     23433     22510     22468     21309     21338 
dram[11]:     21960     22382     22159     22310     21688     21404     21892     21779     23468     23676     23367     23664     22726     22594     21717     21503 
total dram reads = 4295141
bank skew: 23967/21136 = 1.13
chip skew: 360126/354837 = 1.01
number of total write accesses:
dram[0]:       636       636       584       588       576       576       576       576       568       576       576       576       596       596       640       636 
dram[1]:       624       628       588       584       576       576       576       576       576       576       572       576       596       596       640       640 
dram[2]:       632       636       588       588       576       572       576       576       576       576       576       572       596       596       640       640 
dram[3]:       632       636       584       584       576       576       572       576       576       576       572       576       592       596       640       636 
dram[4]:       632       636       584       592       576       576       576       576       576       576       576       576       592       592       640       640 
dram[5]:       636       628       588       592       576       576       576       576       576       576       576       576       600       600       640       640 
dram[6]:       636       628       588       580       576       576       576       576       576       576       576       572       600       596       636       628 
dram[7]:       632       640       580       592       576       576       576       576       576       576       576       572       600       600       640       640 
dram[8]:       640       636       586       580       572       576       576       576       576       576       576       576       600       588       640       640 
dram[9]:       636       632       588       580       576       572       572       576       576       576       576       576       600       600       636       640 
dram[10]:       636       640       580       584       576       572       576       576       576       576       576       576       596       600       636       640 
dram[11]:       632       632       576       580       572       576       572       576       572       572       576       576       600       596       636       636 
total dram writes = 114122
bank skew: 640/568 = 1.13
chip skew: 9532/9480 = 1.01
average mf latency per bank:
dram[0]:        515       503       506       500       524       514       501       511       504       510       510       513       518       508       501       522
dram[1]:        505       509       509       505       502       511       513       515       519       506       503       512       507       514       518       507
dram[2]:        510       510       510       513       515       516       502       516       508       520       516       510       522       515       517       516
dram[3]:        511       512       508       499       504       505       510       499       514       505       512       509       523       521       520       512
dram[4]:        505       511       506       518       520       513       506       523       515       519       510       500       512       512       519       506
dram[5]:        511       513       503       503       506       511       512       503       512       514       512       510       507       516       509       524
dram[6]:        505       509       507       515       507       509       512       517       519       505       505       512       518       517       516       518
dram[7]:        513       516       515       500       518       511       515       507       508       520       512       504       518       505       521       520
dram[8]:        506       521       509       508       504       520       515       502       517       502       510       514       515       516       517       521
dram[9]:        501       505       499       504       513       500       502       516       510       512       510       509       513       508       520       505
dram[10]:        515       506       510       500       507       510       505       502       512       505       505       514       510       518       507       517
dram[11]:        506       507       499       508       504       499       517       515       517       517       505       505       510       516       513       511
maximum mf latency per bank:
dram[0]:       2736      2644      2893      2512      3044      2637      2672      2663      2534      2840      2930      2597      2650      3155      2678      2524
dram[1]:       2453      2848      2498      2441      2412      2588      2389      2658      2732      2840      2798      2931      2681      3018      2245      2538
dram[2]:       2558      3065      2848      2581      2573      2516      2661      2588      2990      2798      2835      2905      2781      2778      2563      2504
dram[3]:       2941      2471      2764      2536      2964      2311      2845      2479      3333      2477      2919      2413      2904      2459      2832      2494
dram[4]:       2472      2660      2624      2506      2729      2477      2532      2705      2687      2612      2487      2512      2611      2576      2360      2376
dram[5]:       2820      2957      2512      2833      2211      2839      2294      3012      2474      2842      2498      2752      2633      3012      2612      2695
dram[6]:       2416      2780      2598      2581      2303      2606      2414      2349      2398      2720      2509      2796      2502      2480      2516      3588
dram[7]:       2979      2622      2727      2779      2905      2824      2962      2499      2970      2595      2949      2666      2982      2770      2929      2551
dram[8]:       2467      3157      2821      2739      2524      2633      2410      2520      2611      2525      2362      2912      2509      2433      2436      2455
dram[9]:       2262      2532      2425      2514      2345      2140      2410      2366      2572      2165      2502      2524      2609      2340      2612      2210
dram[10]:       2502      2700      2501      2340      2217      2502      2532      2642      2600      2588      2387      2606      2541      2519      2566      2381
dram[11]:       2439      2552      2486      2530      2503      2392      2400      2204      2701      2660      2860      2633      2544      3031      2486      2468

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11629108 n_act=275642 n_pre=275626 n_ref_event=4572360550251980812 n_req=357215 n_rd=354837 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.1164
n_activity=8017009 dram_eff=0.1818
bk0: 22268a 11429026i bk1: 22109a 11448303i bk2: 22069a 11440009i bk3: 21784a 11459256i bk4: 21349a 11480710i bk5: 21679a 11469667i bk6: 21315a 11494938i bk7: 21750a 11472463i bk8: 23085a 11380425i bk9: 23182a 11371997i bk10: 23364a 11345466i bk11: 23166a 11366508i bk12: 22419a 11406355i bk13: 22483a 11412436i bk14: 21215a 11488065i bk15: 21600a 11478756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228383
Row_Buffer_Locality_read = 0.229621
Row_Buffer_Locality_write = 0.043734
Bank_Level_Parallism = 2.541390
Bank_Level_Parallism_Col = 1.478968
Bank_Level_Parallism_Ready = 1.059657
write_to_read_ratio_blp_rw_average = 0.015916
GrpLevelPara = 1.359677 

BW Util details:
bwutil = 0.116438 
total_CMD = 12516478 
util_bw = 1457396 
Wasted_Col = 3942094 
Wasted_Row = 1595270 
Idle = 5521718 

BW Util Bottlenecks: 
RCDc_limit = 5237883 
RCDWRc_limit = 22894 
WTRc_limit = 125964 
RTWc_limit = 67834 
CCDLc_limit = 218292 
rwq = 0 
CCDLc_limit_alone = 208323 
WTRc_limit_alone = 118831 
RTWc_limit_alone = 64998 

Commands details: 
total_CMD = 12516478 
n_nop = 11629108 
Read = 354837 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 275642 
n_pre = 275626 
n_ref = 4572360550251980812 
n_req = 357215 
total_req = 364349 

Dual Bus Interface Util: 
issued_total_row = 551268 
issued_total_col = 364349 
Row_Bus_Util =  0.044043 
CoL_Bus_Util = 0.029110 
Either_Row_CoL_Bus_Util = 0.070896 
Issued_on_Two_Bus_Simul_Util = 0.002257 
issued_two_Eff = 0.031832 
queue_avg = 0.554500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.5545
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11617411 n_act=279369 n_pre=279353 n_ref_event=3760559806267596897 n_req=362501 n_rd=360126 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.1181
n_activity=8034937 dram_eff=0.184
bk0: 22074a 11448183i bk1: 22552a 11419755i bk2: 22234a 11435465i bk3: 22548a 11412650i bk4: 21736a 11472077i bk5: 21582a 11476494i bk6: 21794a 11464288i bk7: 21461a 11488074i bk8: 23740a 11344665i bk9: 23704a 11335263i bk10: 23772a 11328771i bk11: 23967a 11318512i bk12: 22893a 11386206i bk13: 22620a 11400910i bk14: 22053a 11446301i bk15: 21396a 11484977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229346
Row_Buffer_Locality_read = 0.230533
Row_Buffer_Locality_write = 0.049263
Bank_Level_Parallism = 2.569379
Bank_Level_Parallism_Col = 0.809072
Bank_Level_Parallism_Ready = 1.057688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118125 
total_CMD = 12516478 
util_bw = 1478504 
Wasted_Col = 3969789 
Wasted_Row = 1580730 
Idle = 5487455 

BW Util Bottlenecks: 
RCDc_limit = 5300029 
RCDWRc_limit = 22578 
WTRc_limit = 126742 
RTWc_limit = 69627 
CCDLc_limit = 222542 
rwq = 0 
CCDLc_limit_alone = 212591 
WTRc_limit_alone = 119760 
RTWc_limit_alone = 66658 

Commands details: 
total_CMD = 12516478 
n_nop = 11617411 
Read = 360126 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 279369 
n_pre = 279353 
n_ref = 3760559806267596897 
n_req = 362501 
total_req = 369626 

Dual Bus Interface Util: 
issued_total_row = 558722 
issued_total_col = 369626 
Row_Bus_Util =  0.044639 
CoL_Bus_Util = 0.029531 
Either_Row_CoL_Bus_Util = 0.071831 
Issued_on_Two_Bus_Simul_Util = 0.002339 
issued_two_Eff = 0.032568 
queue_avg = 0.585900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.5859
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11620527 n_act=278204 n_pre=278188 n_ref_event=7152033118285093739 n_req=361120 n_rd=358741 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1177
n_activity=8038948 dram_eff=0.1832
bk0: 22249a 11434107i bk1: 22163a 11445908i bk2: 21976a 11444008i bk3: 22315a 11434632i bk4: 21625a 11464103i bk5: 21497a 11477883i bk6: 21664a 11469056i bk7: 21655a 11485807i bk8: 23522a 11352335i bk9: 23881a 11335929i bk10: 23568a 11347568i bk11: 23576a 11352919i bk12: 22532a 11392307i bk13: 22967a 11386545i bk14: 21687a 11467939i bk15: 21864a 11457805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229624
Row_Buffer_Locality_read = 0.230843
Row_Buffer_Locality_write = 0.045818
Bank_Level_Parallism = 2.556986
Bank_Level_Parallism_Col = 2.168587
Bank_Level_Parallism_Ready = 1.057303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117687 
total_CMD = 12516478 
util_bw = 1473028 
Wasted_Col = 3965661 
Wasted_Row = 1590919 
Idle = 5486870 

BW Util Bottlenecks: 
RCDc_limit = 5280480 
RCDWRc_limit = 22894 
WTRc_limit = 127192 
RTWc_limit = 67858 
CCDLc_limit = 222354 
rwq = 0 
CCDLc_limit_alone = 212488 
WTRc_limit_alone = 120103 
RTWc_limit_alone = 65081 

Commands details: 
total_CMD = 12516478 
n_nop = 11620527 
Read = 358741 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 278204 
n_pre = 278188 
n_ref = 7152033118285093739 
n_req = 361120 
total_req = 368257 

Dual Bus Interface Util: 
issued_total_row = 556392 
issued_total_col = 368257 
Row_Bus_Util =  0.044453 
CoL_Bus_Util = 0.029422 
Either_Row_CoL_Bus_Util = 0.071582 
Issued_on_Two_Bus_Simul_Util = 0.002293 
issued_two_Eff = 0.032031 
queue_avg = 0.603301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.603301
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11620519 n_act=278554 n_pre=278538 n_ref_event=7587756321482619185 n_req=361132 n_rd=358757 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.1177
n_activity=8019705 dram_eff=0.1837
bk0: 22303a 11432422i bk1: 22473a 11413199i bk2: 22412a 11425183i bk3: 22287a 11434346i bk4: 21543a 11471457i bk5: 21571a 11473801i bk6: 21585a 11470927i bk7: 21487a 11483406i bk8: 23631a 11345511i bk9: 23467a 11346303i bk10: 23701a 11336621i bk11: 23962a 11321872i bk12: 22543a 11399702i bk13: 22830a 11390093i bk14: 21523a 11471549i bk15: 21439a 11480750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228686
Row_Buffer_Locality_read = 0.229913
Row_Buffer_Locality_write = 0.043368
Bank_Level_Parallism = 2.571612
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.056720
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117687 
total_CMD = 12516478 
util_bw = 1473028 
Wasted_Col = 3954641 
Wasted_Row = 1582638 
Idle = 5506171 

BW Util Bottlenecks: 
RCDc_limit = 5282372 
RCDWRc_limit = 22811 
WTRc_limit = 128313 
RTWc_limit = 65834 
CCDLc_limit = 221533 
rwq = 0 
CCDLc_limit_alone = 211888 
WTRc_limit_alone = 121366 
RTWc_limit_alone = 63136 

Commands details: 
total_CMD = 12516478 
n_nop = 11620519 
Read = 358757 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 278554 
n_pre = 278538 
n_ref = 7587756321482619185 
n_req = 361132 
total_req = 368257 

Dual Bus Interface Util: 
issued_total_row = 557092 
issued_total_col = 368257 
Row_Bus_Util =  0.044509 
CoL_Bus_Util = 0.029422 
Either_Row_CoL_Bus_Util = 0.071582 
Issued_on_Two_Bus_Simul_Util = 0.002348 
issued_two_Eff = 0.032803 
queue_avg = 0.592162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.592162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11618157 n_act=279563 n_pre=279547 n_ref_event=7587756321482619185 n_req=360847 n_rd=358468 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1176
n_activity=8038924 dram_eff=0.1831
bk0: 21982a 11442217i bk1: 22135a 11435998i bk2: 22047a 11435043i bk3: 22246a 11427175i bk4: 22053a 11436254i bk5: 21626a 11456099i bk6: 21906a 11451455i bk7: 21830a 11468551i bk8: 23166a 11360234i bk9: 23485a 11345815i bk10: 23295a 11356225i bk11: 23417a 11350802i bk12: 23195a 11357389i bk13: 22531a 11407081i bk14: 22161a 11427864i bk15: 21393a 11488941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225276
Row_Buffer_Locality_read = 0.226469
Row_Buffer_Locality_write = 0.045397
Bank_Level_Parallism = 2.569301
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.055642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117600 
total_CMD = 12516478 
util_bw = 1471936 
Wasted_Col = 3971884 
Wasted_Row = 1591191 
Idle = 5481467 

BW Util Bottlenecks: 
RCDc_limit = 5300197 
RCDWRc_limit = 22829 
WTRc_limit = 129072 
RTWc_limit = 68978 
CCDLc_limit = 219890 
rwq = 0 
CCDLc_limit_alone = 209888 
WTRc_limit_alone = 121942 
RTWc_limit_alone = 66106 

Commands details: 
total_CMD = 12516478 
n_nop = 11618157 
Read = 358468 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 279563 
n_pre = 279547 
n_ref = 7587756321482619185 
n_req = 360847 
total_req = 367984 

Dual Bus Interface Util: 
issued_total_row = 559110 
issued_total_col = 367984 
Row_Bus_Util =  0.044670 
CoL_Bus_Util = 0.029400 
Either_Row_CoL_Bus_Util = 0.071771 
Issued_on_Two_Bus_Simul_Util = 0.002299 
issued_two_Eff = 0.032030 
queue_avg = 0.580238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.580238
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11624346 n_act=276893 n_pre=276877 n_ref_event=7587756321482619185 n_req=359006 n_rd=356623 n_rd_L2_A=0 n_write=0 n_wr_bk=9532 bw_util=0.117
n_activity=8028050 dram_eff=0.1824
bk0: 22342a 11423376i bk1: 22182a 11442885i bk2: 22415a 11432756i bk3: 21837a 11454388i bk4: 21285a 11486779i bk5: 21809a 11460334i bk6: 21229a 11496805i bk7: 21136a 11512723i bk8: 23650a 11342093i bk9: 23353a 11355642i bk10: 23830a 11326792i bk11: 23431a 11347785i bk12: 22407a 11407152i bk13: 22674a 11394520i bk14: 21661a 11467418i bk15: 21382a 11497793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228740
Row_Buffer_Locality_read = 0.230033
Row_Buffer_Locality_write = 0.035250
Bank_Level_Parallism = 2.551844
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.055591
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117015 
total_CMD = 12516478 
util_bw = 1464620 
Wasted_Col = 3950953 
Wasted_Row = 1588863 
Idle = 5512042 

BW Util Bottlenecks: 
RCDc_limit = 5259781 
RCDWRc_limit = 23219 
WTRc_limit = 126590 
RTWc_limit = 65727 
CCDLc_limit = 218683 
rwq = 0 
CCDLc_limit_alone = 209095 
WTRc_limit_alone = 119651 
RTWc_limit_alone = 63078 

Commands details: 
total_CMD = 12516478 
n_nop = 11624346 
Read = 356623 
Write = 0 
L2_Alloc = 0 
L2_WB = 9532 
n_act = 276893 
n_pre = 276877 
n_ref = 7587756321482619185 
n_req = 359006 
total_req = 366155 

Dual Bus Interface Util: 
issued_total_row = 553770 
issued_total_col = 366155 
Row_Bus_Util =  0.044243 
CoL_Bus_Util = 0.029254 
Either_Row_CoL_Bus_Util = 0.071277 
Issued_on_Two_Bus_Simul_Util = 0.002221 
issued_two_Eff = 0.031153 
queue_avg = 0.591117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.591117
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11624406 n_act=277329 n_pre=277313 n_ref_event=7587756321482619185 n_req=359403 n_rd=357029 n_rd_L2_A=0 n_write=0 n_wr_bk=9496 bw_util=0.1171
n_activity=8031739 dram_eff=0.1825
bk0: 21939a 11448297i bk1: 22318a 11429518i bk2: 21943a 11457125i bk3: 22254a 11423862i bk4: 21797a 11455235i bk5: 21255a 11493181i bk6: 21848a 11462475i bk7: 21477a 11484612i bk8: 23067a 11368322i bk9: 23784a 11335451i bk10: 23000a 11385463i bk11: 23707a 11340235i bk12: 22783a 11389132i bk13: 22292a 11426968i bk14: 21906a 11460112i bk15: 21659a 11469781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228379
Row_Buffer_Locality_read = 0.229651
Row_Buffer_Locality_write = 0.037068
Bank_Level_Parallism = 2.548483
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.055063
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117134 
total_CMD = 12516478 
util_bw = 1466100 
Wasted_Col = 3959259 
Wasted_Row = 1594725 
Idle = 5496394 

BW Util Bottlenecks: 
RCDc_limit = 5268935 
RCDWRc_limit = 22799 
WTRc_limit = 126666 
RTWc_limit = 70550 
CCDLc_limit = 221890 
rwq = 0 
CCDLc_limit_alone = 211968 
WTRc_limit_alone = 119659 
RTWc_limit_alone = 67635 

Commands details: 
total_CMD = 12516478 
n_nop = 11624406 
Read = 357029 
Write = 0 
L2_Alloc = 0 
L2_WB = 9496 
n_act = 277329 
n_pre = 277313 
n_ref = 7587756321482619185 
n_req = 359403 
total_req = 366525 

Dual Bus Interface Util: 
issued_total_row = 554642 
issued_total_col = 366525 
Row_Bus_Util =  0.044313 
CoL_Bus_Util = 0.029283 
Either_Row_CoL_Bus_Util = 0.071272 
Issued_on_Two_Bus_Simul_Util = 0.002325 
issued_two_Eff = 0.032615 
queue_avg = 0.607655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.607655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11624681 n_act=277154 n_pre=277138 n_ref_event=7587756321482619185 n_req=359290 n_rd=356908 n_rd_L2_A=0 n_write=0 n_wr_bk=9528 bw_util=0.1171
n_activity=8028526 dram_eff=0.1826
bk0: 22309a 11423099i bk1: 21841a 11458599i bk2: 22210a 11437677i bk3: 21922a 11452907i bk4: 21636a 11475765i bk5: 22076a 11448760i bk6: 21372a 11481878i bk7: 21742a 11469624i bk8: 23196a 11370564i bk9: 23308a 11358153i bk10: 23726a 11345878i bk11: 23255a 11367073i bk12: 22590a 11399127i bk13: 22643a 11402106i bk14: 21315a 11488453i bk15: 21767a 11459599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228629
Row_Buffer_Locality_read = 0.229894
Row_Buffer_Locality_write = 0.039043
Bank_Level_Parallism = 2.549650
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.057899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117105 
total_CMD = 12516478 
util_bw = 1465744 
Wasted_Col = 3956178 
Wasted_Row = 1591991 
Idle = 5502565 

BW Util Bottlenecks: 
RCDc_limit = 5264614 
RCDWRc_limit = 23047 
WTRc_limit = 125778 
RTWc_limit = 68030 
CCDLc_limit = 219789 
rwq = 0 
CCDLc_limit_alone = 210462 
WTRc_limit_alone = 119263 
RTWc_limit_alone = 65218 

Commands details: 
total_CMD = 12516478 
n_nop = 11624681 
Read = 356908 
Write = 0 
L2_Alloc = 0 
L2_WB = 9528 
n_act = 277154 
n_pre = 277138 
n_ref = 7587756321482619185 
n_req = 359290 
total_req = 366436 

Dual Bus Interface Util: 
issued_total_row = 554292 
issued_total_col = 366436 
Row_Bus_Util =  0.044285 
CoL_Bus_Util = 0.029276 
Either_Row_CoL_Bus_Util = 0.071250 
Issued_on_Two_Bus_Simul_Util = 0.002311 
issued_two_Eff = 0.032441 
queue_avg = 0.575504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575504
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11616043 n_act=280232 n_pre=280216 n_ref_event=7587756321482619185 n_req=361930 n_rd=359551 n_rd_L2_A=0 n_write=0 n_wr_bk=9514 bw_util=0.1179
n_activity=8054272 dram_eff=0.1833
bk0: 22482a 11412269i bk1: 22474a 11416705i bk2: 22412a 11416402i bk3: 22518a 11416450i bk4: 21590a 11464250i bk5: 21792a 11465323i bk6: 21678a 11465321i bk7: 21342a 11491046i bk8: 23951a 11319617i bk9: 23356a 11351714i bk10: 23823a 11324342i bk11: 23736a 11331810i bk12: 22564a 11398836i bk13: 22700a 11399825i bk14: 21430a 11477495i bk15: 21703a 11474000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225754
Row_Buffer_Locality_read = 0.226944
Row_Buffer_Locality_write = 0.045818
Bank_Level_Parallism = 2.564978
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.053751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117945 
total_CMD = 12516478 
util_bw = 1476260 
Wasted_Col = 3988126 
Wasted_Row = 1591197 
Idle = 5460895 

BW Util Bottlenecks: 
RCDc_limit = 5321272 
RCDWRc_limit = 22589 
WTRc_limit = 128134 
RTWc_limit = 71066 
CCDLc_limit = 220649 
rwq = 0 
CCDLc_limit_alone = 210962 
WTRc_limit_alone = 121436 
RTWc_limit_alone = 68077 

Commands details: 
total_CMD = 12516478 
n_nop = 11616043 
Read = 359551 
Write = 0 
L2_Alloc = 0 
L2_WB = 9514 
n_act = 280232 
n_pre = 280216 
n_ref = 7587756321482619185 
n_req = 361930 
total_req = 369065 

Dual Bus Interface Util: 
issued_total_row = 560448 
issued_total_col = 369065 
Row_Bus_Util =  0.044777 
CoL_Bus_Util = 0.029486 
Either_Row_CoL_Bus_Util = 0.071940 
Issued_on_Two_Bus_Simul_Util = 0.002323 
issued_two_Eff = 0.032293 
queue_avg = 0.603523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.603523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11619214 n_act=278827 n_pre=278811 n_ref_event=7587756321482619185 n_req=361369 n_rd=358991 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.1178
n_activity=8038346 dram_eff=0.1834
bk0: 22322a 11436385i bk1: 22238a 11433591i bk2: 22165a 11441935i bk3: 22439a 11421262i bk4: 21737a 11461580i bk5: 21529a 11485286i bk6: 21812a 11462510i bk7: 21682a 11470514i bk8: 23574a 11351662i bk9: 23731a 11334959i bk10: 23727a 11328966i bk11: 23645a 11339809i bk12: 22397a 11417426i bk13: 22516a 11407080i bk14: 21712a 11464188i bk15: 21765a 11470257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228431
Row_Buffer_Locality_read = 0.229666
Row_Buffer_Locality_write = 0.042052
Bank_Level_Parallism = 2.559593
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.055709
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117766 
total_CMD = 12516478 
util_bw = 1474012 
Wasted_Col = 3967561 
Wasted_Row = 1588968 
Idle = 5485937 

BW Util Bottlenecks: 
RCDc_limit = 5290816 
RCDWRc_limit = 22770 
WTRc_limit = 128295 
RTWc_limit = 68146 
CCDLc_limit = 221848 
rwq = 0 
CCDLc_limit_alone = 212150 
WTRc_limit_alone = 121350 
RTWc_limit_alone = 65393 

Commands details: 
total_CMD = 12516478 
n_nop = 11619214 
Read = 358991 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 278827 
n_pre = 278811 
n_ref = 7587756321482619185 
n_req = 361369 
total_req = 368503 

Dual Bus Interface Util: 
issued_total_row = 557638 
issued_total_col = 368503 
Row_Bus_Util =  0.044552 
CoL_Bus_Util = 0.029441 
Either_Row_CoL_Bus_Util = 0.071687 
Issued_on_Two_Bus_Simul_Util = 0.002307 
issued_two_Eff = 0.032183 
queue_avg = 0.575045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575045
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11624907 n_act=277054 n_pre=277038 n_ref_event=7587756321482619185 n_req=359200 n_rd=356821 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.1171
n_activity=8029353 dram_eff=0.1825
bk0: 22489a 11426078i bk1: 22157a 11445278i bk2: 22624a 11407201i bk3: 21941a 11448902i bk4: 21630a 11476060i bk5: 21465a 11478505i bk6: 21497a 11488620i bk7: 21312a 11500377i bk8: 23781a 11337346i bk9: 23211a 11373745i bk10: 23656a 11336499i bk11: 23433a 11350455i bk12: 22510a 11407309i bk13: 22468a 11406869i bk14: 21309a 11485276i bk15: 21338a 11490705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228708
Row_Buffer_Locality_read = 0.229894
Row_Buffer_Locality_write = 0.050862
Bank_Level_Parallism = 2.548233
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.057357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117074 
total_CMD = 12516478 
util_bw = 1465348 
Wasted_Col = 3955110 
Wasted_Row = 1589093 
Idle = 5506927 

BW Util Bottlenecks: 
RCDc_limit = 5260787 
RCDWRc_limit = 22800 
WTRc_limit = 128518 
RTWc_limit = 69769 
CCDLc_limit = 219976 
rwq = 0 
CCDLc_limit_alone = 210122 
WTRc_limit_alone = 121564 
RTWc_limit_alone = 66869 

Commands details: 
total_CMD = 12516478 
n_nop = 11624907 
Read = 356821 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 277054 
n_pre = 277038 
n_ref = 7587756321482619185 
n_req = 359200 
total_req = 366337 

Dual Bus Interface Util: 
issued_total_row = 554092 
issued_total_col = 366337 
Row_Bus_Util =  0.044269 
CoL_Bus_Util = 0.029268 
Either_Row_CoL_Bus_Util = 0.071232 
Issued_on_Two_Bus_Simul_Util = 0.002306 
issued_two_Eff = 0.032368 
queue_avg = 0.570457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.570457
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12516478 n_nop=11621311 n_act=278165 n_pre=278149 n_ref_event=7587756321482619185 n_req=360659 n_rd=358289 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.1175
n_activity=8037044 dram_eff=0.183
bk0: 21960a 11450904i bk1: 22382a 11430662i bk2: 22159a 11432661i bk3: 22310a 11424282i bk4: 21688a 11456772i bk5: 21404a 11475970i bk6: 21892a 11460991i bk7: 21779a 11466457i bk8: 23468a 11347805i bk9: 23676a 11339977i bk10: 23367a 11352243i bk11: 23664a 11337703i bk12: 22726a 11393767i bk13: 22594a 11416700i bk14: 21717a 11463109i bk15: 21503a 11478450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228753
Row_Buffer_Locality_read = 0.230015
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 2.562223
Bank_Level_Parallism_Col = 1.983359
Bank_Level_Parallism_Ready = 1.057282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117531 
total_CMD = 12516478 
util_bw = 1471076 
Wasted_Col = 3957196 
Wasted_Row = 1595763 
Idle = 5492443 

BW Util Bottlenecks: 
RCDc_limit = 5271842 
RCDWRc_limit = 22902 
WTRc_limit = 122486 
RTWc_limit = 69036 
CCDLc_limit = 219764 
rwq = 0 
CCDLc_limit_alone = 210854 
WTRc_limit_alone = 116351 
RTWc_limit_alone = 66261 

Commands details: 
total_CMD = 12516478 
n_nop = 11621311 
Read = 358289 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 278165 
n_pre = 278149 
n_ref = 7587756321482619185 
n_req = 360659 
total_req = 367769 

Dual Bus Interface Util: 
issued_total_row = 556314 
issued_total_col = 367769 
Row_Bus_Util =  0.044447 
CoL_Bus_Util = 0.029383 
Either_Row_CoL_Bus_Util = 0.071519 
Issued_on_Two_Bus_Simul_Util = 0.002310 
issued_two_Eff = 0.032302 
queue_avg = 0.582027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.582027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276278, Miss = 178943, Miss_rate = 0.648, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[1]: Access = 276728, Miss = 179635, Miss_rate = 0.649, Pending_hits = 358, Reservation_fails = 7
L2_cache_bank[2]: Access = 281204, Miss = 182105, Miss_rate = 0.648, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[3]: Access = 279114, Miss = 181818, Miss_rate = 0.651, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[4]: Access = 277927, Miss = 180614, Miss_rate = 0.650, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[5]: Access = 280685, Miss = 181822, Miss_rate = 0.648, Pending_hits = 417, Reservation_fails = 0
L2_cache_bank[6]: Access = 279086, Miss = 181158, Miss_rate = 0.649, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[7]: Access = 278573, Miss = 181348, Miss_rate = 0.651, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[8]: Access = 280830, Miss = 181703, Miss_rate = 0.647, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[9]: Access = 279928, Miss = 180546, Miss_rate = 0.645, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[10]: Access = 277692, Miss = 180695, Miss_rate = 0.651, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[11]: Access = 275841, Miss = 179637, Miss_rate = 0.651, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[12]: Access = 278517, Miss = 180160, Miss_rate = 0.647, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[13]: Access = 278723, Miss = 180623, Miss_rate = 0.648, Pending_hits = 407, Reservation_fails = 0
L2_cache_bank[14]: Access = 277476, Miss = 180163, Miss_rate = 0.649, Pending_hits = 400, Reservation_fails = 12
L2_cache_bank[15]: Access = 277498, Miss = 180330, Miss_rate = 0.650, Pending_hits = 384, Reservation_fails = 8
L2_cache_bank[16]: Access = 281145, Miss = 181776, Miss_rate = 0.647, Pending_hits = 607, Reservation_fails = 338
L2_cache_bank[17]: Access = 280053, Miss = 181405, Miss_rate = 0.648, Pending_hits = 415, Reservation_fails = 309
L2_cache_bank[18]: Access = 279461, Miss = 181296, Miss_rate = 0.649, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[19]: Access = 279403, Miss = 181371, Miss_rate = 0.649, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[20]: Access = 279782, Miss = 181317, Miss_rate = 0.648, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[21]: Access = 276336, Miss = 179100, Miss_rate = 0.648, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[22]: Access = 277882, Miss = 180876, Miss_rate = 0.651, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[23]: Access = 279669, Miss = 181289, Miss_rate = 0.648, Pending_hits = 378, Reservation_fails = 0
L2_total_cache_accesses = 6689831
L2_total_cache_misses = 4339730
L2_total_cache_miss_rate = 0.6487
L2_total_cache_pending_hits = 9702
L2_total_cache_reservation_fails = 674
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2270434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1687639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2607502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9702
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 33485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6575277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114554
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 674
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=6689831
icnt_total_pkts_simt_to_mem=6689831
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6689831
Req_Network_cycles = 4880730
Req_Network_injected_packets_per_cycle =       1.3707 
Req_Network_conflicts_per_cycle =       0.0701
Req_Network_conflicts_per_cycle_util =       0.1200
Req_Bank_Level_Parallism =       2.3444
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0284
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0960

Reply_Network_injected_packets_num = 6689831
Reply_Network_cycles = 4880730
Reply_Network_injected_packets_per_cycle =        1.3707
Reply_Network_conflicts_per_cycle =        0.9284
Reply_Network_conflicts_per_cycle_util =       1.5807
Reply_Bank_Level_Parallism =       2.3338
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0837
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0457
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 58 min, 57 sec (21537 sec)
gpgpu_simulation_rate = 3428 (inst/sec)
gpgpu_simulation_rate = 226 (cycle/sec)
gpgpu_silicon_slowdown = 6039823x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 21520263.3070 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.105890]
Verifying...
	runtime [serial] = 70.593000 ms.
Total element = 916428, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 34 || elements whose %5 < err <= %10 = 135 || elements whose %10 < err = 24810 || total err Element = 24979
	[max error  0.999998, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
