$comment
	File created using the following command:
		vcd file mejia_accumulator_Nov14.msim.vcd -direction
$end
$date
	Sat Nov 21 18:38:10 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mejia_accumulator_nov14_vhd_vec_tst $end
$var wire 1 ! A [7] $end
$var wire 1 " A [6] $end
$var wire 1 # A [5] $end
$var wire 1 $ A [4] $end
$var wire 1 % A [3] $end
$var wire 1 & A [2] $end
$var wire 1 ' A [1] $end
$var wire 1 ( A [0] $end
$var wire 1 ) add_sub $end
$var wire 1 * clk $end
$var wire 1 + clr $end
$var wire 1 , ld $end
$var wire 1 - overflow $end
$var wire 1 . Z [7] $end
$var wire 1 / Z [6] $end
$var wire 1 0 Z [5] $end
$var wire 1 1 Z [4] $end
$var wire 1 2 Z [3] $end
$var wire 1 3 Z [2] $end
$var wire 1 4 Z [1] $end
$var wire 1 5 Z [0] $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var wire 1 9 devoe $end
$var wire 1 : devclrn $end
$var wire 1 ; devpor $end
$var wire 1 < ww_devoe $end
$var wire 1 = ww_devclrn $end
$var wire 1 > ww_devpor $end
$var wire 1 ? ww_clk $end
$var wire 1 @ ww_ld $end
$var wire 1 A ww_clr $end
$var wire 1 B ww_add_sub $end
$var wire 1 C ww_A [7] $end
$var wire 1 D ww_A [6] $end
$var wire 1 E ww_A [5] $end
$var wire 1 F ww_A [4] $end
$var wire 1 G ww_A [3] $end
$var wire 1 H ww_A [2] $end
$var wire 1 I ww_A [1] $end
$var wire 1 J ww_A [0] $end
$var wire 1 K ww_Z [7] $end
$var wire 1 L ww_Z [6] $end
$var wire 1 M ww_Z [5] $end
$var wire 1 N ww_Z [4] $end
$var wire 1 O ww_Z [3] $end
$var wire 1 P ww_Z [2] $end
$var wire 1 Q ww_Z [1] $end
$var wire 1 R ww_Z [0] $end
$var wire 1 S ww_overflow $end
$var wire 1 T \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 U \clk~input_o\ $end
$var wire 1 V \clk~inputCLKENA0_outclk\ $end
$var wire 1 W \add_sub~input_o\ $end
$var wire 1 X \A[0]~input_o\ $end
$var wire 1 Y \clr~input_o\ $end
$var wire 1 Z \ld~input_o\ $end
$var wire 1 [ \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout\ $end
$var wire 1 \ \A[1]~input_o\ $end
$var wire 1 ] \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT\ $end
$var wire 1 ^ \A[2]~input_o\ $end
$var wire 1 _ \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT\ $end
$var wire 1 ` \A[3]~input_o\ $end
$var wire 1 a \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT\ $end
$var wire 1 b \A[4]~input_o\ $end
$var wire 1 c \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT\ $end
$var wire 1 d \A[5]~input_o\ $end
$var wire 1 e \REGin_8bit|q[5]~feeder_combout\ $end
$var wire 1 f \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4]~COUT\ $end
$var wire 1 g \A[6]~input_o\ $end
$var wire 1 h \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5]~COUT\ $end
$var wire 1 i \A[7]~input_o\ $end
$var wire 1 j \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6]~COUT\ $end
$var wire 1 k \REGout_8bit|q[7]~feeder_combout\ $end
$var wire 1 l \REGout_8bit|f~q\ $end
$var wire 1 m \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|result\ [7] $end
$var wire 1 n \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|result\ [6] $end
$var wire 1 o \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|result\ [5] $end
$var wire 1 p \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|result\ [4] $end
$var wire 1 q \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|result\ [3] $end
$var wire 1 r \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|result\ [2] $end
$var wire 1 s \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|result\ [1] $end
$var wire 1 t \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|result\ [0] $end
$var wire 1 u \REGout_8bit|q\ [7] $end
$var wire 1 v \REGout_8bit|q\ [6] $end
$var wire 1 w \REGout_8bit|q\ [5] $end
$var wire 1 x \REGout_8bit|q\ [4] $end
$var wire 1 y \REGout_8bit|q\ [3] $end
$var wire 1 z \REGout_8bit|q\ [2] $end
$var wire 1 { \REGout_8bit|q\ [1] $end
$var wire 1 | \REGout_8bit|q\ [0] $end
$var wire 1 } \REGin_8bit|q\ [7] $end
$var wire 1 ~ \REGin_8bit|q\ [6] $end
$var wire 1 !! \REGin_8bit|q\ [5] $end
$var wire 1 "! \REGin_8bit|q\ [4] $end
$var wire 1 #! \REGin_8bit|q\ [3] $end
$var wire 1 $! \REGin_8bit|q\ [2] $end
$var wire 1 %! \REGin_8bit|q\ [1] $end
$var wire 1 &! \REGin_8bit|q\ [0] $end
$var wire 1 '! \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|overflow_wire\ [0] $end
$var wire 1 (! \ALT_INV_A[5]~input_o\ $end
$var wire 1 )! \ALT_INV_add_sub~input_o\ $end
$var wire 1 *! \ALT_INV_clr~input_o\ $end
$var wire 1 +! \REGin_8bit|ALT_INV_q\ [7] $end
$var wire 1 ,! \REGin_8bit|ALT_INV_q\ [6] $end
$var wire 1 -! \REGin_8bit|ALT_INV_q\ [5] $end
$var wire 1 .! \REGin_8bit|ALT_INV_q\ [4] $end
$var wire 1 /! \REGin_8bit|ALT_INV_q\ [3] $end
$var wire 1 0! \REGin_8bit|ALT_INV_q\ [2] $end
$var wire 1 1! \REGin_8bit|ALT_INV_q\ [1] $end
$var wire 1 2! \REGin_8bit|ALT_INV_q\ [0] $end
$var wire 1 3! \REGout_8bit|ALT_INV_q\ [7] $end
$var wire 1 4! \REGout_8bit|ALT_INV_q\ [6] $end
$var wire 1 5! \REGout_8bit|ALT_INV_q\ [5] $end
$var wire 1 6! \REGout_8bit|ALT_INV_q\ [4] $end
$var wire 1 7! \REGout_8bit|ALT_INV_q\ [3] $end
$var wire 1 8! \REGout_8bit|ALT_INV_q\ [2] $end
$var wire 1 9! \REGout_8bit|ALT_INV_q\ [1] $end
$var wire 1 :! \REGout_8bit|ALT_INV_q\ [0] $end
$var wire 1 ;! \ADDSUB_8bit|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\ [7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0*
0+
1,
0-
06
17
x8
19
1:
1;
1<
1=
1>
0?
1@
0A
1B
0S
xT
0U
0V
1W
1X
0Y
1Z
0[
1\
0]
1^
0_
1`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1(!
0)!
1*!
0!
0"
0#
0$
1%
1&
1'
1(
0.
0/
00
01
02
03
04
05
0C
0D
0E
0F
1G
1H
1I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1+!
1,!
1-!
1.!
1/!
10!
11!
12!
13!
14!
15!
16!
17!
18!
19!
1:!
1;!
$end
#5000
1*
1?
1U
1V
1&!
1%!
1$!
1#!
0/!
00!
01!
02!
1t
1s
1r
1q
#10000
0*
0)
0?
0B
0W
0U
0V
1)!
1[
0t
1]
0s
1_
0r
1a
0q
1c
1p
1o
1n
1m
0;!
0p
1f
1q
1r
1s
1t
1k
0o
1h
0n
1j
0m
1;!
0k
#15000
1*
1?
1U
1V
1|
1{
1z
1y
07!
08!
09!
0:!
0t
0s
0r
0q
1O
1P
1Q
1R
15
14
13
12
#20000
0*
1)
0%
0&
0'
0(
0?
1B
0J
0I
0H
0G
0`
0^
0\
0X
1W
0U
0V
0)!
0[
1t
1s
1r
1q
1p
0f
1o
0h
1n
0j
1m
0;!
0m
0n
0o
0t
1k
1'!
1;!
0k
0'!
#25000
1*
1?
1U
1V
0&!
0|
0%!
0$!
0#!
1x
06!
1/!
10!
11!
1:!
12!
0]
0s
0r
0q
0p
1f
1N
0R
1o
1s
0_
05
11
1r
0a
1q
0c
1p
0f
0o
#30000
0*
1%
1&
1'
1(
1!
1#
1$
0?
1J
1I
1H
1G
1F
1E
1C
1i
1d
1b
1`
1^
1\
1X
0U
0V
0(!
1e
#35000
1*
1?
1U
1V
1&!
1%!
1$!
1#!
1"!
1!!
1}
0+!
0-!
0.!
0/!
00!
01!
02!
1t
0s
1_
0r
1a
0q
1c
0p
1f
1o
1m
0;!
0o
1h
1p
1q
1r
1k
1n
#40000
0*
0%
0&
0'
0(
0#
0$
0?
0J
0I
0H
0G
0F
0E
0d
0b
0`
0^
0\
0X
0U
0V
1(!
0e
#45000
1*
1?
1U
1V
0&!
1|
0%!
0{
0$!
0#!
0"!
0!!
1v
1u
03!
04!
1-!
1.!
1/!
10!
19!
11!
0:!
12!
0_
0r
0q
0p
1o
0h
0n
1j
0m
1;!
1K
1L
0Q
1R
1m
1n
0j
1r
0a
0k
1'!
0;!
15
04
1/
1.
1q
0c
0m
1k
0'!
1;!
1p
0f
0k
1'!
0o
#50000
0*
1$
0!
0?
1F
0C
0i
1b
0U
0V
#55000
1*
1?
1U
1V
1"!
0}
0u
1l
13!
1+!
0.!
0p
1f
0'!
1S
0K
1o
1-
0.
#60000
0*
0$
0?
0F
0b
0U
0V
#65000
1*
1?
1U
1V
0"!
0x
1w
0l
05!
16!
1.!
0f
0o
1h
0S
1M
0N
0n
1j
1o
0h
0-
01
10
1n
0j
1m
0;!
0m
1k
1'!
1;!
0k
0'!
#70000
0*
0?
0U
0V
#75000
1*
1?
1U
1V
#80000
0*
0?
0U
0V
#85000
1*
1?
1U
1V
#90000
0*
0?
0U
0V
#95000
1*
1?
1U
1V
#100000
