Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 44d8f9a464fa471aaabbbb18b72a63be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FinalSystemTest_behav xil_defaultlib.FinalSystemTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.common
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_multadd_v3_0_16.xbip_multadd_v3_0_16_viv_comp
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package xbip_multadd_v3_0_16.xbip_multadd_v3_0_16_pkg
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv_co...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture design_1_control_0_0_arch of entity xil_defaultlib.design_1_Control_0_0 [design_1_control_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Conv_inputwindow_1 [conv_inputwindow_1_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv [\xbip_dsp48_multadd_v3_0_6_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_16.multadd_dsp [\multadd_dsp(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_multadd_v3_0_16.xbip_multadd_v3_0_16_viv [\xbip_multadd_v3_0_16_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_16.xbip_multadd_v3_0_16 [\xbip_multadd_v3_0_16(c_xdevicef...]
Compiling architecture xbip_multadd_0_arch of entity xil_defaultlib.xbip_multadd_0 [xbip_multadd_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ConvolutionalKernel [convolutionalkernel_default]
Compiling architecture behavioral of entity xil_defaultlib.Conv_outputwindow_1 [conv_outputwindow_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Conv_Connection [conv_connection_default]
Compiling architecture design_1_conv_connection_0_3_arch of entity xil_defaultlib.design_1_Conv_Connection_0_3 [design_1_conv_connection_0_3_def...]
Compiling architecture behavioral of entity xil_defaultlib.Max_input_window [max_input_window_default]
Compiling architecture behavioral of entity xil_defaultlib.MaxPoolingKernel [maxpoolingkernel_default]
Compiling architecture behavioral of entity xil_defaultlib.Max_output_window [max_output_window_default]
Compiling architecture behavioral of entity xil_defaultlib.Maxpool_connection [maxpool_connection_default]
Compiling architecture design_1_maxpool_connection_0_0_arch of entity xil_defaultlib.design_1_Maxpool_connection_0_0 [design_1_maxpool_connection_0_0_...]
Compiling architecture behavioral of entity xil_defaultlib.Mean_Input_Window [mean_input_window_default]
Compiling architecture behavioral of entity xil_defaultlib.MeanPoolingKernel [meanpoolingkernel_default]
Compiling architecture behavioral of entity xil_defaultlib.Meanpool_Connection [meanpool_connection_default]
Compiling architecture design_1_meanpool_connection_0_0_arch of entity xil_defaultlib.design_1_Meanpool_Connection_0_0 [design_1_meanpool_connection_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [multiplexer_default]
Compiling architecture design_1_multiplexer_0_1_arch of entity xil_defaultlib.design_1_Multiplexer_0_1 [design_1_multiplexer_0_1_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.RAM_4M [ram_4m_default]
Compiling architecture design_1_ram_4m_0_0_arch of entity xil_defaultlib.design_1_RAM_4M_0_0 [design_1_ram_4m_0_0_default]
Compiling architecture rtl of entity xil_defaultlib.RAM_filter [ram_filter_default]
Compiling architecture design_1_ram_filter_0_0_arch of entity xil_defaultlib.design_1_RAM_filter_0_0 [design_1_ram_filter_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture structure of entity xil_defaultlib.finalsystemtest
Built simulation snapshot FinalSystemTest_behav
