

================================================================
== Vivado HLS Report for 'compute_bit_length'
================================================================
* Date:           Wed Nov 25 17:34:20 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_huffman_encoding
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.147 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_histogram  |       64|       64|         1|          1|          1|    64|    yes   |
        |- traverse_tree   |        ?|        ?|         5|          3|          3|     ?|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    234|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|      18|      9|    0|
|Multiplexer      |        -|      -|       -|    380|    -|
|Register         |        -|      -|     338|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     356|    623|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |child_depth_V_U         |compute_bit_lengtkbM  |        1|   0|   0|    0|   255|    6|     1|         1530|
    |internal_length_hist_U  |compute_bit_lengtlbW  |        0|  18|   9|    0|    64|    9|     1|          576|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        1|  18|   9|    0|   319|   15|     2|         2106|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |add_ln23_fu_411_p2              |     +    |      0|  0|  14|          10|           3|
    |add_ln26_fu_421_p2              |     +    |      0|  0|  14|          10|           4|
    |add_ln61_fu_495_p2              |     +    |      0|  0|  39|          32|           3|
    |count_V_1_fu_516_p2             |     +    |      0|  0|  15|           9|           9|
    |i_5_fu_399_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_6_fu_529_p2                   |     +    |      0|  0|  39|          32|           2|
    |i_fu_416_p2                     |     +    |      0|  0|  14|          10|           3|
    |length_V_fu_462_p2              |     +    |      0|  0|  15|           6|           1|
    |ap_condition_530                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_534                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_393_p2             |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln879_fu_489_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln883_1_fu_474_p2          |   icmp   |      0|  0|  13|           9|           2|
    |icmp_ln883_fu_468_p2            |   icmp   |      0|  0|  13|           9|           2|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |child_depth_curr_V_1_fu_523_p3  |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp1                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 234|         178|          81|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  56|         13|    1|         13|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                     |   9|          2|    1|          2|
    |ap_phi_mux_op2_assign_phi_fu_364_p4         |   9|          2|   32|         64|
    |ap_phi_mux_p_0104_0_i_i_phi_fu_306_p4       |   9|          2|    9|         18|
    |ap_phi_mux_p_0106_0_i_i_phi_fu_355_p4       |   9|          2|    6|         12|
    |ap_phi_mux_p_07_0_i_i_phi_fu_335_p4         |   9|          2|    9|         18|
    |ap_phi_mux_p_09_0_i_i_phi_fu_315_p4         |   9|          2|    9|         18|
    |ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371  |   9|          2|    2|          4|
    |child_depth_V_address0                      |  21|          4|    8|         32|
    |child_depth_V_address1                      |  15|          3|    8|         24|
    |child_depth_V_d0                            |  15|          3|    6|         18|
    |extLd_loc_blk_n                             |   9|          2|    1|          2|
    |i_0_i_i_reg_282                             |   9|          2|    7|         14|
    |internal_length_hist_address0               |  21|          4|    6|         24|
    |internal_length_hist_d0                     |  15|          3|    9|         27|
    |left_V_address0                             |  15|          3|    8|         24|
    |left_curr_V_1_reg_321                       |   9|          2|    9|         18|
    |length_histogram_V_address0                 |  15|          3|    6|         18|
    |length_histogram_V_d0                       |  15|          3|    9|         27|
    |op2_assign_reg_361                          |   9|          2|   32|         64|
    |p_0104_0_i_i_reg_303                        |   9|          2|    9|         18|
    |p_0106_0_i_i_reg_352                        |   9|          2|    6|         12|
    |p_07_0_i_i_reg_332                          |   9|          2|    9|         18|
    |p_097_0_i_i_reg_293                         |   9|          2|    6|         12|
    |p_09_0_i_i_reg_312                          |   9|          2|    9|         18|
    |parent_V_address0                           |  15|          3|    8|         24|
    |right_V_address0                            |  15|          3|    8|         24|
    |right_curr_V_1_reg_341                      |   9|          2|    9|         18|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 380|         81|  243|        587|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln23_reg_555                            |  10|   0|   10|          0|
    |add_ln26_reg_566                            |  10|   0|   10|          0|
    |add_ln61_reg_685                            |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  12|   0|   12|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371  |   2|   0|    2|          0|
    |child_depth_curr_V_1_reg_710                |   6|   0|    6|          0|
    |child_depth_curr_V_reg_637                  |   6|   0|    6|          0|
    |child_depth_next_V_reg_642                  |   6|   0|    6|          0|
    |count_V_reg_690                             |   9|   0|    9|          0|
    |i_0_i_i_reg_282                             |   7|   0|    7|          0|
    |i_6_reg_725                                 |  32|   0|   32|          0|
    |i_reg_560                                   |  10|   0|   10|          0|
    |icmp_ln879_reg_680                          |   1|   0|    1|          0|
    |icmp_ln883_1_reg_666                        |   1|   0|    1|          0|
    |icmp_ln883_reg_662                          |   1|   0|    1|          0|
    |internal_length_hist_2_reg_675              |   6|   0|    6|          0|
    |left_curr_V_1_reg_321                       |   9|   0|    9|          0|
    |left_curr_V_reg_607                         |   9|   0|    9|          0|
    |left_next_V_1_reg_715                       |   9|   0|    9|          0|
    |left_next_V_reg_612                         |   9|   0|    9|          0|
    |length_V_reg_656                            |   6|   0|    6|          0|
    |op2_assign_reg_361                          |  32|   0|   32|          0|
    |p_0104_0_i_i_reg_303                        |   9|   0|    9|          0|
    |p_0106_0_i_i_reg_352                        |   6|   0|    6|          0|
    |p_07_0_i_i_reg_332                          |   9|   0|    9|          0|
    |p_097_0_i_i_reg_293                         |   6|   0|    6|          0|
    |p_09_0_i_i_reg_312                          |   9|   0|    9|          0|
    |parent_next_V_reg_601                       |   9|   0|    9|          0|
    |reg_384                                     |   9|   0|    9|          0|
    |right_curr_V_1_reg_341                      |   9|   0|    9|          0|
    |right_curr_V_reg_617                        |   9|   0|    9|          0|
    |right_next_V_1_reg_720                      |   9|   0|    9|          0|
    |right_next_V_reg_622                        |   9|   0|    9|          0|
    |tmp_reg_652                                 |   1|   0|    1|          0|
    |tmp_reg_652_pp1_iter1_reg                   |   1|   0|    1|          0|
    |zext_ln13_reg_540                           |   9|   0|   10|          1|
    |zext_ln544_7_reg_670                        |   6|   0|   64|         58|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 338|   0|  397|         59|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_done                      | out |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | compute_bit_length | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | compute_bit_length | return value |
|parent_V_address0            | out |    8|  ap_memory |      parent_V      |     array    |
|parent_V_ce0                 | out |    1|  ap_memory |      parent_V      |     array    |
|parent_V_q0                  |  in |    9|  ap_memory |      parent_V      |     array    |
|parent_V_address1            | out |    8|  ap_memory |      parent_V      |     array    |
|parent_V_ce1                 | out |    1|  ap_memory |      parent_V      |     array    |
|parent_V_q1                  |  in |    9|  ap_memory |      parent_V      |     array    |
|left_V_address0              | out |    8|  ap_memory |       left_V       |     array    |
|left_V_ce0                   | out |    1|  ap_memory |       left_V       |     array    |
|left_V_q0                    |  in |    9|  ap_memory |       left_V       |     array    |
|left_V_address1              | out |    8|  ap_memory |       left_V       |     array    |
|left_V_ce1                   | out |    1|  ap_memory |       left_V       |     array    |
|left_V_q1                    |  in |    9|  ap_memory |       left_V       |     array    |
|right_V_address0             | out |    8|  ap_memory |       right_V      |     array    |
|right_V_ce0                  | out |    1|  ap_memory |       right_V      |     array    |
|right_V_q0                   |  in |    9|  ap_memory |       right_V      |     array    |
|right_V_address1             | out |    8|  ap_memory |       right_V      |     array    |
|right_V_ce1                  | out |    1|  ap_memory |       right_V      |     array    |
|right_V_q1                   |  in |    9|  ap_memory |       right_V      |     array    |
|extLd_loc_dout               |  in |    9|   ap_fifo  |      extLd_loc     |    pointer   |
|extLd_loc_empty_n            |  in |    1|   ap_fifo  |      extLd_loc     |    pointer   |
|extLd_loc_read               | out |    1|   ap_fifo  |      extLd_loc     |    pointer   |
|length_histogram_V_address0  | out |    6|  ap_memory | length_histogram_V |     array    |
|length_histogram_V_ce0       | out |    1|  ap_memory | length_histogram_V |     array    |
|length_histogram_V_we0       | out |    1|  ap_memory | length_histogram_V |     array    |
|length_histogram_V_d0        | out |    9|  ap_memory | length_histogram_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

