
F429ZI_FRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1f4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  0800e3a8  0800e3a8  0001e3a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea2c  0800ea2c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ea2c  0800ea2c  0001ea2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea34  0800ea34  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea34  0800ea34  0001ea34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ea38  0800ea38  0001ea38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ea3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00004a88  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  20004c68  20004c68  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001eaef  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000422e  00000000  00000000  0003ecff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ae8  00000000  00000000  00042f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001968  00000000  00000000  00044a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002815d  00000000  00000000  00046380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eee6  00000000  00000000  0006e4dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9cfc  00000000  00000000  0008d3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001770bf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000083e0  00000000  00000000  00177110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800e38c 	.word	0x0800e38c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800e38c 	.word	0x0800e38c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer 	= &xIdleTaskTCBBuffer;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000edc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer 	= &xIdleStack[0];
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	4a06      	ldr	r2, [pc, #24]	; (8000efc <vApplicationGetIdleTaskMemory+0x30>)
 8000ee2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize 	= configMINIMAL_STACK_SIZE;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2280      	movs	r2, #128	; 0x80
 8000ee8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000eea:	bf00      	nop
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	200001fc 	.word	0x200001fc
 8000efc:	2000025c 	.word	0x2000025c

08000f00 <vApplicationGetTimerTaskMemory>:

static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer 	= &xTimerTaskTCBBuffer;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	4a07      	ldr	r2, [pc, #28]	; (8000f2c <vApplicationGetTimerTaskMemory+0x2c>)
 8000f10:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer 	= &xTimerStack[0];
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	4a06      	ldr	r2, [pc, #24]	; (8000f30 <vApplicationGetTimerTaskMemory+0x30>)
 8000f16:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize 	= configTIMER_TASK_STACK_DEPTH;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f1e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f20:	bf00      	nop
 8000f22:	3714      	adds	r7, #20
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	2000045c 	.word	0x2000045c
 8000f30:	200004bc 	.word	0x200004bc

08000f34 <__io_putchar>:
	/******************************************************************
	  * @name   PUTCHAR_PROTOTYPE
	  * @brief  Retargets the C library printf function to the USART.
	  *****************************************************************/
	PUTCHAR_PROTOTYPE
	{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);				//Use USART3
 8000f3c:	1d39      	adds	r1, r7, #4
 8000f3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f42:	2201      	movs	r2, #1
 8000f44:	4803      	ldr	r0, [pc, #12]	; (8000f54 <__io_putchar+0x20>)
 8000f46:	f005 fab6 	bl	80064b6 <HAL_UART_Transmit>
		return ch;
 8000f4a:	687b      	ldr	r3, [r7, #4]
	}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000bb0 	.word	0x20000bb0

08000f58 <tim3_get_counter>:

/****************************************************************************
 * @brief This function handles TIM3 global interrupt. (Calculate Process)
 ***************************************************************************/
uint32_t tim3_get_counter(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
	return tim3_counter;
 8000f5c:	4b03      	ldr	r3, [pc, #12]	; (8000f6c <tim3_get_counter+0x14>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	20000d60 	.word	0x20000d60

08000f70 <vConfigureTimerForRunTimeStats>:

/****************************************************************************
 * @brief This function handles TIM3 global interrupt. (Calculate Process)
 ***************************************************************************/
void vConfigureTimerForRunTimeStats( void )
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	htim3.Instance 					= TIM3;
 8000f74:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <vConfigureTimerForRunTimeStats+0x4c>)
 8000f76:	4a12      	ldr	r2, [pc, #72]	; (8000fc0 <vConfigureTimerForRunTimeStats+0x50>)
 8000f78:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler 			= 45-1;			//TIM APB1 is 45 MHZ so divide by 45 get 1MHz, 1us delay
 8000f7a:	4b10      	ldr	r3, [pc, #64]	; (8000fbc <vConfigureTimerForRunTimeStats+0x4c>)
 8000f7c:	222c      	movs	r2, #44	; 0x2c
 8000f7e:	605a      	str	r2, [r3, #4]
	htim3.Init.Period 				= 100-1;		//100us timer
 8000f80:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <vConfigureTimerForRunTimeStats+0x4c>)
 8000f82:	2263      	movs	r2, #99	; 0x63
 8000f84:	60da      	str	r2, [r3, #12]

	htim3.Init.CounterMode 			= TIM_COUNTERMODE_UP;
 8000f86:	4b0d      	ldr	r3, [pc, #52]	; (8000fbc <vConfigureTimerForRunTimeStats+0x4c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
	htim3.Init.ClockDivision 		= TIM_CLOCKDIVISION_DIV1;
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	; (8000fbc <vConfigureTimerForRunTimeStats+0x4c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload 	= TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f92:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <vConfigureTimerForRunTimeStats+0x4c>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f98:	4808      	ldr	r0, [pc, #32]	; (8000fbc <vConfigureTimerForRunTimeStats+0x4c>)
 8000f9a:	f004 ff9b 	bl	8005ed4 <HAL_TIM_Base_Init>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <vConfigureTimerForRunTimeStats+0x38>
	{
		Error_Handler();
 8000fa4:	f000 fd76 	bl	8001a94 <Error_Handler>
	}

	if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000fa8:	4804      	ldr	r0, [pc, #16]	; (8000fbc <vConfigureTimerForRunTimeStats+0x4c>)
 8000faa:	f004 ffe3 	bl	8005f74 <HAL_TIM_Base_Start_IT>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <vConfigureTimerForRunTimeStats+0x48>
	{
		Error_Handler();
 8000fb4:	f000 fd6e 	bl	8001a94 <Error_Handler>
	}
}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000bf4 	.word	0x20000bf4
 8000fc0:	40000400 	.word	0x40000400

08000fc4 <TIM3_IRQHandler>:

/****************************************************************************
 * @brief This function handles TIM3 global interrupt. (Calculate Process)
 ***************************************************************************/
void TIM3_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim3);
 8000fc8:	4802      	ldr	r0, [pc, #8]	; (8000fd4 <TIM3_IRQHandler+0x10>)
 8000fca:	f005 f843 	bl	8006054 <HAL_TIM_IRQHandler>
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000bf4 	.word	0x20000bf4

08000fd8 <vApplicationMallocFailedHook>:
 * internally by FreeRTOS API functions that create tasks, queues, software
 * timers, and semaphores.  The size of the FreeRTOS heap is set by the
 * configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h.
 ***************************************************************************/
void vApplicationMallocFailedHook( void )
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	printf("Malloc Failed!!!\r\n\n");
 8000fdc:	4801      	ldr	r0, [pc, #4]	; (8000fe4 <vApplicationMallocFailedHook+0xc>)
 8000fde:	f00a ff45 	bl	800be6c <puts>
	for( ;; );
 8000fe2:	e7fe      	b.n	8000fe2 <vApplicationMallocFailedHook+0xa>
 8000fe4:	0800e3b4 	.word	0x0800e3b4

08000fe8 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
	//( void ) pcTaskName;
	//( void ) pxTask;

	printf("stack overflow @%s !!!\r\n\n", pcTaskName);
 8000ff2:	6839      	ldr	r1, [r7, #0]
 8000ff4:	4801      	ldr	r0, [pc, #4]	; (8000ffc <vApplicationStackOverflowHook+0x14>)
 8000ff6:	f00a feb3 	bl	800bd60 <iprintf>

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	for( ;; );
 8000ffa:	e7fe      	b.n	8000ffa <vApplicationStackOverflowHook+0x12>
 8000ffc:	0800e3c8 	.word	0x0800e3c8

08001000 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
	volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 8001006:	f00a f939 	bl	800b27c <xPortGetFreeHeapSize>
 800100a:	4603      	mov	r3, r0
 800100c:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 800100e:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <main>:
/************************************************************
  * @brief  The application entry point.
  * @retval int
  ***********************************************************/
int main(void)
{
 8001018:	b5b0      	push	{r4, r5, r7, lr}
 800101a:	b08a      	sub	sp, #40	; 0x28
 800101c:	af02      	add	r7, sp, #8
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101e:	f001 fabf 	bl	80025a0 <HAL_Init>

  /* Configure the system clock (HSE- PLL 180 MHz) */
  SystemClock_Config();
 8001022:	f000 fad9 	bl	80015d8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001026:	f000 fc4b 	bl	80018c0 <MX_GPIO_Init>
  MX_DMA_Init();
 800102a:	f000 fc03 	bl	8001834 <MX_DMA_Init>
  MX_CRC_Init();
 800102e:	f000 fb43 	bl	80016b8 <MX_CRC_Init>
  MX_I2C1_Init();
 8001032:	f000 fb55 	bl	80016e0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001036:	f000 fbc5 	bl	80017c4 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 800103a:	f000 fb91 	bl	8001760 <MX_SPI1_Init>

  SystemCoreClockUpdate();
 800103e:	f001 fa05 	bl	800244c <SystemCoreClockUpdate>
  printf("\r\nMCU @ %ld MHz\r\n",SystemCoreClock/1000000);
 8001042:	4b6b      	ldr	r3, [pc, #428]	; (80011f0 <main+0x1d8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a6b      	ldr	r2, [pc, #428]	; (80011f4 <main+0x1dc>)
 8001048:	fba2 2303 	umull	r2, r3, r2, r3
 800104c:	0c9b      	lsrs	r3, r3, #18
 800104e:	4619      	mov	r1, r3
 8001050:	4869      	ldr	r0, [pc, #420]	; (80011f8 <main+0x1e0>)
 8001052:	f00a fe85 	bl	800bd60 <iprintf>
  printf("HCLK=%.2f MHz\r\n", (float)HAL_RCC_GetHCLKFreq()/1000000);
 8001056:	f004 fd2f 	bl	8005ab8 <HAL_RCC_GetHCLKFreq>
 800105a:	ee07 0a90 	vmov	s15, r0
 800105e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001062:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80011fc <main+0x1e4>
 8001066:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800106a:	ee16 0a90 	vmov	r0, s13
 800106e:	f7ff fa7b 	bl	8000568 <__aeabi_f2d>
 8001072:	4602      	mov	r2, r0
 8001074:	460b      	mov	r3, r1
 8001076:	4862      	ldr	r0, [pc, #392]	; (8001200 <main+0x1e8>)
 8001078:	f00a fe72 	bl	800bd60 <iprintf>
  printf("APB1=%.2f MHz\r\n", (float)HAL_RCC_GetPCLK1Freq()/1000000);
 800107c:	f004 fd28 	bl	8005ad0 <HAL_RCC_GetPCLK1Freq>
 8001080:	ee07 0a90 	vmov	s15, r0
 8001084:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001088:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80011fc <main+0x1e4>
 800108c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001090:	ee16 0a90 	vmov	r0, s13
 8001094:	f7ff fa68 	bl	8000568 <__aeabi_f2d>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4859      	ldr	r0, [pc, #356]	; (8001204 <main+0x1ec>)
 800109e:	f00a fe5f 	bl	800bd60 <iprintf>
  printf("APB2=%.2f MHz\r\n", (float)HAL_RCC_GetPCLK2Freq()/1000000);
 80010a2:	f004 fd29 	bl	8005af8 <HAL_RCC_GetPCLK2Freq>
 80010a6:	ee07 0a90 	vmov	s15, r0
 80010aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ae:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80011fc <main+0x1e4>
 80010b2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80010b6:	ee16 0a90 	vmov	r0, s13
 80010ba:	f7ff fa55 	bl	8000568 <__aeabi_f2d>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4851      	ldr	r0, [pc, #324]	; (8001208 <main+0x1f0>)
 80010c4:	f00a fe4c 	bl	800bd60 <iprintf>
  printf("\r\nHW Initialization OK\r\n");
 80010c8:	4850      	ldr	r0, [pc, #320]	; (800120c <main+0x1f4>)
 80010ca:	f00a fecf 	bl	800be6c <puts>

  /* RTOS_TIMER */
  osTimers = xTimerCreate("timer5Sec", 					/* name */
 80010ce:	4b50      	ldr	r3, [pc, #320]	; (8001210 <main+0x1f8>)
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	2300      	movs	r3, #0
 80010d4:	2201      	movs	r2, #1
 80010d6:	f241 3188 	movw	r1, #5000	; 0x1388
 80010da:	484e      	ldr	r0, [pc, #312]	; (8001214 <main+0x1fc>)
 80010dc:	f009 fa08 	bl	800a4f0 <xTimerCreate>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a4d      	ldr	r2, [pc, #308]	; (8001218 <main+0x200>)
 80010e4:	6013      	str	r3, [r2, #0]
		  	  	  	  	  pdMS_TO_TICKS(5000), 			/* period/time */
						  pdTRUE, 						/* auto reload */
						  (void*)0, 					/* timer ID */
						  vTimerCallback5SecExpired); 	/* callback */
  if (osTimers==NULL) {
 80010e6:	4b4c      	ldr	r3, [pc, #304]	; (8001218 <main+0x200>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d103      	bne.n	80010f6 <main+0xde>
	  printf("OS Timer Fail!!!\r\n");
 80010ee:	484b      	ldr	r0, [pc, #300]	; (800121c <main+0x204>)
 80010f0:	f00a febc 	bl	800be6c <puts>
 80010f4:	e00b      	b.n	800110e <main+0xf6>
  }else{
	  xTimerStart(osTimers, 0);
 80010f6:	4b48      	ldr	r3, [pc, #288]	; (8001218 <main+0x200>)
 80010f8:	681c      	ldr	r4, [r3, #0]
 80010fa:	f008 f93b 	bl	8009374 <xTaskGetTickCount>
 80010fe:	4602      	mov	r2, r0
 8001100:	2300      	movs	r3, #0
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2300      	movs	r3, #0
 8001106:	2101      	movs	r1, #1
 8001108:	4620      	mov	r0, r4
 800110a:	f009 fa4d 	bl	800a5a8 <xTimerGenericCommand>
  }

  /* RTOS_EVENT_GROUP */
  xEventGroup = xEventGroupCreate();
 800110e:	f006 fc8a 	bl	8007a26 <xEventGroupCreate>
 8001112:	4603      	mov	r3, r0
 8001114:	4a42      	ldr	r2, [pc, #264]	; (8001220 <main+0x208>)
 8001116:	6013      	str	r3, [r2, #0]
  if( xEventGroup == NULL )
 8001118:	4b41      	ldr	r3, [pc, #260]	; (8001220 <main+0x208>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d102      	bne.n	8001126 <main+0x10e>
  {
	  printf("Event Group Fail!!!\r\n");
 8001120:	4840      	ldr	r0, [pc, #256]	; (8001224 <main+0x20c>)
 8001122:	f00a fea3 	bl	800be6c <puts>
  }

  /* RTOS_SEMAPHORES */
  osSemaphore = xSemaphoreCreateBinary();
 8001126:	2203      	movs	r2, #3
 8001128:	2100      	movs	r1, #0
 800112a:	2001      	movs	r0, #1
 800112c:	f006 ffde 	bl	80080ec <xQueueGenericCreate>
 8001130:	4603      	mov	r3, r0
 8001132:	4a3d      	ldr	r2, [pc, #244]	; (8001228 <main+0x210>)
 8001134:	6013      	str	r3, [r2, #0]
  if( osSemaphore == NULL )
 8001136:	4b3c      	ldr	r3, [pc, #240]	; (8001228 <main+0x210>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d102      	bne.n	8001144 <main+0x12c>
  {
	  printf("Semaphore creation Fail!!!\r\n");
 800113e:	483b      	ldr	r0, [pc, #236]	; (800122c <main+0x214>)
 8001140:	f00a fe94 	bl	800be6c <puts>
  }

  /* RTOS_QUEUE */
  delay_queue 	= xQueueCreate(delay_queue_len, sizeof(PrintMessage));
 8001144:	2305      	movs	r3, #5
 8001146:	2200      	movs	r2, #0
 8001148:	2118      	movs	r1, #24
 800114a:	4618      	mov	r0, r3
 800114c:	f006 ffce 	bl	80080ec <xQueueGenericCreate>
 8001150:	4603      	mov	r3, r0
 8001152:	4a37      	ldr	r2, [pc, #220]	; (8001230 <main+0x218>)
 8001154:	6013      	str	r3, [r2, #0]
  msg_queue 	= xQueueCreate(msg_queue_len, sizeof(PrintMessage));
 8001156:	2305      	movs	r3, #5
 8001158:	2200      	movs	r2, #0
 800115a:	2118      	movs	r1, #24
 800115c:	4618      	mov	r0, r3
 800115e:	f006 ffc5 	bl	80080ec <xQueueGenericCreate>
 8001162:	4603      	mov	r3, r0
 8001164:	4a33      	ldr	r2, [pc, #204]	; (8001234 <main+0x21c>)
 8001166:	6013      	str	r3, [r2, #0]
  if( ( delay_queue == NULL ) || ( msg_queue == NULL ) )
 8001168:	4b31      	ldr	r3, [pc, #196]	; (8001230 <main+0x218>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d003      	beq.n	8001178 <main+0x160>
 8001170:	4b30      	ldr	r3, [pc, #192]	; (8001234 <main+0x21c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d103      	bne.n	8001180 <main+0x168>
  {
	  printf("Queue creation Fail!!!\r\n");
 8001178:	482f      	ldr	r0, [pc, #188]	; (8001238 <main+0x220>)
 800117a:	f00a fe77 	bl	800be6c <puts>
 800117e:	e002      	b.n	8001186 <main+0x16e>
  }else{
	  printf("Queue creation OK\r\n");
 8001180:	482e      	ldr	r0, [pc, #184]	; (800123c <main+0x224>)
 8001182:	f00a fe73 	bl	800be6c <puts>
  }

  /* RTOS TASKS */
  xTaskCreate(Default_Thread, "DEFAULT_TASK", 128, NULL, osPriorityNormal, &defaultThreadHandle);
 8001186:	4b2e      	ldr	r3, [pc, #184]	; (8001240 <main+0x228>)
 8001188:	9301      	str	r3, [sp, #4]
 800118a:	2300      	movs	r3, #0
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	2300      	movs	r3, #0
 8001190:	2280      	movs	r2, #128	; 0x80
 8001192:	492c      	ldr	r1, [pc, #176]	; (8001244 <main+0x22c>)
 8001194:	482c      	ldr	r0, [pc, #176]	; (8001248 <main+0x230>)
 8001196:	f007 fdfc 	bl	8008d92 <xTaskCreate>
  xTaskCreate(LED_Thread, "LED_TASK", configMINIMAL_STACK_SIZE, NULL, osPriorityAboveNormal, &LEDThreadHandle);
 800119a:	4b2c      	ldr	r3, [pc, #176]	; (800124c <main+0x234>)
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	2301      	movs	r3, #1
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2300      	movs	r3, #0
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	492a      	ldr	r1, [pc, #168]	; (8001250 <main+0x238>)
 80011a8:	482a      	ldr	r0, [pc, #168]	; (8001254 <main+0x23c>)
 80011aa:	f007 fdf2 	bl	8008d92 <xTaskCreate>
  xTaskCreate(UART_Thread, "UART_TASK", 3*configMINIMAL_STACK_SIZE, NULL, osPriorityNormal, &UARTThreadHandle);
 80011ae:	4b2a      	ldr	r3, [pc, #168]	; (8001258 <main+0x240>)
 80011b0:	9301      	str	r3, [sp, #4]
 80011b2:	2300      	movs	r3, #0
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	2300      	movs	r3, #0
 80011b8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80011bc:	4927      	ldr	r1, [pc, #156]	; (800125c <main+0x244>)
 80011be:	4828      	ldr	r0, [pc, #160]	; (8001260 <main+0x248>)
 80011c0:	f007 fde7 	bl	8008d92 <xTaskCreate>

  /* Button Thread definition */
  osThreadDef(BUTTON_TASK, Button_Thread, osPriorityHigh, 0, 3*configMINIMAL_STACK_SIZE);
 80011c4:	4b27      	ldr	r3, [pc, #156]	; (8001264 <main+0x24c>)
 80011c6:	1d3c      	adds	r4, r7, #4
 80011c8:	461d      	mov	r5, r3
 80011ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ButtonThreadHandle = osThreadCreate (osThread(BUTTON_TASK), (void *) osSemaphore);
 80011d6:	4b14      	ldr	r3, [pc, #80]	; (8001228 <main+0x210>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	4611      	mov	r1, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f006 fbc1 	bl	8007966 <osThreadCreate>
 80011e4:	4603      	mov	r3, r0
 80011e6:	4a20      	ldr	r2, [pc, #128]	; (8001268 <main+0x250>)
 80011e8:	6013      	str	r3, [r2, #0]

  /* Start scheduler */
  osKernelStart();
 80011ea:	f006 fbb5 	bl	8007958 <osKernelStart>

  /* Infinite loop */
  while (1)
 80011ee:	e7fe      	b.n	80011ee <main+0x1d6>
 80011f0:	20000000 	.word	0x20000000
 80011f4:	431bde83 	.word	0x431bde83
 80011f8:	0800e3e4 	.word	0x0800e3e4
 80011fc:	49742400 	.word	0x49742400
 8001200:	0800e3f8 	.word	0x0800e3f8
 8001204:	0800e408 	.word	0x0800e408
 8001208:	0800e418 	.word	0x0800e418
 800120c:	0800e428 	.word	0x0800e428
 8001210:	0800126d 	.word	0x0800126d
 8001214:	0800e440 	.word	0x0800e440
 8001218:	20000d5c 	.word	0x20000d5c
 800121c:	0800e44c 	.word	0x0800e44c
 8001220:	20000d58 	.word	0x20000d58
 8001224:	0800e460 	.word	0x0800e460
 8001228:	20000d54 	.word	0x20000d54
 800122c:	0800e478 	.word	0x0800e478
 8001230:	20000d4c 	.word	0x20000d4c
 8001234:	20000d50 	.word	0x20000d50
 8001238:	0800e494 	.word	0x0800e494
 800123c:	0800e4ac 	.word	0x0800e4ac
 8001240:	20000d3c 	.word	0x20000d3c
 8001244:	0800e4c0 	.word	0x0800e4c0
 8001248:	080015c5 	.word	0x080015c5
 800124c:	20000d48 	.word	0x20000d48
 8001250:	0800e4d0 	.word	0x0800e4d0
 8001254:	08001335 	.word	0x08001335
 8001258:	20000d44 	.word	0x20000d44
 800125c:	0800e4dc 	.word	0x0800e4dc
 8001260:	080012e5 	.word	0x080012e5
 8001264:	0800e4e8 	.word	0x0800e4e8
 8001268:	20000d40 	.word	0x20000d40

0800126c <vTimerCallback5SecExpired>:
  * @brief  TIMER OS callback
  * @param
  * @retval
  ************************************************************/
void vTimerCallback5SecExpired( TimerHandle_t xTimer )
 {
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af02      	add	r7, sp, #8
 8001272:	6078      	str	r0, [r7, #4]
	static uint8_t ulCount;

	if (xTimer == osTimers){
 8001274:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <vTimerCallback5SecExpired+0x64>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	429a      	cmp	r2, r3
 800127c:	d123      	bne.n	80012c6 <vTimerCallback5SecExpired+0x5a>
		 ulCount++;
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <vTimerCallback5SecExpired+0x68>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	3301      	adds	r3, #1
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <vTimerCallback5SecExpired+0x68>)
 8001288:	701a      	strb	r2, [r3, #0]
		 printf("timer callback %d \r\n", ulCount);
 800128a:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <vTimerCallback5SecExpired+0x68>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	4619      	mov	r1, r3
 8001290:	4811      	ldr	r0, [pc, #68]	; (80012d8 <vTimerCallback5SecExpired+0x6c>)
 8001292:	f00a fd65 	bl	800bd60 <iprintf>

		 if(ulCount >= 10){
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <vTimerCallback5SecExpired+0x68>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b09      	cmp	r3, #9
 800129c:	d913      	bls.n	80012c6 <vTimerCallback5SecExpired+0x5a>
			 printf("OS TIMER STOPED \r\n");
 800129e:	480f      	ldr	r0, [pc, #60]	; (80012dc <vTimerCallback5SecExpired+0x70>)
 80012a0:	f00a fde4 	bl	800be6c <puts>
			 xTimerStop( xTimer, 0 );
 80012a4:	2300      	movs	r3, #0
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	2300      	movs	r3, #0
 80012aa:	2200      	movs	r2, #0
 80012ac:	2103      	movs	r1, #3
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f009 f97a 	bl	800a5a8 <xTimerGenericCommand>
			 ulCount = 0;
 80012b4:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <vTimerCallback5SecExpired+0x68>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	701a      	strb	r2, [r3, #0]
			 xEventGroupSetBits(xEventGroup,BIT_3);
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <vTimerCallback5SecExpired+0x74>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2108      	movs	r1, #8
 80012c0:	4618      	mov	r0, r3
 80012c2:	f006 fcd1 	bl	8007c68 <xEventGroupSetBits>
		 }
	}
 }
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000d5c 	.word	0x20000d5c
 80012d4:	20000d64 	.word	0x20000d64
 80012d8:	0800e504 	.word	0x0800e504
 80012dc:	0800e51c 	.word	0x0800e51c
 80012e0:	20000d58 	.word	0x20000d58

080012e4 <UART_Thread>:
  * @brief  LED thread
  * @param  semaphore
  * @retval None
  ************************************************************/
void UART_Thread(void *argument)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08a      	sub	sp, #40	; 0x28
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	struct PrintMessage rcv_msg;
	uint32_t TickDelay = pdMS_TO_TICKS(3000);
 80012ec:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80012f0:	627b      	str	r3, [r7, #36]	; 0x24

	for(;;)
	{
		// check message in the queue
		if (xQueueReceive(msg_queue, (void *)&rcv_msg, portMAX_DELAY) != pdTRUE) {
 80012f2:	4b0d      	ldr	r3, [pc, #52]	; (8001328 <UART_Thread+0x44>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f107 010c 	add.w	r1, r7, #12
 80012fa:	f04f 32ff 	mov.w	r2, #4294967295
 80012fe:	4618      	mov	r0, r3
 8001300:	f007 f978 	bl	80085f4 <xQueueReceive>
 8001304:	4603      	mov	r3, r0
 8001306:	2b01      	cmp	r3, #1
 8001308:	d003      	beq.n	8001312 <UART_Thread+0x2e>
			printf("UART QUEUE Error\r\n\n");
 800130a:	4808      	ldr	r0, [pc, #32]	; (800132c <UART_Thread+0x48>)
 800130c:	f00a fdae 	bl	800be6c <puts>
 8001310:	e005      	b.n	800131e <UART_Thread+0x3a>
		}else{
			printf("UART Thread RUN from %s\r\n\n",rcv_msg.body);
 8001312:	f107 030c 	add.w	r3, r7, #12
 8001316:	4619      	mov	r1, r3
 8001318:	4805      	ldr	r0, [pc, #20]	; (8001330 <UART_Thread+0x4c>)
 800131a:	f00a fd21 	bl	800bd60 <iprintf>
		}

		vTaskDelay(TickDelay);
 800131e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001320:	f007 fe7c 	bl	800901c <vTaskDelay>
		if (xQueueReceive(msg_queue, (void *)&rcv_msg, portMAX_DELAY) != pdTRUE) {
 8001324:	e7e5      	b.n	80012f2 <UART_Thread+0xe>
 8001326:	bf00      	nop
 8001328:	20000d50 	.word	0x20000d50
 800132c:	0800e530 	.word	0x0800e530
 8001330:	0800e544 	.word	0x0800e544

08001334 <LED_Thread>:
  * @brief  LED thread
  * @param  semaphore
  * @retval None
  ************************************************************/
void LED_Thread(void *argument)
{
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b08f      	sub	sp, #60	; 0x3c
 8001338:	af02      	add	r7, sp, #8
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	62fb      	str	r3, [r7, #44]	; 0x2c
  const TickType_t xTicksToWait = 100 / portTICK_PERIOD_MS;
 8001340:	2364      	movs	r3, #100	; 0x64
 8001342:	62bb      	str	r3, [r7, #40]	; 0x28
  EventBits_t uxBits;

  for(;;)
  {
    /* Turn off LED */
    HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001344:	2200      	movs	r2, #0
 8001346:	2101      	movs	r1, #1
 8001348:	4874      	ldr	r0, [pc, #464]	; (800151c <LED_Thread+0x1e8>)
 800134a:	f002 f825 	bl	8003398 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800134e:	2200      	movs	r2, #0
 8001350:	2180      	movs	r1, #128	; 0x80
 8001352:	4872      	ldr	r0, [pc, #456]	; (800151c <LED_Thread+0x1e8>)
 8001354:	f002 f820 	bl	8003398 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001358:	2200      	movs	r2, #0
 800135a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800135e:	486f      	ldr	r0, [pc, #444]	; (800151c <LED_Thread+0x1e8>)
 8001360:	f002 f81a 	bl	8003398 <HAL_GPIO_WritePin>

    /* Wait a maximum of 100ms for either bit 0,4 or bit 5 in event group.  Clear the bits before exiting. */
	uxBits = xEventGroupWaitBits(
 8001364:	4b6e      	ldr	r3, [pc, #440]	; (8001520 <LED_Thread+0x1ec>)
 8001366:	6818      	ldr	r0, [r3, #0]
 8001368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2300      	movs	r3, #0
 800136e:	2200      	movs	r2, #0
 8001370:	2103      	movs	r1, #3
 8001372:	f006 fb73 	bl	8007a5c <xEventGroupWaitBits>
 8001376:	6278      	str	r0, [r7, #36]	; 0x24
			BIT_0 | BIT_1, 		/* The bits within the event group to wait for. */
			pdFALSE,        	/* BIT_0 & BIT_1 not cleared before returning. */
			pdFALSE,       		/* Don't wait for both bits, either bit will do. */
			xTicksToWait );		/* Wait a maximum of 100ms for either bit to be set. */

	if( uxBits  == ( BIT_0 | BIT_1 ) )
 8001378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800137a:	2b03      	cmp	r3, #3
 800137c:	d13c      	bne.n	80013f8 <LED_Thread+0xc4>
	{
		/*both bits were set. */
		count = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (count <= 20)
 8001382:	e009      	b.n	8001398 <LED_Thread+0x64>
		{
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001384:	2180      	movs	r1, #128	; 0x80
 8001386:	4865      	ldr	r0, [pc, #404]	; (800151c <LED_Thread+0x1e8>)
 8001388:	f002 f81f 	bl	80033ca <HAL_GPIO_TogglePin>
			vTaskDelay(200);
 800138c:	20c8      	movs	r0, #200	; 0xc8
 800138e:	f007 fe45 	bl	800901c <vTaskDelay>
			count++;
 8001392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001394:	3301      	adds	r3, #1
 8001396:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (count <= 20)
 8001398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800139a:	2b14      	cmp	r3, #20
 800139c:	d9f2      	bls.n	8001384 <LED_Thread+0x50>
		}

		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800139e:	2200      	movs	r2, #0
 80013a0:	2180      	movs	r1, #128	; 0x80
 80013a2:	485e      	ldr	r0, [pc, #376]	; (800151c <LED_Thread+0x1e8>)
 80013a4:	f001 fff8 	bl	8003398 <HAL_GPIO_WritePin>
		uxBits = xEventGroupClearBits( xEventGroup,  BIT_0 | BIT_1 );
 80013a8:	4b5d      	ldr	r3, [pc, #372]	; (8001520 <LED_Thread+0x1ec>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2103      	movs	r1, #3
 80013ae:	4618      	mov	r0, r3
 80013b0:	f006 fc22 	bl	8007bf8 <xEventGroupClearBits>
 80013b4:	6278      	str	r0, [r7, #36]	; 0x24

		// Construct message and send
		PrintMessage msg;
		strcpy(msg.body, "LED Thread");
 80013b6:	f107 0308 	add.w	r3, r7, #8
 80013ba:	4a5a      	ldr	r2, [pc, #360]	; (8001524 <LED_Thread+0x1f0>)
 80013bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80013be:	c303      	stmia	r3!, {r0, r1}
 80013c0:	801a      	strh	r2, [r3, #0]
 80013c2:	3302      	adds	r3, #2
 80013c4:	0c12      	lsrs	r2, r2, #16
 80013c6:	701a      	strb	r2, [r3, #0]
		msg.count = 1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	61fb      	str	r3, [r7, #28]

		if (xQueueSend(msg_queue, &msg, portMAX_DELAY) == pdPASS){
 80013cc:	4b56      	ldr	r3, [pc, #344]	; (8001528 <LED_Thread+0x1f4>)
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	f107 0108 	add.w	r1, r7, #8
 80013d4:	2300      	movs	r3, #0
 80013d6:	f04f 32ff 	mov.w	r2, #4294967295
 80013da:	f006 fee5 	bl	80081a8 <xQueueGenericSend>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d102      	bne.n	80013ea <LED_Thread+0xb6>
			printf("\r\n\nsent msg queue\r\n");
 80013e4:	4851      	ldr	r0, [pc, #324]	; (800152c <LED_Thread+0x1f8>)
 80013e6:	f00a fd41 	bl	800be6c <puts>
		}

		uint32_t TickDelay = pdMS_TO_TICKS(2000);
 80013ea:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80013ee:	623b      	str	r3, [r7, #32]
		vTaskDelay(TickDelay);
 80013f0:	6a38      	ldr	r0, [r7, #32]
 80013f2:	f007 fe13 	bl	800901c <vTaskDelay>
 80013f6:	e7a5      	b.n	8001344 <LED_Thread+0x10>

	}
	else if ((( uxBits & BIT_0 ) != 0) && (( uxBits & (BIT_2|BIT_3)) == 0))
 80013f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d01c      	beq.n	800143c <LED_Thread+0x108>
 8001402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001404:	f003 030c 	and.w	r3, r3, #12
 8001408:	2b00      	cmp	r3, #0
 800140a:	d117      	bne.n	800143c <LED_Thread+0x108>
	{
		/* BIT_0 was set. */
		uxBits = xEventGroupSetBits(xEventGroup, BIT_1);
 800140c:	4b44      	ldr	r3, [pc, #272]	; (8001520 <LED_Thread+0x1ec>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2102      	movs	r1, #2
 8001412:	4618      	mov	r0, r3
 8001414:	f006 fc28 	bl	8007c68 <xEventGroupSetBits>
 8001418:	6278      	str	r0, [r7, #36]	; 0x24
		//printf("BIT0 set \r\n\n\n");

		count = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (count <= 20)
 800141e:	e009      	b.n	8001434 <LED_Thread+0x100>
		{
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001420:	2101      	movs	r1, #1
 8001422:	483e      	ldr	r0, [pc, #248]	; (800151c <LED_Thread+0x1e8>)
 8001424:	f001 ffd1 	bl	80033ca <HAL_GPIO_TogglePin>
			vTaskDelay(200);
 8001428:	20c8      	movs	r0, #200	; 0xc8
 800142a:	f007 fdf7 	bl	800901c <vTaskDelay>
			count++;
 800142e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001430:	3301      	adds	r3, #1
 8001432:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (count <= 20)
 8001434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001436:	2b14      	cmp	r3, #20
 8001438:	d9f2      	bls.n	8001420 <LED_Thread+0xec>
	else if ((( uxBits & BIT_0 ) != 0) && (( uxBits & (BIT_2|BIT_3)) == 0))
 800143a:	e06e      	b.n	800151a <LED_Thread+0x1e6>
		}
	}
	else if((( uxBits & BIT_1 ) != 0 ) && (( uxBits & (BIT_2|BIT_3)) == 0))
 800143c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d00c      	beq.n	8001460 <LED_Thread+0x12c>
 8001446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001448:	f003 030c 	and.w	r3, r3, #12
 800144c:	2b00      	cmp	r3, #0
 800144e:	d107      	bne.n	8001460 <LED_Thread+0x12c>
	{
		/* BIT_1 was set. */
		uxBits = xEventGroupSetBits(xEventGroup, BIT_0);
 8001450:	4b33      	ldr	r3, [pc, #204]	; (8001520 <LED_Thread+0x1ec>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2101      	movs	r1, #1
 8001456:	4618      	mov	r0, r3
 8001458:	f006 fc06 	bl	8007c68 <xEventGroupSetBits>
 800145c:	6278      	str	r0, [r7, #36]	; 0x24
 800145e:	e05c      	b.n	800151a <LED_Thread+0x1e6>
		//printf("BIT4 set \r\n\n\n");
	}
	else if(( uxBits & BIT_2 ) != 0 )
 8001460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001462:	f003 0304 	and.w	r3, r3, #4
 8001466:	2b00      	cmp	r3, #0
 8001468:	d01e      	beq.n	80014a8 <LED_Thread+0x174>
	{
		/* BIT_2 was set. */
		uxBits = xEventGroupClearBits(xEventGroup,  BIT_2);
 800146a:	4b2d      	ldr	r3, [pc, #180]	; (8001520 <LED_Thread+0x1ec>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2104      	movs	r1, #4
 8001470:	4618      	mov	r0, r3
 8001472:	f006 fbc1 	bl	8007bf8 <xEventGroupClearBits>
 8001476:	6278      	str	r0, [r7, #36]	; 0x24

		count = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (count <= 20)
 800147c:	e00a      	b.n	8001494 <LED_Thread+0x160>
		{
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800147e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001482:	4826      	ldr	r0, [pc, #152]	; (800151c <LED_Thread+0x1e8>)
 8001484:	f001 ffa1 	bl	80033ca <HAL_GPIO_TogglePin>
			vTaskDelay(200);
 8001488:	20c8      	movs	r0, #200	; 0xc8
 800148a:	f007 fdc7 	bl	800901c <vTaskDelay>
			count++;
 800148e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001490:	3301      	adds	r3, #1
 8001492:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (count <= 20)
 8001494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001496:	2b14      	cmp	r3, #20
 8001498:	d9f1      	bls.n	800147e <LED_Thread+0x14a>
		}

		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014a0:	481e      	ldr	r0, [pc, #120]	; (800151c <LED_Thread+0x1e8>)
 80014a2:	f001 ff79 	bl	8003398 <HAL_GPIO_WritePin>
 80014a6:	e74d      	b.n	8001344 <LED_Thread+0x10>
	}
	else if( ( uxBits & BIT_3 ) != 0 )
 80014a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d02c      	beq.n	800150c <LED_Thread+0x1d8>
	{
		/* BIT_3 was set. */
		uxBits = xEventGroupClearBits(xEventGroup,  BIT_3);
 80014b2:	4b1b      	ldr	r3, [pc, #108]	; (8001520 <LED_Thread+0x1ec>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2108      	movs	r1, #8
 80014b8:	4618      	mov	r0, r3
 80014ba:	f006 fb9d 	bl	8007bf8 <xEventGroupClearBits>
 80014be:	6278      	str	r0, [r7, #36]	; 0x24
		xTimerStart(osTimers, 0);
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <LED_Thread+0x1fc>)
 80014c2:	681c      	ldr	r4, [r3, #0]
 80014c4:	f007 ff56 	bl	8009374 <xTaskGetTickCount>
 80014c8:	4602      	mov	r2, r0
 80014ca:	2300      	movs	r3, #0
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2300      	movs	r3, #0
 80014d0:	2101      	movs	r1, #1
 80014d2:	4620      	mov	r0, r4
 80014d4:	f009 f868 	bl	800a5a8 <xTimerGenericCommand>

		count = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (count <= 20)
 80014dc:	e012      	b.n	8001504 <LED_Thread+0x1d0>
		{
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80014de:	2101      	movs	r1, #1
 80014e0:	480e      	ldr	r0, [pc, #56]	; (800151c <LED_Thread+0x1e8>)
 80014e2:	f001 ff72 	bl	80033ca <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80014e6:	2180      	movs	r1, #128	; 0x80
 80014e8:	480c      	ldr	r0, [pc, #48]	; (800151c <LED_Thread+0x1e8>)
 80014ea:	f001 ff6e 	bl	80033ca <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80014ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014f2:	480a      	ldr	r0, [pc, #40]	; (800151c <LED_Thread+0x1e8>)
 80014f4:	f001 ff69 	bl	80033ca <HAL_GPIO_TogglePin>
			vTaskDelay(200);
 80014f8:	20c8      	movs	r0, #200	; 0xc8
 80014fa:	f007 fd8f 	bl	800901c <vTaskDelay>
			count++;
 80014fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001500:	3301      	adds	r3, #1
 8001502:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (count <= 20)
 8001504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001506:	2b14      	cmp	r3, #20
 8001508:	d9e9      	bls.n	80014de <LED_Thread+0x1aa>
 800150a:	e71b      	b.n	8001344 <LED_Thread+0x10>
	}
	else
	{
		/* Timeout */
		//printf("timeout xEventGroup\r\n\n\n");
		uxBits = xEventGroupSetBits(xEventGroup,BIT_0);
 800150c:	4b04      	ldr	r3, [pc, #16]	; (8001520 <LED_Thread+0x1ec>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2101      	movs	r1, #1
 8001512:	4618      	mov	r0, r3
 8001514:	f006 fba8 	bl	8007c68 <xEventGroupSetBits>
 8001518:	6278      	str	r0, [r7, #36]	; 0x24
    HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 800151a:	e713      	b.n	8001344 <LED_Thread+0x10>
 800151c:	40020400 	.word	0x40020400
 8001520:	20000d58 	.word	0x20000d58
 8001524:	0800e560 	.word	0x0800e560
 8001528:	20000d50 	.word	0x20000d50
 800152c:	0800e56c 	.word	0x0800e56c
 8001530:	20000d5c 	.word	0x20000d5c

08001534 <Button_Thread>:
  * @brief  Button thread
  * @param  semaphore
  * @retval None
  ************************************************************/
void Button_Thread(void const *argument)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b0c4      	sub	sp, #272	; 0x110
 8001538:	af00      	add	r7, sp, #0
 800153a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800153e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001542:	6018      	str	r0, [r3, #0]
  UBaseType_t uxHighWaterMark;

  /* Inspect our own high water mark on entering the task. */
  uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8001544:	2000      	movs	r0, #0
 8001546:	f008 fc3b 	bl	8009dc0 <uxTaskGetStackHighWaterMark>
 800154a:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

  for(;;)
  {
	if (osSemaphore != NULL)
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <Button_Thread+0x7c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0fb      	beq.n	800154e <Button_Thread+0x1a>
	{
		/* Try to obtain the semaphore. */
		if( xSemaphoreTake( osSemaphore,portMAX_DELAY ) == pdTRUE ){
 8001556:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <Button_Thread+0x7c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f04f 31ff 	mov.w	r1, #4294967295
 800155e:	4618      	mov	r0, r3
 8001560:	f007 f928 	bl	80087b4 <xQueueSemaphoreTake>
 8001564:	4603      	mov	r3, r0
 8001566:	2b01      	cmp	r3, #1
 8001568:	d11d      	bne.n	80015a6 <Button_Thread+0x72>
			//printf("btn int\r\n");
			xEventGroupSetBits(xEventGroup,BIT_2);
 800156a:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <Button_Thread+0x80>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2104      	movs	r1, #4
 8001570:	4618      	mov	r0, r3
 8001572:	f006 fb79 	bl	8007c68 <xEventGroupSetBits>
			/*******************************************************************
			 * Calling the function will have used some stack space.
			 * uxTaskGetStackHighWaterMark() to return a
			 * value = 0 (overflow)
			 *******************************************************************/
			uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
 8001576:	2000      	movs	r0, #0
 8001578:	f008 fc22 	bl	8009dc0 <uxTaskGetStackHighWaterMark>
 800157c:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

			printf("Task\t\tABS Time\tTime(%%) | %ld\r\n", uxHighWaterMark);
 8001580:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 8001584:	480c      	ldr	r0, [pc, #48]	; (80015b8 <Button_Thread+0x84>)
 8001586:	f00a fbeb 	bl	800bd60 <iprintf>
			printf("=============================================\r\n");
 800158a:	480c      	ldr	r0, [pc, #48]	; (80015bc <Button_Thread+0x88>)
 800158c:	f00a fc6e 	bl	800be6c <puts>
			char stats[256];
			vTaskGetRunTimeStats(stats);
 8001590:	f107 030c 	add.w	r3, r7, #12
 8001594:	4618      	mov	r0, r3
 8001596:	f008 fe4d 	bl	800a234 <vTaskGetRunTimeStats>
			printf("%s\r\n\n\n", stats);
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	4619      	mov	r1, r3
 80015a0:	4807      	ldr	r0, [pc, #28]	; (80015c0 <Button_Thread+0x8c>)
 80015a2:	f00a fbdd 	bl	800bd60 <iprintf>
		}
		vTaskDelay(100);
 80015a6:	2064      	movs	r0, #100	; 0x64
 80015a8:	f007 fd38 	bl	800901c <vTaskDelay>
	if (osSemaphore != NULL)
 80015ac:	e7cf      	b.n	800154e <Button_Thread+0x1a>
 80015ae:	bf00      	nop
 80015b0:	20000d54 	.word	0x20000d54
 80015b4:	20000d58 	.word	0x20000d58
 80015b8:	0800e580 	.word	0x0800e580
 80015bc:	0800e5a0 	.word	0x0800e5a0
 80015c0:	0800e5d0 	.word	0x0800e5d0

080015c4 <Default_Thread>:
  * @param  argument: Not used
  * @retval None
  ***********************************************************/

void Default_Thread(void * argument)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 80015cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015d0:	f006 fa15 	bl	80079fe <osDelay>
 80015d4:	e7fa      	b.n	80015cc <Default_Thread+0x8>
	...

080015d8 <SystemClock_Config>:
/************************************************************
  * @brief System Clock Configuration
  * @retval None
  ************************************************************/
void SystemClock_Config(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b094      	sub	sp, #80	; 0x50
 80015dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015de:	f107 0320 	add.w	r3, r7, #32
 80015e2:	2230      	movs	r2, #48	; 0x30
 80015e4:	2100      	movs	r1, #0
 80015e6:	4618      	mov	r0, r3
 80015e8:	f009 ff48 	bl	800b47c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80015fc:	2300      	movs	r3, #0
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	4b2b      	ldr	r3, [pc, #172]	; (80016b0 <SystemClock_Config+0xd8>)
 8001602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001604:	4a2a      	ldr	r2, [pc, #168]	; (80016b0 <SystemClock_Config+0xd8>)
 8001606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800160a:	6413      	str	r3, [r2, #64]	; 0x40
 800160c:	4b28      	ldr	r3, [pc, #160]	; (80016b0 <SystemClock_Config+0xd8>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001618:	2300      	movs	r3, #0
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	4b25      	ldr	r3, [pc, #148]	; (80016b4 <SystemClock_Config+0xdc>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a24      	ldr	r2, [pc, #144]	; (80016b4 <SystemClock_Config+0xdc>)
 8001622:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001626:	6013      	str	r3, [r2, #0]
 8001628:	4b22      	ldr	r3, [pc, #136]	; (80016b4 <SystemClock_Config+0xdc>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators */
  RCC_OscInitStruct.OscillatorType 	= RCC_OSCILLATORTYPE_HSE;
 8001634:	2301      	movs	r3, #1
 8001636:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState 		= RCC_HSE_BYPASS;
 8001638:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState	= RCC_PLL_ON;
 800163e:	2302      	movs	r3, #2
 8001640:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource 	= RCC_PLLSOURCE_HSE;
 8001642:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001646:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM 		= 4;
 8001648:	2304      	movs	r3, #4
 800164a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN 		= 180;
 800164c:	23b4      	movs	r3, #180	; 0xb4
 800164e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP 		= RCC_PLLP_DIV2;
 8001650:	2302      	movs	r3, #2
 8001652:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ 		= 7;
 8001654:	2307      	movs	r3, #7
 8001656:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001658:	f107 0320 	add.w	r3, r7, #32
 800165c:	4618      	mov	r0, r3
 800165e:	f003 fdc7 	bl	80051f0 <HAL_RCC_OscConfig>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001668:	f000 fa14 	bl	8001a94 <Error_Handler>
  }

  /** Activate the Over-Drive mode */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800166c:	f003 fd70 	bl	8005150 <HAL_PWREx_EnableOverDrive>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001676:	f000 fa0d 	bl	8001a94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocksm */
  RCC_ClkInitStruct.ClockType 		= RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167a:	230f      	movs	r3, #15
 800167c:	60fb      	str	r3, [r7, #12]
                              	  	  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource 	= RCC_SYSCLKSOURCE_PLLCLK;
 800167e:	2302      	movs	r3, #2
 8001680:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider 	= RCC_SYSCLK_DIV1;
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider 	= RCC_HCLK_DIV4;
 8001686:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800168a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider 	= RCC_HCLK_DIV2;
 800168c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001690:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001692:	f107 030c 	add.w	r3, r7, #12
 8001696:	2105      	movs	r1, #5
 8001698:	4618      	mov	r0, r3
 800169a:	f004 f821 	bl	80056e0 <HAL_RCC_ClockConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80016a4:	f000 f9f6 	bl	8001a94 <Error_Handler>
  }
}
 80016a8:	bf00      	nop
 80016aa:	3750      	adds	r7, #80	; 0x50
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40007000 	.word	0x40007000

080016b8 <MX_CRC_Init>:
  * @brief 	CRC Initialization Function
  * @param 	None
  * @retval None
  ************************************************************/
static void MX_CRC_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  hcrc.Instance = CRC;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <MX_CRC_Init+0x20>)
 80016be:	4a07      	ldr	r2, [pc, #28]	; (80016dc <MX_CRC_Init+0x24>)
 80016c0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_CRC_Init+0x20>)
 80016c4:	f001 f890 	bl	80027e8 <HAL_CRC_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80016ce:	f000 f9e1 	bl	8001a94 <Error_Handler>
  }
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200008bc 	.word	0x200008bc
 80016dc:	40023000 	.word	0x40023000

080016e0 <MX_I2C1_Init>:
  * @brief 	I2C1 Initialization Function
  * @param 	None
  * @retval None
  ************************************************************/
static void MX_I2C1_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  hi2c1.Instance 				= I2C1;
 80016e4:	4b1b      	ldr	r3, [pc, #108]	; (8001754 <MX_I2C1_Init+0x74>)
 80016e6:	4a1c      	ldr	r2, [pc, #112]	; (8001758 <MX_I2C1_Init+0x78>)
 80016e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed 		= 100000;
 80016ea:	4b1a      	ldr	r3, [pc, #104]	; (8001754 <MX_I2C1_Init+0x74>)
 80016ec:	4a1b      	ldr	r2, [pc, #108]	; (800175c <MX_I2C1_Init+0x7c>)
 80016ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle 			= I2C_DUTYCYCLE_2;
 80016f0:	4b18      	ldr	r3, [pc, #96]	; (8001754 <MX_I2C1_Init+0x74>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 		= 0;
 80016f6:	4b17      	ldr	r3, [pc, #92]	; (8001754 <MX_I2C1_Init+0x74>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode 	= I2C_ADDRESSINGMODE_7BIT;
 80016fc:	4b15      	ldr	r3, [pc, #84]	; (8001754 <MX_I2C1_Init+0x74>)
 80016fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001702:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode 	= I2C_DUALADDRESS_DISABLE;
 8001704:	4b13      	ldr	r3, [pc, #76]	; (8001754 <MX_I2C1_Init+0x74>)
 8001706:	2200      	movs	r2, #0
 8001708:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 		= 0;
 800170a:	4b12      	ldr	r3, [pc, #72]	; (8001754 <MX_I2C1_Init+0x74>)
 800170c:	2200      	movs	r2, #0
 800170e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode 	= I2C_GENERALCALL_DISABLE;
 8001710:	4b10      	ldr	r3, [pc, #64]	; (8001754 <MX_I2C1_Init+0x74>)
 8001712:	2200      	movs	r2, #0
 8001714:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode 		= I2C_NOSTRETCH_DISABLE;
 8001716:	4b0f      	ldr	r3, [pc, #60]	; (8001754 <MX_I2C1_Init+0x74>)
 8001718:	2200      	movs	r2, #0
 800171a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800171c:	480d      	ldr	r0, [pc, #52]	; (8001754 <MX_I2C1_Init+0x74>)
 800171e:	f001 fe87 	bl	8003430 <HAL_I2C_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001728:	f000 f9b4 	bl	8001a94 <Error_Handler>
  }

  /** Configure Analogue filter*/
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800172c:	2100      	movs	r1, #0
 800172e:	4809      	ldr	r0, [pc, #36]	; (8001754 <MX_I2C1_Init+0x74>)
 8001730:	f003 fc93 	bl	800505a <HAL_I2CEx_ConfigAnalogFilter>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800173a:	f000 f9ab 	bl	8001a94 <Error_Handler>
  }

  /** Configure Digital filter*/
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800173e:	2100      	movs	r1, #0
 8001740:	4804      	ldr	r0, [pc, #16]	; (8001754 <MX_I2C1_Init+0x74>)
 8001742:	f003 fcc6 	bl	80050d2 <HAL_I2CEx_ConfigDigitalFilter>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800174c:	f000 f9a2 	bl	8001a94 <Error_Handler>
  }
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200008c4 	.word	0x200008c4
 8001758:	40005400 	.word	0x40005400
 800175c:	000186a0 	.word	0x000186a0

08001760 <MX_SPI1_Init>:
  * @brief 	SPI1 Initialization Function
  * @param 	None
  * @retval None
  ************************************************************/
static void MX_SPI1_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance 					= SPI1;
 8001764:	4b15      	ldr	r3, [pc, #84]	; (80017bc <MX_SPI1_Init+0x5c>)
 8001766:	4a16      	ldr	r2, [pc, #88]	; (80017c0 <MX_SPI1_Init+0x60>)
 8001768:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode 					= SPI_MODE_SLAVE;
 800176a:	4b14      	ldr	r3, [pc, #80]	; (80017bc <MX_SPI1_Init+0x5c>)
 800176c:	2200      	movs	r2, #0
 800176e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction 				= SPI_DIRECTION_2LINES;
 8001770:	4b12      	ldr	r3, [pc, #72]	; (80017bc <MX_SPI1_Init+0x5c>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize 				= SPI_DATASIZE_8BIT;
 8001776:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_SPI1_Init+0x5c>)
 8001778:	2200      	movs	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity 			= SPI_POLARITY_LOW;
 800177c:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <MX_SPI1_Init+0x5c>)
 800177e:	2200      	movs	r2, #0
 8001780:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase 				= SPI_PHASE_1EDGE;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <MX_SPI1_Init+0x5c>)
 8001784:	2200      	movs	r2, #0
 8001786:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS 					= SPI_NSS_SOFT;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <MX_SPI1_Init+0x5c>)
 800178a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800178e:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit 				= SPI_FIRSTBIT_MSB;
 8001790:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <MX_SPI1_Init+0x5c>)
 8001792:	2200      	movs	r2, #0
 8001794:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode 				= SPI_TIMODE_DISABLE;
 8001796:	4b09      	ldr	r3, [pc, #36]	; (80017bc <MX_SPI1_Init+0x5c>)
 8001798:	2200      	movs	r2, #0
 800179a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation 		= SPI_CRCCALCULATION_DISABLE;
 800179c:	4b07      	ldr	r3, [pc, #28]	; (80017bc <MX_SPI1_Init+0x5c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial 			= 10;
 80017a2:	4b06      	ldr	r3, [pc, #24]	; (80017bc <MX_SPI1_Init+0x5c>)
 80017a4:	220a      	movs	r2, #10
 80017a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017a8:	4804      	ldr	r0, [pc, #16]	; (80017bc <MX_SPI1_Init+0x5c>)
 80017aa:	f004 f9eb 	bl	8005b84 <HAL_SPI_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 80017b4:	f000 f96e 	bl	8001a94 <Error_Handler>
  }
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200009d8 	.word	0x200009d8
 80017c0:	40013000 	.word	0x40013000

080017c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  ************************************************************/
static void MX_USART3_UART_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  huart3.Instance 				= USART3;
 80017c8:	4b17      	ldr	r3, [pc, #92]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017ca:	4a18      	ldr	r2, [pc, #96]	; (800182c <MX_USART3_UART_Init+0x68>)
 80017cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate 			= 115200;
 80017ce:	4b16      	ldr	r3, [pc, #88]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength 		= UART_WORDLENGTH_8B;
 80017d6:	4b14      	ldr	r3, [pc, #80]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits 			= UART_STOPBITS_1;
 80017dc:	4b12      	ldr	r3, [pc, #72]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017de:	2200      	movs	r2, #0
 80017e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity 			= UART_PARITY_NONE;
 80017e2:	4b11      	ldr	r3, [pc, #68]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode 				= UART_MODE_TX_RX;
 80017e8:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017ea:	220c      	movs	r2, #12
 80017ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl 		= UART_HWCONTROL_NONE;
 80017ee:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling 		= UART_OVERSAMPLING_16;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017fa:	480b      	ldr	r0, [pc, #44]	; (8001828 <MX_USART3_UART_Init+0x64>)
 80017fc:	f004 fe0e 	bl	800641c <HAL_UART_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001806:	f000 f945 	bl	8001a94 <Error_Handler>
  }

  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 800180a:	4b07      	ldr	r3, [pc, #28]	; (8001828 <MX_USART3_UART_Init+0x64>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	68da      	ldr	r2, [r3, #12]
 8001810:	4b05      	ldr	r3, [pc, #20]	; (8001828 <MX_USART3_UART_Init+0x64>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f042 0210 	orr.w	r2, r2, #16
 8001818:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart3, (uint8_t*)uart3Rcv_buff, UART3_RX_BUFFER_SIZE);
 800181a:	22ff      	movs	r2, #255	; 0xff
 800181c:	4904      	ldr	r1, [pc, #16]	; (8001830 <MX_USART3_UART_Init+0x6c>)
 800181e:	4802      	ldr	r0, [pc, #8]	; (8001828 <MX_USART3_UART_Init+0x64>)
 8001820:	f004 fedb 	bl	80065da <HAL_UART_Receive_DMA>
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000bb0 	.word	0x20000bb0
 800182c:	40004800 	.word	0x40004800
 8001830:	20000c3c 	.word	0x20000c3c

08001834 <MX_DMA_Init>:

/************************************************************
  * Enable DMA controller clock
  ************************************************************/
static void MX_DMA_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	4b1f      	ldr	r3, [pc, #124]	; (80018bc <MX_DMA_Init+0x88>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	4a1e      	ldr	r2, [pc, #120]	; (80018bc <MX_DMA_Init+0x88>)
 8001844:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001848:	6313      	str	r3, [r2, #48]	; 0x30
 800184a:	4b1c      	ldr	r3, [pc, #112]	; (80018bc <MX_DMA_Init+0x88>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	603b      	str	r3, [r7, #0]
 800185a:	4b18      	ldr	r3, [pc, #96]	; (80018bc <MX_DMA_Init+0x88>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	4a17      	ldr	r2, [pc, #92]	; (80018bc <MX_DMA_Init+0x88>)
 8001860:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001864:	6313      	str	r3, [r2, #48]	; 0x30
 8001866:	4b15      	ldr	r3, [pc, #84]	; (80018bc <MX_DMA_Init+0x88>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	2105      	movs	r1, #5
 8001876:	200b      	movs	r0, #11
 8001878:	f000 ff8c 	bl	8002794 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800187c:	200b      	movs	r0, #11
 800187e:	f000 ffa5 	bl	80027cc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001882:	2200      	movs	r2, #0
 8001884:	2105      	movs	r1, #5
 8001886:	2011      	movs	r0, #17
 8001888:	f000 ff84 	bl	8002794 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800188c:	2011      	movs	r0, #17
 800188e:	f000 ff9d 	bl	80027cc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001892:	2200      	movs	r2, #0
 8001894:	2105      	movs	r1, #5
 8001896:	2038      	movs	r0, #56	; 0x38
 8001898:	f000 ff7c 	bl	8002794 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800189c:	2038      	movs	r0, #56	; 0x38
 800189e:	f000 ff95 	bl	80027cc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80018a2:	2200      	movs	r2, #0
 80018a4:	2105      	movs	r1, #5
 80018a6:	203b      	movs	r0, #59	; 0x3b
 80018a8:	f000 ff74 	bl	8002794 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018ac:	203b      	movs	r0, #59	; 0x3b
 80018ae:	f000 ff8d 	bl	80027cc <HAL_NVIC_EnableIRQ>

}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40023800 	.word	0x40023800

080018c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  ************************************************************/
static void MX_GPIO_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08c      	sub	sp, #48	; 0x30
 80018c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c6:	f107 031c 	add.w	r3, r7, #28
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
 80018d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	61bb      	str	r3, [r7, #24]
 80018da:	4b48      	ldr	r3, [pc, #288]	; (80019fc <MX_GPIO_Init+0x13c>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	4a47      	ldr	r2, [pc, #284]	; (80019fc <MX_GPIO_Init+0x13c>)
 80018e0:	f043 0304 	orr.w	r3, r3, #4
 80018e4:	6313      	str	r3, [r2, #48]	; 0x30
 80018e6:	4b45      	ldr	r3, [pc, #276]	; (80019fc <MX_GPIO_Init+0x13c>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	f003 0304 	and.w	r3, r3, #4
 80018ee:	61bb      	str	r3, [r7, #24]
 80018f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
 80018f6:	4b41      	ldr	r3, [pc, #260]	; (80019fc <MX_GPIO_Init+0x13c>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a40      	ldr	r2, [pc, #256]	; (80019fc <MX_GPIO_Init+0x13c>)
 80018fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4b3e      	ldr	r3, [pc, #248]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
 8001912:	4b3a      	ldr	r3, [pc, #232]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	4a39      	ldr	r2, [pc, #228]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6313      	str	r3, [r2, #48]	; 0x30
 800191e:	4b37      	ldr	r3, [pc, #220]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	613b      	str	r3, [r7, #16]
 8001928:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	4b33      	ldr	r3, [pc, #204]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	4a32      	ldr	r2, [pc, #200]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001934:	f043 0302 	orr.w	r3, r3, #2
 8001938:	6313      	str	r3, [r2, #48]	; 0x30
 800193a:	4b30      	ldr	r3, [pc, #192]	; (80019fc <MX_GPIO_Init+0x13c>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	4b2c      	ldr	r3, [pc, #176]	; (80019fc <MX_GPIO_Init+0x13c>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a2b      	ldr	r2, [pc, #172]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001950:	f043 0308 	orr.w	r3, r3, #8
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b29      	ldr	r3, [pc, #164]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0308 	and.w	r3, r3, #8
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	4b25      	ldr	r3, [pc, #148]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a24      	ldr	r2, [pc, #144]	; (80019fc <MX_GPIO_Init+0x13c>)
 800196c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b22      	ldr	r3, [pc, #136]	; (80019fc <MX_GPIO_Init+0x13c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	f244 0181 	movw	r1, #16513	; 0x4081
 8001984:	481e      	ldr	r0, [pc, #120]	; (8001a00 <MX_GPIO_Init+0x140>)
 8001986:	f001 fd07 	bl	8003398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin 	= USER_Btn_Pin;
 800198a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800198e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode 	= GPIO_MODE_IT_RISING;
 8001990:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800199a:	f107 031c 	add.w	r3, r7, #28
 800199e:	4619      	mov	r1, r3
 80019a0:	4818      	ldr	r0, [pc, #96]	; (8001a04 <MX_GPIO_Init+0x144>)
 80019a2:	f001 fb4d 	bl	8003040 <HAL_GPIO_Init>

  /* Enable and set EXTI lines 15 to 10 Interrupt */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	210f      	movs	r1, #15
 80019aa:	2028      	movs	r0, #40	; 0x28
 80019ac:	f000 fef2 	bl	8002794 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019b0:	2028      	movs	r0, #40	; 0x28
 80019b2:	f000 ff0b 	bl	80027cc <HAL_NVIC_EnableIRQ>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin 	= LD1_Pin|LD3_Pin|LD2_Pin;
 80019b6:	f244 0381 	movw	r3, #16513	; 0x4081
 80019ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 80019bc:	2301      	movs	r3, #1
 80019be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2300      	movs	r3, #0
 80019c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c8:	f107 031c 	add.w	r3, r7, #28
 80019cc:	4619      	mov	r1, r3
 80019ce:	480c      	ldr	r0, [pc, #48]	; (8001a00 <MX_GPIO_Init+0x140>)
 80019d0:	f001 fb36 	bl	8003040 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2101      	movs	r1, #1
 80019d8:	4809      	ldr	r0, [pc, #36]	; (8001a00 <MX_GPIO_Init+0x140>)
 80019da:	f001 fcdd 	bl	8003398 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	2180      	movs	r1, #128	; 0x80
 80019e2:	4807      	ldr	r0, [pc, #28]	; (8001a00 <MX_GPIO_Init+0x140>)
 80019e4:	f001 fcd8 	bl	8003398 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80019e8:	2200      	movs	r2, #0
 80019ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ee:	4804      	ldr	r0, [pc, #16]	; (8001a00 <MX_GPIO_Init+0x140>)
 80019f0:	f001 fcd2 	bl	8003398 <HAL_GPIO_WritePin>

}
 80019f4:	bf00      	nop
 80019f6:	3730      	adds	r7, #48	; 0x30
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40023800 	.word	0x40023800
 8001a00:	40020400 	.word	0x40020400
 8001a04:	40020800 	.word	0x40020800

08001a08 <HAL_GPIO_EXTI_Callback>:
  * @brief EXTI line detection callbacks
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  ***********************************************************/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == USER_Btn_Pin)
 8001a12:	88fb      	ldrh	r3, [r7, #6]
 8001a14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a18:	d114      	bne.n	8001a44 <HAL_GPIO_EXTI_Callback+0x3c>
  {
	  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]

	  /* Unblock the task by releasing the semaphore. */
	  xSemaphoreGiveFromISR( osSemaphore, &xHigherPriorityTaskWoken );
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_GPIO_EXTI_Callback+0x44>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f107 020c 	add.w	r2, r7, #12
 8001a26:	4611      	mov	r1, r2
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f006 fd56 	bl	80084da <xQueueGiveFromISR>

	  /* If xHigherPriorityTaskWoken was set to true, we should yield.  */
	  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d007      	beq.n	8001a44 <HAL_GPIO_EXTI_Callback+0x3c>
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <HAL_GPIO_EXTI_Callback+0x48>)
 8001a36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	f3bf 8f4f 	dsb	sy
 8001a40:	f3bf 8f6f 	isb	sy

  }
}
 8001a44:	bf00      	nop
 8001a46:	3710      	adds	r7, #16
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20000d54 	.word	0x20000d54
 8001a50:	e000ed04 	.word	0xe000ed04

08001a54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  ************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a09      	ldr	r2, [pc, #36]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d102      	bne.n	8001a6c <HAL_TIM_PeriodElapsedCallback+0x18>
	  HAL_IncTick();
 8001a66:	f000 fdbd 	bl	80025e4 <HAL_IncTick>
  }
  else if (htim->Instance == TIM3) {
	  tim3_counter++;
	  //printf("TIM3\r\n");
  }
}
 8001a6a:	e009      	b.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x2c>
  else if (htim->Instance == TIM3) {
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a06      	ldr	r2, [pc, #24]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d104      	bne.n	8001a80 <HAL_TIM_PeriodElapsedCallback+0x2c>
	  tim3_counter++;
 8001a76:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	4a04      	ldr	r2, [pc, #16]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001a7e:	6013      	str	r3, [r2, #0]
}
 8001a80:	bf00      	nop
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40010000 	.word	0x40010000
 8001a8c:	40000400 	.word	0x40000400
 8001a90:	20000d60 	.word	0x20000d60

08001a94 <Error_Handler>:
/************************************************************
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  ************************************************************/
void Error_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a98:	b672      	cpsid	i
}
 8001a9a:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a9c:	e7fe      	b.n	8001a9c <Error_Handler+0x8>
	...

08001aa0 <HAL_MspInit>:

/********************************************************
  * Initializes the Global MSP.
  *******************************************************/
void HAL_MspInit(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <HAL_MspInit+0x54>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	4a11      	ldr	r2, [pc, #68]	; (8001af4 <HAL_MspInit+0x54>)
 8001ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ab6:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <HAL_MspInit+0x54>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	603b      	str	r3, [r7, #0]
 8001ac6:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <HAL_MspInit+0x54>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	4a0a      	ldr	r2, [pc, #40]	; (8001af4 <HAL_MspInit+0x54>)
 8001acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad2:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <HAL_MspInit+0x54>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ada:	603b      	str	r3, [r7, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	210f      	movs	r1, #15
 8001ae2:	f06f 0001 	mvn.w	r0, #1
 8001ae6:	f000 fe55 	bl	8002794 <HAL_NVIC_SetPriority>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40023800 	.word	0x40023800

08001af8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*******************************************************/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a0b      	ldr	r2, [pc, #44]	; (8001b34 <HAL_CRC_MspInit+0x3c>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d10d      	bne.n	8001b26 <HAL_CRC_MspInit+0x2e>
  {
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <HAL_CRC_MspInit+0x40>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	4a09      	ldr	r2, [pc, #36]	; (8001b38 <HAL_CRC_MspInit+0x40>)
 8001b14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b18:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1a:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <HAL_CRC_MspInit+0x40>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
  }

}
 8001b26:	bf00      	nop
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	40023000 	.word	0x40023000
 8001b38:	40023800 	.word	0x40023800

08001b3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*************************************************************************/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a0e      	ldr	r2, [pc, #56]	; (8001b84 <HAL_TIM_Base_MspInit+0x48>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d115      	bne.n	8001b7a <HAL_TIM_Base_MspInit+0x3e>
  {
	  __HAL_RCC_TIM3_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <HAL_TIM_Base_MspInit+0x4c>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	4a0c      	ldr	r2, [pc, #48]	; (8001b88 <HAL_TIM_Base_MspInit+0x4c>)
 8001b58:	f043 0302 	orr.w	r3, r3, #2
 8001b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5e:	4b0a      	ldr	r3, [pc, #40]	; (8001b88 <HAL_TIM_Base_MspInit+0x4c>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
	  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 1);
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	201d      	movs	r0, #29
 8001b70:	f000 fe10 	bl	8002794 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b74:	201d      	movs	r0, #29
 8001b76:	f000 fe29 	bl	80027cc <HAL_NVIC_EnableIRQ>
  }

}
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40000400 	.word	0x40000400
 8001b88:	40023800 	.word	0x40023800

08001b8c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*******************************************************/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	; 0x28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a50      	ldr	r2, [pc, #320]	; (8001cec <HAL_I2C_MspInit+0x160>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	f040 8099 	bne.w	8001ce2 <HAL_I2C_MspInit+0x156>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	4b4e      	ldr	r3, [pc, #312]	; (8001cf0 <HAL_I2C_MspInit+0x164>)
 8001bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb8:	4a4d      	ldr	r2, [pc, #308]	; (8001cf0 <HAL_I2C_MspInit+0x164>)
 8001bba:	f043 0302 	orr.w	r3, r3, #2
 8001bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc0:	4b4b      	ldr	r3, [pc, #300]	; (8001cf0 <HAL_I2C_MspInit+0x164>)
 8001bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin 		= GPIO_PIN_6|GPIO_PIN_9;
 8001bcc:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_OD;
 8001bd2:	2312      	movs	r3, #18
 8001bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate 	= GPIO_AF4_I2C1;
 8001bde:	2304      	movs	r3, #4
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	4842      	ldr	r0, [pc, #264]	; (8001cf4 <HAL_I2C_MspInit+0x168>)
 8001bea:	f001 fa29 	bl	8003040 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	4b3f      	ldr	r3, [pc, #252]	; (8001cf0 <HAL_I2C_MspInit+0x164>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	4a3e      	ldr	r2, [pc, #248]	; (8001cf0 <HAL_I2C_MspInit+0x164>)
 8001bf8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bfe:	4b3c      	ldr	r3, [pc, #240]	; (8001cf0 <HAL_I2C_MspInit+0x164>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance 					= DMA1_Stream0;
 8001c0a:	4b3b      	ldr	r3, [pc, #236]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c0c:	4a3b      	ldr	r2, [pc, #236]	; (8001cfc <HAL_I2C_MspInit+0x170>)
 8001c0e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel 				= DMA_CHANNEL_1;
 8001c10:	4b39      	ldr	r3, [pc, #228]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c16:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction 			= DMA_PERIPH_TO_MEMORY;
 8001c18:	4b37      	ldr	r3, [pc, #220]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc 			= DMA_PINC_DISABLE;
 8001c1e:	4b36      	ldr	r3, [pc, #216]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc 				= DMA_MINC_ENABLE;
 8001c24:	4b34      	ldr	r3, [pc, #208]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c2a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment 	= DMA_PDATAALIGN_BYTE;
 8001c2c:	4b32      	ldr	r3, [pc, #200]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment 		= DMA_MDATAALIGN_BYTE;
 8001c32:	4b31      	ldr	r3, [pc, #196]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode 					= DMA_NORMAL;
 8001c38:	4b2f      	ldr	r3, [pc, #188]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority 				= DMA_PRIORITY_LOW;
 8001c3e:	4b2e      	ldr	r3, [pc, #184]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode 				= DMA_FIFOMODE_DISABLE;
 8001c44:	4b2c      	ldr	r3, [pc, #176]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001c4a:	482b      	ldr	r0, [pc, #172]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c4c:	f000 fde8 	bl	8002820 <HAL_DMA_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8001c56:	f7ff ff1d 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a26      	ldr	r2, [pc, #152]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c5e:	639a      	str	r2, [r3, #56]	; 0x38
 8001c60:	4a25      	ldr	r2, [pc, #148]	; (8001cf8 <HAL_I2C_MspInit+0x16c>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance 					= DMA1_Stream6;
 8001c66:	4b26      	ldr	r3, [pc, #152]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c68:	4a26      	ldr	r2, [pc, #152]	; (8001d04 <HAL_I2C_MspInit+0x178>)
 8001c6a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel 				= DMA_CHANNEL_1;
 8001c6c:	4b24      	ldr	r3, [pc, #144]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c72:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction 			= DMA_MEMORY_TO_PERIPH;
 8001c74:	4b22      	ldr	r3, [pc, #136]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c76:	2240      	movs	r2, #64	; 0x40
 8001c78:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc 			= DMA_PINC_DISABLE;
 8001c7a:	4b21      	ldr	r3, [pc, #132]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc 				= DMA_MINC_ENABLE;
 8001c80:	4b1f      	ldr	r3, [pc, #124]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c86:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment 	= DMA_PDATAALIGN_BYTE;
 8001c88:	4b1d      	ldr	r3, [pc, #116]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment 		= DMA_MDATAALIGN_BYTE;
 8001c8e:	4b1c      	ldr	r3, [pc, #112]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode 					= DMA_NORMAL;
 8001c94:	4b1a      	ldr	r3, [pc, #104]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority 				= DMA_PRIORITY_LOW;
 8001c9a:	4b19      	ldr	r3, [pc, #100]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode 				= DMA_FIFOMODE_DISABLE;
 8001ca0:	4b17      	ldr	r3, [pc, #92]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001ca6:	4816      	ldr	r0, [pc, #88]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001ca8:	f000 fdba 	bl	8002820 <HAL_DMA_Init>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8001cb2:	f7ff feef 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a11      	ldr	r2, [pc, #68]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001cba:	635a      	str	r2, [r3, #52]	; 0x34
 8001cbc:	4a10      	ldr	r2, [pc, #64]	; (8001d00 <HAL_I2C_MspInit+0x174>)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2105      	movs	r1, #5
 8001cc6:	201f      	movs	r0, #31
 8001cc8:	f000 fd64 	bl	8002794 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001ccc:	201f      	movs	r0, #31
 8001cce:	f000 fd7d 	bl	80027cc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2105      	movs	r1, #5
 8001cd6:	2020      	movs	r0, #32
 8001cd8:	f000 fd5c 	bl	8002794 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001cdc:	2020      	movs	r0, #32
 8001cde:	f000 fd75 	bl	80027cc <HAL_NVIC_EnableIRQ>
  }

}
 8001ce2:	bf00      	nop
 8001ce4:	3728      	adds	r7, #40	; 0x28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40005400 	.word	0x40005400
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40020400 	.word	0x40020400
 8001cf8:	20000918 	.word	0x20000918
 8001cfc:	40026010 	.word	0x40026010
 8001d00:	20000978 	.word	0x20000978
 8001d04:	400260a0 	.word	0x400260a0

08001d08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*******************************************************/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08a      	sub	sp, #40	; 0x28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a5b      	ldr	r2, [pc, #364]	; (8001e94 <HAL_SPI_MspInit+0x18c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	f040 80b0 	bne.w	8001e8c <HAL_SPI_MspInit+0x184>
  {
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	4b59      	ldr	r3, [pc, #356]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d34:	4a58      	ldr	r2, [pc, #352]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d3a:	6453      	str	r3, [r2, #68]	; 0x44
 8001d3c:	4b56      	ldr	r3, [pc, #344]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d44:	613b      	str	r3, [r7, #16]
 8001d46:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	4b52      	ldr	r3, [pc, #328]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d50:	4a51      	ldr	r2, [pc, #324]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d52:	f043 0301 	orr.w	r3, r3, #1
 8001d56:	6313      	str	r3, [r2, #48]	; 0x30
 8001d58:	4b4f      	ldr	r3, [pc, #316]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d64:	2300      	movs	r3, #0
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	4b4b      	ldr	r3, [pc, #300]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6c:	4a4a      	ldr	r2, [pc, #296]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d6e:	f043 0302 	orr.w	r3, r3, #2
 8001d72:	6313      	str	r3, [r2, #48]	; 0x30
 8001d74:	4b48      	ldr	r3, [pc, #288]	; (8001e98 <HAL_SPI_MspInit+0x190>)
 8001d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	60bb      	str	r3, [r7, #8]
 8001d7e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin 		= GPIO_PIN_5|GPIO_PIN_6;
 8001d80:	2360      	movs	r3, #96	; 0x60
 8001d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate 	= GPIO_AF5_SPI1;
 8001d90:	2305      	movs	r3, #5
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4840      	ldr	r0, [pc, #256]	; (8001e9c <HAL_SPI_MspInit+0x194>)
 8001d9c:	f001 f950 	bl	8003040 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin 		= GPIO_PIN_5;
 8001da0:	2320      	movs	r3, #32
 8001da2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8001da4:	2302      	movs	r3, #2
 8001da6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8001dac:	2303      	movs	r3, #3
 8001dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate 	= GPIO_AF5_SPI1;
 8001db0:	2305      	movs	r3, #5
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	4619      	mov	r1, r3
 8001dba:	4839      	ldr	r0, [pc, #228]	; (8001ea0 <HAL_SPI_MspInit+0x198>)
 8001dbc:	f001 f940 	bl	8003040 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance 					= DMA2_Stream0;
 8001dc0:	4b38      	ldr	r3, [pc, #224]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001dc2:	4a39      	ldr	r2, [pc, #228]	; (8001ea8 <HAL_SPI_MspInit+0x1a0>)
 8001dc4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel 				= DMA_CHANNEL_3;
 8001dc6:	4b37      	ldr	r3, [pc, #220]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001dc8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001dcc:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction 			= DMA_PERIPH_TO_MEMORY;
 8001dce:	4b35      	ldr	r3, [pc, #212]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc 			= DMA_PINC_DISABLE;
 8001dd4:	4b33      	ldr	r3, [pc, #204]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc 				= DMA_MINC_ENABLE;
 8001dda:	4b32      	ldr	r3, [pc, #200]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001ddc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001de0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment 	= DMA_PDATAALIGN_BYTE;
 8001de2:	4b30      	ldr	r3, [pc, #192]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment 		= DMA_MDATAALIGN_BYTE;
 8001de8:	4b2e      	ldr	r3, [pc, #184]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode 					= DMA_CIRCULAR;
 8001dee:	4b2d      	ldr	r3, [pc, #180]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001df0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001df4:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority 				= DMA_PRIORITY_LOW;
 8001df6:	4b2b      	ldr	r3, [pc, #172]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode 				= DMA_FIFOMODE_DISABLE;
 8001dfc:	4b29      	ldr	r3, [pc, #164]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001e02:	4828      	ldr	r0, [pc, #160]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001e04:	f000 fd0c 	bl	8002820 <HAL_DMA_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 8001e0e:	f7ff fe41 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a23      	ldr	r2, [pc, #140]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001e16:	64da      	str	r2, [r3, #76]	; 0x4c
 8001e18:	4a22      	ldr	r2, [pc, #136]	; (8001ea4 <HAL_SPI_MspInit+0x19c>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance 					= DMA2_Stream3;
 8001e1e:	4b23      	ldr	r3, [pc, #140]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e20:	4a23      	ldr	r2, [pc, #140]	; (8001eb0 <HAL_SPI_MspInit+0x1a8>)
 8001e22:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel 				= DMA_CHANNEL_3;
 8001e24:	4b21      	ldr	r3, [pc, #132]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e26:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001e2a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction 			= DMA_MEMORY_TO_PERIPH;
 8001e2c:	4b1f      	ldr	r3, [pc, #124]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e2e:	2240      	movs	r2, #64	; 0x40
 8001e30:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc 			= DMA_PINC_DISABLE;
 8001e32:	4b1e      	ldr	r3, [pc, #120]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc 				= DMA_MINC_ENABLE;
 8001e38:	4b1c      	ldr	r3, [pc, #112]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e3e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment 	= DMA_PDATAALIGN_BYTE;
 8001e40:	4b1a      	ldr	r3, [pc, #104]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment 		= DMA_MDATAALIGN_BYTE;
 8001e46:	4b19      	ldr	r3, [pc, #100]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode 					= DMA_CIRCULAR;
 8001e4c:	4b17      	ldr	r3, [pc, #92]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e52:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority 				= DMA_PRIORITY_LOW;
 8001e54:	4b15      	ldr	r3, [pc, #84]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode 				= DMA_FIFOMODE_DISABLE;
 8001e5a:	4b14      	ldr	r3, [pc, #80]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001e60:	4812      	ldr	r0, [pc, #72]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e62:	f000 fcdd 	bl	8002820 <HAL_DMA_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <HAL_SPI_MspInit+0x168>
    {
      Error_Handler();
 8001e6c:	f7ff fe12 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a0e      	ldr	r2, [pc, #56]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e74:	649a      	str	r2, [r3, #72]	; 0x48
 8001e76:	4a0d      	ldr	r2, [pc, #52]	; (8001eac <HAL_SPI_MspInit+0x1a4>)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2105      	movs	r1, #5
 8001e80:	2023      	movs	r0, #35	; 0x23
 8001e82:	f000 fc87 	bl	8002794 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001e86:	2023      	movs	r0, #35	; 0x23
 8001e88:	f000 fca0 	bl	80027cc <HAL_NVIC_EnableIRQ>
  }

}
 8001e8c:	bf00      	nop
 8001e8e:	3728      	adds	r7, #40	; 0x28
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40013000 	.word	0x40013000
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40020000 	.word	0x40020000
 8001ea0:	40020400 	.word	0x40020400
 8001ea4:	20000a30 	.word	0x20000a30
 8001ea8:	40026410 	.word	0x40026410
 8001eac:	20000a90 	.word	0x20000a90
 8001eb0:	40026458 	.word	0x40026458

08001eb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*******************************************************/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	; 0x28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a4c      	ldr	r2, [pc, #304]	; (8002004 <HAL_UART_MspInit+0x150>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	f040 8091 	bne.w	8001ffa <HAL_UART_MspInit+0x146>
  {
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	4b4a      	ldr	r3, [pc, #296]	; (8002008 <HAL_UART_MspInit+0x154>)
 8001ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee0:	4a49      	ldr	r2, [pc, #292]	; (8002008 <HAL_UART_MspInit+0x154>)
 8001ee2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ee6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee8:	4b47      	ldr	r3, [pc, #284]	; (8002008 <HAL_UART_MspInit+0x154>)
 8001eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	4b43      	ldr	r3, [pc, #268]	; (8002008 <HAL_UART_MspInit+0x154>)
 8001efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efc:	4a42      	ldr	r2, [pc, #264]	; (8002008 <HAL_UART_MspInit+0x154>)
 8001efe:	f043 0308 	orr.w	r3, r3, #8
 8001f02:	6313      	str	r3, [r2, #48]	; 0x30
 8001f04:	4b40      	ldr	r3, [pc, #256]	; (8002008 <HAL_UART_MspInit+0x154>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	f003 0308 	and.w	r3, r3, #8
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin 		= STLK_RX_Pin|STLK_TX_Pin;
 8001f10:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8001f16:	2302      	movs	r3, #2
 8001f18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull 		= GPIO_NOPULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate 	= GPIO_AF7_USART3;
 8001f22:	2307      	movs	r3, #7
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f26:	f107 0314 	add.w	r3, r7, #20
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4837      	ldr	r0, [pc, #220]	; (800200c <HAL_UART_MspInit+0x158>)
 8001f2e:	f001 f887 	bl	8003040 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance 		= DMA1_Stream1;
 8001f32:	4b37      	ldr	r3, [pc, #220]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f34:	4a37      	ldr	r2, [pc, #220]	; (8002014 <HAL_UART_MspInit+0x160>)
 8001f36:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel 	= DMA_CHANNEL_4;
 8001f38:	4b35      	ldr	r3, [pc, #212]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f3e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction 	= DMA_PERIPH_TO_MEMORY;
 8001f40:	4b33      	ldr	r3, [pc, #204]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc 	= DMA_PINC_DISABLE;
 8001f46:	4b32      	ldr	r3, [pc, #200]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc 		= DMA_MINC_ENABLE;
 8001f4c:	4b30      	ldr	r3, [pc, #192]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f52:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f54:	4b2e      	ldr	r3, [pc, #184]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment 	= DMA_MDATAALIGN_BYTE;
 8001f5a:	4b2d      	ldr	r3, [pc, #180]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode 		= DMA_NORMAL;
 8001f60:	4b2b      	ldr	r3, [pc, #172]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority 	= DMA_PRIORITY_LOW;
 8001f66:	4b2a      	ldr	r3, [pc, #168]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode 	= DMA_FIFOMODE_DISABLE;
 8001f6c:	4b28      	ldr	r3, [pc, #160]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001f72:	4827      	ldr	r0, [pc, #156]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f74:	f000 fc54 	bl	8002820 <HAL_DMA_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001f7e:	f7ff fd89 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a22      	ldr	r2, [pc, #136]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f86:	639a      	str	r2, [r3, #56]	; 0x38
 8001f88:	4a21      	ldr	r2, [pc, #132]	; (8002010 <HAL_UART_MspInit+0x15c>)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance 		= DMA1_Stream3;
 8001f8e:	4b22      	ldr	r3, [pc, #136]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001f90:	4a22      	ldr	r2, [pc, #136]	; (800201c <HAL_UART_MspInit+0x168>)
 8001f92:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel 	= DMA_CHANNEL_4;
 8001f94:	4b20      	ldr	r3, [pc, #128]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001f96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f9a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction 	= DMA_MEMORY_TO_PERIPH;
 8001f9c:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001f9e:	2240      	movs	r2, #64	; 0x40
 8001fa0:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc 	= DMA_PINC_DISABLE;
 8001fa2:	4b1d      	ldr	r3, [pc, #116]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc 		= DMA_MINC_ENABLE;
 8001fa8:	4b1b      	ldr	r3, [pc, #108]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001faa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fae:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fb0:	4b19      	ldr	r3, [pc, #100]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment 	= DMA_MDATAALIGN_BYTE;
 8001fb6:	4b18      	ldr	r3, [pc, #96]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode 		= DMA_NORMAL;
 8001fbc:	4b16      	ldr	r3, [pc, #88]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority 	= DMA_PRIORITY_LOW;
 8001fc2:	4b15      	ldr	r3, [pc, #84]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode 	= DMA_FIFOMODE_DISABLE;
 8001fc8:	4b13      	ldr	r3, [pc, #76]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001fce:	4812      	ldr	r0, [pc, #72]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fd0:	f000 fc26 	bl	8002820 <HAL_DMA_Init>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001fda:	f7ff fd5b 	bl	8001a94 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a0d      	ldr	r2, [pc, #52]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fe2:	635a      	str	r2, [r3, #52]	; 0x34
 8001fe4:	4a0c      	ldr	r2, [pc, #48]	; (8002018 <HAL_UART_MspInit+0x164>)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6393      	str	r3, [r2, #56]	; 0x38


	/* UART2 interrupt Init */
	HAL_NVIC_SetPriority(USART3_IRQn, 15, 0);
 8001fea:	2200      	movs	r2, #0
 8001fec:	210f      	movs	r1, #15
 8001fee:	2027      	movs	r0, #39	; 0x27
 8001ff0:	f000 fbd0 	bl	8002794 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ff4:	2027      	movs	r0, #39	; 0x27
 8001ff6:	f000 fbe9 	bl	80027cc <HAL_NVIC_EnableIRQ>
  }

}
 8001ffa:	bf00      	nop
 8001ffc:	3728      	adds	r7, #40	; 0x28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40004800 	.word	0x40004800
 8002008:	40023800 	.word	0x40023800
 800200c:	40020c00 	.word	0x40020c00
 8002010:	20000b50 	.word	0x20000b50
 8002014:	40026028 	.word	0x40026028
 8002018:	20000af0 	.word	0x20000af0
 800201c:	40026058 	.word	0x40026058

08002020 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08c      	sub	sp, #48	; 0x30
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002028:	2300      	movs	r3, #0
 800202a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002030:	2200      	movs	r2, #0
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	2019      	movs	r0, #25
 8002036:	f000 fbad 	bl	8002794 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800203a:	2019      	movs	r0, #25
 800203c:	f000 fbc6 	bl	80027cc <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002040:	2300      	movs	r3, #0
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <HAL_InitTick+0xa4>)
 8002046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002048:	4a1e      	ldr	r2, [pc, #120]	; (80020c4 <HAL_InitTick+0xa4>)
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	6453      	str	r3, [r2, #68]	; 0x44
 8002050:	4b1c      	ldr	r3, [pc, #112]	; (80020c4 <HAL_InitTick+0xa4>)
 8002052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800205c:	f107 0210 	add.w	r2, r7, #16
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4611      	mov	r1, r2
 8002066:	4618      	mov	r0, r3
 8002068:	f003 fd5a 	bl	8005b20 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800206c:	f003 fd44 	bl	8005af8 <HAL_RCC_GetPCLK2Freq>
 8002070:	4603      	mov	r3, r0
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002078:	4a13      	ldr	r2, [pc, #76]	; (80020c8 <HAL_InitTick+0xa8>)
 800207a:	fba2 2303 	umull	r2, r3, r2, r3
 800207e:	0c9b      	lsrs	r3, r3, #18
 8002080:	3b01      	subs	r3, #1
 8002082:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002084:	4b11      	ldr	r3, [pc, #68]	; (80020cc <HAL_InitTick+0xac>)
 8002086:	4a12      	ldr	r2, [pc, #72]	; (80020d0 <HAL_InitTick+0xb0>)
 8002088:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800208a:	4b10      	ldr	r3, [pc, #64]	; (80020cc <HAL_InitTick+0xac>)
 800208c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002090:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002092:	4a0e      	ldr	r2, [pc, #56]	; (80020cc <HAL_InitTick+0xac>)
 8002094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002096:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002098:	4b0c      	ldr	r3, [pc, #48]	; (80020cc <HAL_InitTick+0xac>)
 800209a:	2200      	movs	r2, #0
 800209c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800209e:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <HAL_InitTick+0xac>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80020a4:	4809      	ldr	r0, [pc, #36]	; (80020cc <HAL_InitTick+0xac>)
 80020a6:	f003 ff15 	bl	8005ed4 <HAL_TIM_Base_Init>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d104      	bne.n	80020ba <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80020b0:	4806      	ldr	r0, [pc, #24]	; (80020cc <HAL_InitTick+0xac>)
 80020b2:	f003 ff5f 	bl	8005f74 <HAL_TIM_Base_Start_IT>
 80020b6:	4603      	mov	r3, r0
 80020b8:	e000      	b.n	80020bc <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3730      	adds	r7, #48	; 0x30
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40023800 	.word	0x40023800
 80020c8:	431bde83 	.word	0x431bde83
 80020cc:	20000d68 	.word	0x20000d68
 80020d0:	40010000 	.word	0x40010000

080020d4 <NMI_Handler>:
/******************************************************************************/
/************************************************************
  * @brief This function handles Non maskable interrupt.
  ***********************************************************/
void NMI_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  while (1)
 80020d8:	e7fe      	b.n	80020d8 <NMI_Handler+0x4>

080020da <HardFault_Handler>:

/************************************************************
  * @brief This function handles Hard fault interrupt.
  ***********************************************************/
void HardFault_Handler(void)
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0
  while (1)
 80020de:	e7fe      	b.n	80020de <HardFault_Handler+0x4>

080020e0 <MemManage_Handler>:

/************************************************************
  * @brief This function handles Memory management fault.
  ***********************************************************/
void MemManage_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  while (1)
 80020e4:	e7fe      	b.n	80020e4 <MemManage_Handler+0x4>

080020e6 <BusFault_Handler>:

/************************************************************
  * @brief This function handles Pre-fetch fault, memory access fault.
  ***********************************************************/
void BusFault_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0
  while (1)
 80020ea:	e7fe      	b.n	80020ea <BusFault_Handler+0x4>

080020ec <UsageFault_Handler>:

/************************************************************
  * @brief This function handles Undefined instruction or illegal state.
  ***********************************************************/
void UsageFault_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <UsageFault_Handler+0x4>

080020f2 <DebugMon_Handler>:

/************************************************************
  * @brief This function handles Debug monitor.
  ***********************************************************/
void DebugMon_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0

}
 80020f6:	bf00      	nop
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <EXTI15_10_IRQHandler>:
  * @brief  This function handles external lines 15 to 10 interrupt request.
  * @param  None
  * @retval None
  *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002104:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002108:	f001 f97a 	bl	8003400 <HAL_GPIO_EXTI_IRQHandler>
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}

08002110 <DMA1_Stream0_IRQHandler>:

/************************************************************
  * @brief This function handles DMA1 stream0 global interrupt.
  ************************************************************/
void DMA1_Stream0_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002114:	4802      	ldr	r0, [pc, #8]	; (8002120 <DMA1_Stream0_IRQHandler+0x10>)
 8002116:	f000 fd1b 	bl	8002b50 <HAL_DMA_IRQHandler>
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000918 	.word	0x20000918

08002124 <DMA1_Stream6_IRQHandler>:

/*************************************************************
  * @brief This function handles DMA1 stream6 global interrupt.
  ************************************************************/
void DMA1_Stream6_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002128:	4802      	ldr	r0, [pc, #8]	; (8002134 <DMA1_Stream6_IRQHandler+0x10>)
 800212a:	f000 fd11 	bl	8002b50 <HAL_DMA_IRQHandler>
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000978 	.word	0x20000978

08002138 <TIM1_UP_TIM10_IRQHandler>:

/*************************************************************
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  ************************************************************/
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim1);
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800213e:	f003 ff89 	bl	8006054 <HAL_TIM_IRQHandler>
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000d68 	.word	0x20000d68

0800214c <I2C1_EV_IRQHandler>:

/**************************************************************
  * @brief This function handles I2C1 event interrupt.
  *************************************************************/
void I2C1_EV_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002150:	4802      	ldr	r0, [pc, #8]	; (800215c <I2C1_EV_IRQHandler+0x10>)
 8002152:	f001 fab1 	bl	80036b8 <HAL_I2C_EV_IRQHandler>
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	200008c4 	.word	0x200008c4

08002160 <I2C1_ER_IRQHandler>:

/**************************************************************
  * @brief This function handles I2C1 error interrupt.
  *************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002164:	4802      	ldr	r0, [pc, #8]	; (8002170 <I2C1_ER_IRQHandler+0x10>)
 8002166:	f001 fc18 	bl	800399a <HAL_I2C_ER_IRQHandler>
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	200008c4 	.word	0x200008c4

08002174 <SPI1_IRQHandler>:

/**************************************************************
  * @brief This function handles SPI1 global interrupt.
  *************************************************************/
void SPI1_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi1);
 8002178:	4802      	ldr	r0, [pc, #8]	; (8002184 <SPI1_IRQHandler+0x10>)
 800217a:	f003 fd8d 	bl	8005c98 <HAL_SPI_IRQHandler>
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	200009d8 	.word	0x200009d8

08002188 <DMA2_Stream0_IRQHandler>:

/**************************************************************
  * @brief This function handles DMA2 stream0 global interrupt.
  *************************************************************/
void DMA2_Stream0_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800218c:	4802      	ldr	r0, [pc, #8]	; (8002198 <DMA2_Stream0_IRQHandler+0x10>)
 800218e:	f000 fcdf 	bl	8002b50 <HAL_DMA_IRQHandler>
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000a30 	.word	0x20000a30

0800219c <DMA2_Stream3_IRQHandler>:

/**************************************************************
  * @brief This function handles DMA2 stream3 global interrupt.
  *************************************************************/
void DMA2_Stream3_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80021a0:	4802      	ldr	r0, [pc, #8]	; (80021ac <DMA2_Stream3_IRQHandler+0x10>)
 80021a2:	f000 fcd5 	bl	8002b50 <HAL_DMA_IRQHandler>
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000a90 	.word	0x20000a90

080021b0 <DMA1_Stream1_IRQHandler>:
  * @brief This function handles DMA1 stream1 global interrupt.
  * @param  None
  * @retval None
  **************************************************************/
void DMA1_Stream1_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80021b4:	4802      	ldr	r0, [pc, #8]	; (80021c0 <DMA1_Stream1_IRQHandler+0x10>)
 80021b6:	f000 fccb 	bl	8002b50 <HAL_DMA_IRQHandler>
}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000b50 	.word	0x20000b50

080021c4 <USART3_IRQHandler>:

/********************************************************
  * @brief This function handles USART3 interrupt.
  ******************************************************/
void USART3_IRQHandler(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08a      	sub	sp, #40	; 0x28
 80021c8:	af00      	add	r7, sp, #0
	extern xQueueHandle msg_queue;

	HAL_UART_IRQHandler(&huart3);
 80021ca:	482d      	ldr	r0, [pc, #180]	; (8002280 <USART3_IRQHandler+0xbc>)
 80021cc:	f004 fab4 	bl	8006738 <HAL_UART_IRQHandler>

	if(RESET != __HAL_UART_GET_FLAG(&huart3, UART_FLAG_IDLE))   //Judging whether it is idle interruption
 80021d0:	4b2b      	ldr	r3, [pc, #172]	; (8002280 <USART3_IRQHandler+0xbc>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0310 	and.w	r3, r3, #16
 80021da:	2b10      	cmp	r3, #16
 80021dc:	d14b      	bne.n	8002276 <USART3_IRQHandler+0xb2>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart3);                     //Clear idle interrupt sign (otherwise it will continue to enter interrupt)
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
 80021e2:	4b27      	ldr	r3, [pc, #156]	; (8002280 <USART3_IRQHandler+0xbc>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	4b25      	ldr	r3, [pc, #148]	; (8002280 <USART3_IRQHandler+0xbc>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	687b      	ldr	r3, [r7, #4]

		//Stop this DMA transmission
		HAL_UART_DMAStop(&huart3);
 80021f4:	4822      	ldr	r0, [pc, #136]	; (8002280 <USART3_IRQHandler+0xbc>)
 80021f6:	f004 fa20 	bl	800663a <HAL_UART_DMAStop>

		//Calculate the length of the received data
		uint8_t data_length  = 255 - __HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 80021fa:	4b22      	ldr	r3, [pc, #136]	; (8002284 <USART3_IRQHandler+0xc0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	43db      	mvns	r3, r3
 8002204:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		/*******************************************************************************
		* The xHigherPriorityTaskWoken parameter must be initialized to pdFALSE as
		* it will get set to pdTRUE inside the interrupt safe API function if a
		* context switch is required.
		*******************************************************************************/
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002208:	2300      	movs	r3, #0
 800220a:	623b      	str	r3, [r7, #32]

		// Construct message and send
		PrintMessage msg;
		strncpy(msg.body, (char*)uart3Rcv_buff, data_length);
 800220c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002210:	f107 0308 	add.w	r3, r7, #8
 8002214:	491c      	ldr	r1, [pc, #112]	; (8002288 <USART3_IRQHandler+0xc4>)
 8002216:	4618      	mov	r0, r3
 8002218:	f009 fe58 	bl	800becc <strncpy>
		msg.count = 1;
 800221c:	2301      	movs	r3, #1
 800221e:	61fb      	str	r3, [r7, #28]

		if (xQueueSendToFrontFromISR(msg_queue, &msg, &xHigherPriorityTaskWoken) == pdPASS)
 8002220:	4b1a      	ldr	r3, [pc, #104]	; (800228c <USART3_IRQHandler+0xc8>)
 8002222:	6818      	ldr	r0, [r3, #0]
 8002224:	f107 0220 	add.w	r2, r7, #32
 8002228:	f107 0108 	add.w	r1, r7, #8
 800222c:	2301      	movs	r3, #1
 800222e:	f006 f8b9 	bl	80083a4 <xQueueGenericSendFromISR>
 8002232:	4603      	mov	r3, r0
 8002234:	2b01      	cmp	r3, #1
 8002236:	d102      	bne.n	800223e <USART3_IRQHandler+0x7a>
		{
			printf("INT Handler queue sent\r\n\n");
 8002238:	4815      	ldr	r0, [pc, #84]	; (8002290 <USART3_IRQHandler+0xcc>)
 800223a:	f009 fe17 	bl	800be6c <puts>
		 * then calling portEND_SWITCHING_ISR() will request a context switch. If
		 * xHigherPriorityTaskWoken is still pdFALSE then calling
		 * portEND_SWITCHING_ISR() will have no effect
		 *****************************************************************************/

		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 800223e:	6a3b      	ldr	r3, [r7, #32]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d007      	beq.n	8002254 <USART3_IRQHandler+0x90>
 8002244:	4b13      	ldr	r3, [pc, #76]	; (8002294 <USART3_IRQHandler+0xd0>)
 8002246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	f3bf 8f4f 	dsb	sy
 8002250:	f3bf 8f6f 	isb	sy
		  //tinysh_char_in((unsigned char)single_char);
		}
#endif

		//Zero Receiving Buffer
		memset(uart3Rcv_buff, '\0', sizeof(uart3Rcv_buff));
 8002254:	22ff      	movs	r2, #255	; 0xff
 8002256:	2100      	movs	r1, #0
 8002258:	480b      	ldr	r0, [pc, #44]	; (8002288 <USART3_IRQHandler+0xc4>)
 800225a:	f009 f90f 	bl	800b47c <memset>
		uart3_buff_len = data_length;
 800225e:	4a0e      	ldr	r2, [pc, #56]	; (8002298 <USART3_IRQHandler+0xd4>)
 8002260:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002264:	7013      	strb	r3, [r2, #0]
		data_length = 0;
 8002266:	2300      	movs	r3, #0
 8002268:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27


		//Restart to start DMA transmission of 255 bytes of data at a time
		HAL_UART_Receive_DMA(&huart3, (uint8_t*)uart3Rcv_buff, UART3_RX_BUFFER_SIZE);
 800226c:	22ff      	movs	r2, #255	; 0xff
 800226e:	4906      	ldr	r1, [pc, #24]	; (8002288 <USART3_IRQHandler+0xc4>)
 8002270:	4803      	ldr	r0, [pc, #12]	; (8002280 <USART3_IRQHandler+0xbc>)
 8002272:	f004 f9b2 	bl	80065da <HAL_UART_Receive_DMA>
	}
}
 8002276:	bf00      	nop
 8002278:	3728      	adds	r7, #40	; 0x28
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20000bb0 	.word	0x20000bb0
 8002284:	20000b50 	.word	0x20000b50
 8002288:	20000c3c 	.word	0x20000c3c
 800228c:	20000d50 	.word	0x20000d50
 8002290:	0800e5d8 	.word	0x0800e5d8
 8002294:	e000ed04 	.word	0xe000ed04
 8002298:	20000d3b 	.word	0x20000d3b

0800229c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
	return 1;
 80022a0:	2301      	movs	r3, #1
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <_kill>:

int _kill(int pid, int sig)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022b6:	f009 f8a9 	bl	800b40c <__errno>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2216      	movs	r2, #22
 80022be:	601a      	str	r2, [r3, #0]
	return -1;
 80022c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <_exit>:

void _exit (int status)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022d4:	f04f 31ff 	mov.w	r1, #4294967295
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff ffe7 	bl	80022ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80022de:	e7fe      	b.n	80022de <_exit+0x12>

080022e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ec:	2300      	movs	r3, #0
 80022ee:	617b      	str	r3, [r7, #20]
 80022f0:	e00a      	b.n	8002308 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022f2:	f3af 8000 	nop.w
 80022f6:	4601      	mov	r1, r0
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	1c5a      	adds	r2, r3, #1
 80022fc:	60ba      	str	r2, [r7, #8]
 80022fe:	b2ca      	uxtb	r2, r1
 8002300:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	3301      	adds	r3, #1
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	429a      	cmp	r2, r3
 800230e:	dbf0      	blt.n	80022f2 <_read+0x12>
	}

return len;
 8002310:	687b      	ldr	r3, [r7, #4]
}
 8002312:	4618      	mov	r0, r3
 8002314:	3718      	adds	r7, #24
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b086      	sub	sp, #24
 800231e:	af00      	add	r7, sp, #0
 8002320:	60f8      	str	r0, [r7, #12]
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002326:	2300      	movs	r3, #0
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	e009      	b.n	8002340 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	1c5a      	adds	r2, r3, #1
 8002330:	60ba      	str	r2, [r7, #8]
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f7fe fdfd 	bl	8000f34 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	3301      	adds	r3, #1
 800233e:	617b      	str	r3, [r7, #20]
 8002340:	697a      	ldr	r2, [r7, #20]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	429a      	cmp	r2, r3
 8002346:	dbf1      	blt.n	800232c <_write+0x12>
	}
	return len;
 8002348:	687b      	ldr	r3, [r7, #4]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <_close>:

int _close(int file)
{
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
	return -1;
 800235a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
 8002372:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800237a:	605a      	str	r2, [r3, #4]
	return 0;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <_isatty>:

int _isatty(int file)
{
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
	return 1;
 8002392:	2301      	movs	r3, #1
}
 8002394:	4618      	mov	r0, r3
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
	return 0;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
	...

080023bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023c4:	4a14      	ldr	r2, [pc, #80]	; (8002418 <_sbrk+0x5c>)
 80023c6:	4b15      	ldr	r3, [pc, #84]	; (800241c <_sbrk+0x60>)
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023d0:	4b13      	ldr	r3, [pc, #76]	; (8002420 <_sbrk+0x64>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d102      	bne.n	80023de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023d8:	4b11      	ldr	r3, [pc, #68]	; (8002420 <_sbrk+0x64>)
 80023da:	4a12      	ldr	r2, [pc, #72]	; (8002424 <_sbrk+0x68>)
 80023dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023de:	4b10      	ldr	r3, [pc, #64]	; (8002420 <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d207      	bcs.n	80023fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023ec:	f009 f80e 	bl	800b40c <__errno>
 80023f0:	4603      	mov	r3, r0
 80023f2:	220c      	movs	r2, #12
 80023f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023f6:	f04f 33ff 	mov.w	r3, #4294967295
 80023fa:	e009      	b.n	8002410 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023fc:	4b08      	ldr	r3, [pc, #32]	; (8002420 <_sbrk+0x64>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002402:	4b07      	ldr	r3, [pc, #28]	; (8002420 <_sbrk+0x64>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	4a05      	ldr	r2, [pc, #20]	; (8002420 <_sbrk+0x64>)
 800240c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800240e:	68fb      	ldr	r3, [r7, #12]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20030000 	.word	0x20030000
 800241c:	00000800 	.word	0x00000800
 8002420:	20000db0 	.word	0x20000db0
 8002424:	20004c68 	.word	0x20004c68

08002428 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800242c:	4b06      	ldr	r3, [pc, #24]	; (8002448 <SystemInit+0x20>)
 800242e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002432:	4a05      	ldr	r2, [pc, #20]	; (8002448 <SystemInit+0x20>)
 8002434:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002438:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800244c:	b480      	push	{r7}
 800244e:	b087      	sub	sp, #28
 8002450:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002452:	2300      	movs	r3, #0
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]
 800245a:	2302      	movs	r3, #2
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	2300      	movs	r3, #0
 8002460:	60bb      	str	r3, [r7, #8]
 8002462:	2302      	movs	r3, #2
 8002464:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002466:	4b34      	ldr	r3, [pc, #208]	; (8002538 <SystemCoreClockUpdate+0xec>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 030c 	and.w	r3, r3, #12
 800246e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	2b08      	cmp	r3, #8
 8002474:	d011      	beq.n	800249a <SystemCoreClockUpdate+0x4e>
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	2b08      	cmp	r3, #8
 800247a:	d844      	bhi.n	8002506 <SystemCoreClockUpdate+0xba>
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <SystemCoreClockUpdate+0x3e>
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	2b04      	cmp	r3, #4
 8002486:	d004      	beq.n	8002492 <SystemCoreClockUpdate+0x46>
 8002488:	e03d      	b.n	8002506 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800248a:	4b2c      	ldr	r3, [pc, #176]	; (800253c <SystemCoreClockUpdate+0xf0>)
 800248c:	4a2c      	ldr	r2, [pc, #176]	; (8002540 <SystemCoreClockUpdate+0xf4>)
 800248e:	601a      	str	r2, [r3, #0]
      break;
 8002490:	e03d      	b.n	800250e <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002492:	4b2a      	ldr	r3, [pc, #168]	; (800253c <SystemCoreClockUpdate+0xf0>)
 8002494:	4a2b      	ldr	r2, [pc, #172]	; (8002544 <SystemCoreClockUpdate+0xf8>)
 8002496:	601a      	str	r2, [r3, #0]
      break;
 8002498:	e039      	b.n	800250e <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800249a:	4b27      	ldr	r3, [pc, #156]	; (8002538 <SystemCoreClockUpdate+0xec>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	0d9b      	lsrs	r3, r3, #22
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024a6:	4b24      	ldr	r3, [pc, #144]	; (8002538 <SystemCoreClockUpdate+0xec>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024ae:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d00c      	beq.n	80024d0 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80024b6:	4a23      	ldr	r2, [pc, #140]	; (8002544 <SystemCoreClockUpdate+0xf8>)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80024be:	4a1e      	ldr	r2, [pc, #120]	; (8002538 <SystemCoreClockUpdate+0xec>)
 80024c0:	6852      	ldr	r2, [r2, #4]
 80024c2:	0992      	lsrs	r2, r2, #6
 80024c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024c8:	fb02 f303 	mul.w	r3, r2, r3
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	e00b      	b.n	80024e8 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80024d0:	4a1b      	ldr	r2, [pc, #108]	; (8002540 <SystemCoreClockUpdate+0xf4>)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d8:	4a17      	ldr	r2, [pc, #92]	; (8002538 <SystemCoreClockUpdate+0xec>)
 80024da:	6852      	ldr	r2, [r2, #4]
 80024dc:	0992      	lsrs	r2, r2, #6
 80024de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024e2:	fb02 f303 	mul.w	r3, r2, r3
 80024e6:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80024e8:	4b13      	ldr	r3, [pc, #76]	; (8002538 <SystemCoreClockUpdate+0xec>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	0c1b      	lsrs	r3, r3, #16
 80024ee:	f003 0303 	and.w	r3, r3, #3
 80024f2:	3301      	adds	r3, #1
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002500:	4a0e      	ldr	r2, [pc, #56]	; (800253c <SystemCoreClockUpdate+0xf0>)
 8002502:	6013      	str	r3, [r2, #0]
      break;
 8002504:	e003      	b.n	800250e <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8002506:	4b0d      	ldr	r3, [pc, #52]	; (800253c <SystemCoreClockUpdate+0xf0>)
 8002508:	4a0d      	ldr	r2, [pc, #52]	; (8002540 <SystemCoreClockUpdate+0xf4>)
 800250a:	601a      	str	r2, [r3, #0]
      break;
 800250c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800250e:	4b0a      	ldr	r3, [pc, #40]	; (8002538 <SystemCoreClockUpdate+0xec>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	091b      	lsrs	r3, r3, #4
 8002514:	f003 030f 	and.w	r3, r3, #15
 8002518:	4a0b      	ldr	r2, [pc, #44]	; (8002548 <SystemCoreClockUpdate+0xfc>)
 800251a:	5cd3      	ldrb	r3, [r2, r3]
 800251c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800251e:	4b07      	ldr	r3, [pc, #28]	; (800253c <SystemCoreClockUpdate+0xf0>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	fa22 f303 	lsr.w	r3, r2, r3
 8002528:	4a04      	ldr	r2, [pc, #16]	; (800253c <SystemCoreClockUpdate+0xf0>)
 800252a:	6013      	str	r3, [r2, #0]
}
 800252c:	bf00      	nop
 800252e:	371c      	adds	r7, #28
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	40023800 	.word	0x40023800
 800253c:	20000000 	.word	0x20000000
 8002540:	00f42400 	.word	0x00f42400
 8002544:	007a1200 	.word	0x007a1200
 8002548:	0800e634 	.word	0x0800e634

0800254c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800254c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002584 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002550:	480d      	ldr	r0, [pc, #52]	; (8002588 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002552:	490e      	ldr	r1, [pc, #56]	; (800258c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002554:	4a0e      	ldr	r2, [pc, #56]	; (8002590 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002558:	e002      	b.n	8002560 <LoopCopyDataInit>

0800255a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800255a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800255c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800255e:	3304      	adds	r3, #4

08002560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002564:	d3f9      	bcc.n	800255a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002566:	4a0b      	ldr	r2, [pc, #44]	; (8002594 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002568:	4c0b      	ldr	r4, [pc, #44]	; (8002598 <LoopFillZerobss+0x26>)
  movs r3, #0
 800256a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800256c:	e001      	b.n	8002572 <LoopFillZerobss>

0800256e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800256e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002570:	3204      	adds	r2, #4

08002572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002574:	d3fb      	bcc.n	800256e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002576:	f7ff ff57 	bl	8002428 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800257a:	f008 ff4d 	bl	800b418 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800257e:	f7fe fd4b 	bl	8001018 <main>
  bx  lr    
 8002582:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002584:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800258c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002590:	0800ea3c 	.word	0x0800ea3c
  ldr r2, =_sbss
 8002594:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002598:	20004c68 	.word	0x20004c68

0800259c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800259c:	e7fe      	b.n	800259c <ADC_IRQHandler>
	...

080025a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025a4:	4b0e      	ldr	r3, [pc, #56]	; (80025e0 <HAL_Init+0x40>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a0d      	ldr	r2, [pc, #52]	; (80025e0 <HAL_Init+0x40>)
 80025aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025b0:	4b0b      	ldr	r3, [pc, #44]	; (80025e0 <HAL_Init+0x40>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a0a      	ldr	r2, [pc, #40]	; (80025e0 <HAL_Init+0x40>)
 80025b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025bc:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <HAL_Init+0x40>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a07      	ldr	r2, [pc, #28]	; (80025e0 <HAL_Init+0x40>)
 80025c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025c8:	2003      	movs	r0, #3
 80025ca:	f000 f8d8 	bl	800277e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ce:	200f      	movs	r0, #15
 80025d0:	f7ff fd26 	bl	8002020 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025d4:	f7ff fa64 	bl	8001aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40023c00 	.word	0x40023c00

080025e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e8:	4b06      	ldr	r3, [pc, #24]	; (8002604 <HAL_IncTick+0x20>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4b06      	ldr	r3, [pc, #24]	; (8002608 <HAL_IncTick+0x24>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4413      	add	r3, r2
 80025f4:	4a04      	ldr	r2, [pc, #16]	; (8002608 <HAL_IncTick+0x24>)
 80025f6:	6013      	str	r3, [r2, #0]
}
 80025f8:	bf00      	nop
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000008 	.word	0x20000008
 8002608:	20000db4 	.word	0x20000db4

0800260c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  return uwTick;
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <HAL_GetTick+0x14>)
 8002612:	681b      	ldr	r3, [r3, #0]
}
 8002614:	4618      	mov	r0, r3
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	20000db4 	.word	0x20000db4

08002624 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002634:	4b0c      	ldr	r3, [pc, #48]	; (8002668 <__NVIC_SetPriorityGrouping+0x44>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002640:	4013      	ands	r3, r2
 8002642:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800264c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002650:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002656:	4a04      	ldr	r2, [pc, #16]	; (8002668 <__NVIC_SetPriorityGrouping+0x44>)
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	60d3      	str	r3, [r2, #12]
}
 800265c:	bf00      	nop
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002670:	4b04      	ldr	r3, [pc, #16]	; (8002684 <__NVIC_GetPriorityGrouping+0x18>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	0a1b      	lsrs	r3, r3, #8
 8002676:	f003 0307 	and.w	r3, r3, #7
}
 800267a:	4618      	mov	r0, r3
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	2b00      	cmp	r3, #0
 8002698:	db0b      	blt.n	80026b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	f003 021f 	and.w	r2, r3, #31
 80026a0:	4907      	ldr	r1, [pc, #28]	; (80026c0 <__NVIC_EnableIRQ+0x38>)
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	095b      	lsrs	r3, r3, #5
 80026a8:	2001      	movs	r0, #1
 80026aa:	fa00 f202 	lsl.w	r2, r0, r2
 80026ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000e100 	.word	0xe000e100

080026c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	6039      	str	r1, [r7, #0]
 80026ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	db0a      	blt.n	80026ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	b2da      	uxtb	r2, r3
 80026dc:	490c      	ldr	r1, [pc, #48]	; (8002710 <__NVIC_SetPriority+0x4c>)
 80026de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e2:	0112      	lsls	r2, r2, #4
 80026e4:	b2d2      	uxtb	r2, r2
 80026e6:	440b      	add	r3, r1
 80026e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026ec:	e00a      	b.n	8002704 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	4908      	ldr	r1, [pc, #32]	; (8002714 <__NVIC_SetPriority+0x50>)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	3b04      	subs	r3, #4
 80026fc:	0112      	lsls	r2, r2, #4
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	440b      	add	r3, r1
 8002702:	761a      	strb	r2, [r3, #24]
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	e000e100 	.word	0xe000e100
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002718:	b480      	push	{r7}
 800271a:	b089      	sub	sp, #36	; 0x24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f1c3 0307 	rsb	r3, r3, #7
 8002732:	2b04      	cmp	r3, #4
 8002734:	bf28      	it	cs
 8002736:	2304      	movcs	r3, #4
 8002738:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3304      	adds	r3, #4
 800273e:	2b06      	cmp	r3, #6
 8002740:	d902      	bls.n	8002748 <NVIC_EncodePriority+0x30>
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3b03      	subs	r3, #3
 8002746:	e000      	b.n	800274a <NVIC_EncodePriority+0x32>
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800274c:	f04f 32ff 	mov.w	r2, #4294967295
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	43da      	mvns	r2, r3
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	401a      	ands	r2, r3
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002760:	f04f 31ff 	mov.w	r1, #4294967295
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	fa01 f303 	lsl.w	r3, r1, r3
 800276a:	43d9      	mvns	r1, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002770:	4313      	orrs	r3, r2
         );
}
 8002772:	4618      	mov	r0, r3
 8002774:	3724      	adds	r7, #36	; 0x24
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff ff4c 	bl	8002624 <__NVIC_SetPriorityGrouping>
}
 800278c:	bf00      	nop
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027a6:	f7ff ff61 	bl	800266c <__NVIC_GetPriorityGrouping>
 80027aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	68b9      	ldr	r1, [r7, #8]
 80027b0:	6978      	ldr	r0, [r7, #20]
 80027b2:	f7ff ffb1 	bl	8002718 <NVIC_EncodePriority>
 80027b6:	4602      	mov	r2, r0
 80027b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027bc:	4611      	mov	r1, r2
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff ff80 	bl	80026c4 <__NVIC_SetPriority>
}
 80027c4:	bf00      	nop
 80027c6:	3718      	adds	r7, #24
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff ff54 	bl	8002688 <__NVIC_EnableIRQ>
}
 80027e0:	bf00      	nop
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e00e      	b.n	8002818 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	795b      	ldrb	r3, [r3, #5]
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b00      	cmp	r3, #0
 8002802:	d105      	bne.n	8002810 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff f974 	bl	8001af8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800282c:	f7ff feee 	bl	800260c <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e099      	b.n	8002970 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0201 	bic.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800285c:	e00f      	b.n	800287e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800285e:	f7ff fed5 	bl	800260c <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b05      	cmp	r3, #5
 800286a:	d908      	bls.n	800287e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2220      	movs	r2, #32
 8002870:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2203      	movs	r2, #3
 8002876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e078      	b.n	8002970 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1e8      	bne.n	800285e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	4b38      	ldr	r3, [pc, #224]	; (8002978 <HAL_DMA_Init+0x158>)
 8002898:	4013      	ands	r3, r2
 800289a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d107      	bne.n	80028e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e0:	4313      	orrs	r3, r2
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	697a      	ldr	r2, [r7, #20]
 80028ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	f023 0307 	bic.w	r3, r3, #7
 80028fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	4313      	orrs	r3, r2
 8002908:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290e:	2b04      	cmp	r3, #4
 8002910:	d117      	bne.n	8002942 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4313      	orrs	r3, r2
 800291a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00e      	beq.n	8002942 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 fb0f 	bl	8002f48 <DMA_CheckFifoParam>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d008      	beq.n	8002942 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2240      	movs	r2, #64	; 0x40
 8002934:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800293e:	2301      	movs	r3, #1
 8002940:	e016      	b.n	8002970 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 fac6 	bl	8002edc <DMA_CalcBaseAndBitshift>
 8002950:	4603      	mov	r3, r0
 8002952:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002958:	223f      	movs	r2, #63	; 0x3f
 800295a:	409a      	lsls	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	f010803f 	.word	0xf010803f

0800297c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800298a:	2300      	movs	r3, #0
 800298c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002992:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800299a:	2b01      	cmp	r3, #1
 800299c:	d101      	bne.n	80029a2 <HAL_DMA_Start_IT+0x26>
 800299e:	2302      	movs	r3, #2
 80029a0:	e040      	b.n	8002a24 <HAL_DMA_Start_IT+0xa8>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2201      	movs	r2, #1
 80029a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d12f      	bne.n	8002a16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2202      	movs	r2, #2
 80029ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	68b9      	ldr	r1, [r7, #8]
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 fa58 	bl	8002e80 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d4:	223f      	movs	r2, #63	; 0x3f
 80029d6:	409a      	lsls	r2, r3
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f042 0216 	orr.w	r2, r2, #22
 80029ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d007      	beq.n	8002a04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f042 0208 	orr.w	r2, r2, #8
 8002a02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0201 	orr.w	r2, r2, #1
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	e005      	b.n	8002a22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3718      	adds	r7, #24
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a38:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a3a:	f7ff fde7 	bl	800260c <HAL_GetTick>
 8002a3e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d008      	beq.n	8002a5e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2280      	movs	r2, #128	; 0x80
 8002a50:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e052      	b.n	8002b04 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f022 0216 	bic.w	r2, r2, #22
 8002a6c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	695a      	ldr	r2, [r3, #20]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a7c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d103      	bne.n	8002a8e <HAL_DMA_Abort+0x62>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d007      	beq.n	8002a9e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0208 	bic.w	r2, r2, #8
 8002a9c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0201 	bic.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aae:	e013      	b.n	8002ad8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ab0:	f7ff fdac 	bl	800260c <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b05      	cmp	r3, #5
 8002abc:	d90c      	bls.n	8002ad8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2203      	movs	r2, #3
 8002ac8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e015      	b.n	8002b04 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1e4      	bne.n	8002ab0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aea:	223f      	movs	r2, #63	; 0x3f
 8002aec:	409a      	lsls	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d004      	beq.n	8002b2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2280      	movs	r2, #128	; 0x80
 8002b24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e00c      	b.n	8002b44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2205      	movs	r2, #5
 8002b2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 0201 	bic.w	r2, r2, #1
 8002b40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b5c:	4b8e      	ldr	r3, [pc, #568]	; (8002d98 <HAL_DMA_IRQHandler+0x248>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a8e      	ldr	r2, [pc, #568]	; (8002d9c <HAL_DMA_IRQHandler+0x24c>)
 8002b62:	fba2 2303 	umull	r2, r3, r2, r3
 8002b66:	0a9b      	lsrs	r3, r3, #10
 8002b68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b7a:	2208      	movs	r2, #8
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d01a      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d013      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0204 	bic.w	r2, r2, #4
 8002ba2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba8:	2208      	movs	r2, #8
 8002baa:	409a      	lsls	r2, r3
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb4:	f043 0201 	orr.w	r2, r3, #1
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d012      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00b      	beq.n	8002bf2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bde:	2201      	movs	r2, #1
 8002be0:	409a      	lsls	r2, r3
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bea:	f043 0202 	orr.w	r2, r3, #2
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf6:	2204      	movs	r2, #4
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d012      	beq.n	8002c28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00b      	beq.n	8002c28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c14:	2204      	movs	r2, #4
 8002c16:	409a      	lsls	r2, r3
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c20:	f043 0204 	orr.w	r2, r3, #4
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c2c:	2210      	movs	r2, #16
 8002c2e:	409a      	lsls	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d043      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d03c      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c4a:	2210      	movs	r2, #16
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d018      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d108      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d024      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4798      	blx	r3
 8002c7e:	e01f      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d01b      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	4798      	blx	r3
 8002c90:	e016      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d107      	bne.n	8002cb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0208 	bic.w	r2, r2, #8
 8002cae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 808f 	beq.w	8002df0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 8087 	beq.w	8002df0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	409a      	lsls	r2, r3
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b05      	cmp	r3, #5
 8002cf8:	d136      	bne.n	8002d68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0216 	bic.w	r2, r2, #22
 8002d08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	695a      	ldr	r2, [r3, #20]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d103      	bne.n	8002d2a <HAL_DMA_IRQHandler+0x1da>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d007      	beq.n	8002d3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0208 	bic.w	r2, r2, #8
 8002d38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3e:	223f      	movs	r2, #63	; 0x3f
 8002d40:	409a      	lsls	r2, r3
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d07e      	beq.n	8002e5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	4798      	blx	r3
        }
        return;
 8002d66:	e079      	b.n	8002e5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d01d      	beq.n	8002db2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10d      	bne.n	8002da0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d031      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	4798      	blx	r3
 8002d94:	e02c      	b.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
 8002d96:	bf00      	nop
 8002d98:	20000000 	.word	0x20000000
 8002d9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d023      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	4798      	blx	r3
 8002db0:	e01e      	b.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10f      	bne.n	8002de0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0210 	bic.w	r2, r2, #16
 8002dce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d032      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d022      	beq.n	8002e4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2205      	movs	r2, #5
 8002e08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0201 	bic.w	r2, r2, #1
 8002e1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d307      	bcc.n	8002e38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1f2      	bne.n	8002e1c <HAL_DMA_IRQHandler+0x2cc>
 8002e36:	e000      	b.n	8002e3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d005      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	4798      	blx	r3
 8002e5a:	e000      	b.n	8002e5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e5c:	bf00      	nop
    }
  }
}
 8002e5e:	3718      	adds	r7, #24
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e72:	b2db      	uxtb	r3, r3
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
 8002e8c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e9c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	2b40      	cmp	r3, #64	; 0x40
 8002eac:	d108      	bne.n	8002ec0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ebe:	e007      	b.n	8002ed0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68ba      	ldr	r2, [r7, #8]
 8002ec6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	60da      	str	r2, [r3, #12]
}
 8002ed0:	bf00      	nop
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	3b10      	subs	r3, #16
 8002eec:	4a14      	ldr	r2, [pc, #80]	; (8002f40 <DMA_CalcBaseAndBitshift+0x64>)
 8002eee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef2:	091b      	lsrs	r3, r3, #4
 8002ef4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ef6:	4a13      	ldr	r2, [pc, #76]	; (8002f44 <DMA_CalcBaseAndBitshift+0x68>)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4413      	add	r3, r2
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	461a      	mov	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2b03      	cmp	r3, #3
 8002f08:	d909      	bls.n	8002f1e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f12:	f023 0303 	bic.w	r3, r3, #3
 8002f16:	1d1a      	adds	r2, r3, #4
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	659a      	str	r2, [r3, #88]	; 0x58
 8002f1c:	e007      	b.n	8002f2e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f26:	f023 0303 	bic.w	r3, r3, #3
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3714      	adds	r7, #20
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	aaaaaaab 	.word	0xaaaaaaab
 8002f44:	0800e64c 	.word	0x0800e64c

08002f48 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f50:	2300      	movs	r3, #0
 8002f52:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f58:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d11f      	bne.n	8002fa2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b03      	cmp	r3, #3
 8002f66:	d856      	bhi.n	8003016 <DMA_CheckFifoParam+0xce>
 8002f68:	a201      	add	r2, pc, #4	; (adr r2, 8002f70 <DMA_CheckFifoParam+0x28>)
 8002f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f6e:	bf00      	nop
 8002f70:	08002f81 	.word	0x08002f81
 8002f74:	08002f93 	.word	0x08002f93
 8002f78:	08002f81 	.word	0x08002f81
 8002f7c:	08003017 	.word	0x08003017
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d046      	beq.n	800301a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f90:	e043      	b.n	800301a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f96:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f9a:	d140      	bne.n	800301e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fa0:	e03d      	b.n	800301e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002faa:	d121      	bne.n	8002ff0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	d837      	bhi.n	8003022 <DMA_CheckFifoParam+0xda>
 8002fb2:	a201      	add	r2, pc, #4	; (adr r2, 8002fb8 <DMA_CheckFifoParam+0x70>)
 8002fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb8:	08002fc9 	.word	0x08002fc9
 8002fbc:	08002fcf 	.word	0x08002fcf
 8002fc0:	08002fc9 	.word	0x08002fc9
 8002fc4:	08002fe1 	.word	0x08002fe1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	73fb      	strb	r3, [r7, #15]
      break;
 8002fcc:	e030      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d025      	beq.n	8003026 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fde:	e022      	b.n	8003026 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fe8:	d11f      	bne.n	800302a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002fee:	e01c      	b.n	800302a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d903      	bls.n	8002ffe <DMA_CheckFifoParam+0xb6>
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2b03      	cmp	r3, #3
 8002ffa:	d003      	beq.n	8003004 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ffc:	e018      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	73fb      	strb	r3, [r7, #15]
      break;
 8003002:	e015      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003008:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00e      	beq.n	800302e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
      break;
 8003014:	e00b      	b.n	800302e <DMA_CheckFifoParam+0xe6>
      break;
 8003016:	bf00      	nop
 8003018:	e00a      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
      break;
 800301a:	bf00      	nop
 800301c:	e008      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
      break;
 800301e:	bf00      	nop
 8003020:	e006      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
      break;
 8003022:	bf00      	nop
 8003024:	e004      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
      break;
 8003026:	bf00      	nop
 8003028:	e002      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
      break;   
 800302a:	bf00      	nop
 800302c:	e000      	b.n	8003030 <DMA_CheckFifoParam+0xe8>
      break;
 800302e:	bf00      	nop
    }
  } 
  
  return status; 
 8003030:	7bfb      	ldrb	r3, [r7, #15]
}
 8003032:	4618      	mov	r0, r3
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop

08003040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003040:	b480      	push	{r7}
 8003042:	b089      	sub	sp, #36	; 0x24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800304a:	2300      	movs	r3, #0
 800304c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800304e:	2300      	movs	r3, #0
 8003050:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003052:	2300      	movs	r3, #0
 8003054:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003056:	2300      	movs	r3, #0
 8003058:	61fb      	str	r3, [r7, #28]
 800305a:	e177      	b.n	800334c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800305c:	2201      	movs	r2, #1
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4013      	ands	r3, r2
 800306e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003070:	693a      	ldr	r2, [r7, #16]
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	429a      	cmp	r2, r3
 8003076:	f040 8166 	bne.w	8003346 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f003 0303 	and.w	r3, r3, #3
 8003082:	2b01      	cmp	r3, #1
 8003084:	d005      	beq.n	8003092 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800308e:	2b02      	cmp	r3, #2
 8003090:	d130      	bne.n	80030f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	2203      	movs	r2, #3
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43db      	mvns	r3, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4013      	ands	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	fa02 f303 	lsl.w	r3, r2, r3
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030c8:	2201      	movs	r2, #1
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	43db      	mvns	r3, r3
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	091b      	lsrs	r3, r3, #4
 80030de:	f003 0201 	and.w	r2, r3, #1
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 0303 	and.w	r3, r3, #3
 80030fc:	2b03      	cmp	r3, #3
 80030fe:	d017      	beq.n	8003130 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	2203      	movs	r2, #3
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	4013      	ands	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f003 0303 	and.w	r3, r3, #3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d123      	bne.n	8003184 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	08da      	lsrs	r2, r3, #3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3208      	adds	r2, #8
 8003144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	220f      	movs	r2, #15
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	43db      	mvns	r3, r3
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	4013      	ands	r3, r2
 800315e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	691a      	ldr	r2, [r3, #16]
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	4313      	orrs	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	08da      	lsrs	r2, r3, #3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	3208      	adds	r2, #8
 800317e:	69b9      	ldr	r1, [r7, #24]
 8003180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	2203      	movs	r2, #3
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 0203 	and.w	r2, r3, #3
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 80c0 	beq.w	8003346 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	4b66      	ldr	r3, [pc, #408]	; (8003364 <HAL_GPIO_Init+0x324>)
 80031cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ce:	4a65      	ldr	r2, [pc, #404]	; (8003364 <HAL_GPIO_Init+0x324>)
 80031d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031d4:	6453      	str	r3, [r2, #68]	; 0x44
 80031d6:	4b63      	ldr	r3, [pc, #396]	; (8003364 <HAL_GPIO_Init+0x324>)
 80031d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031e2:	4a61      	ldr	r2, [pc, #388]	; (8003368 <HAL_GPIO_Init+0x328>)
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	089b      	lsrs	r3, r3, #2
 80031e8:	3302      	adds	r3, #2
 80031ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	220f      	movs	r2, #15
 80031fa:	fa02 f303 	lsl.w	r3, r2, r3
 80031fe:	43db      	mvns	r3, r3
 8003200:	69ba      	ldr	r2, [r7, #24]
 8003202:	4013      	ands	r3, r2
 8003204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a58      	ldr	r2, [pc, #352]	; (800336c <HAL_GPIO_Init+0x32c>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d037      	beq.n	800327e <HAL_GPIO_Init+0x23e>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a57      	ldr	r2, [pc, #348]	; (8003370 <HAL_GPIO_Init+0x330>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d031      	beq.n	800327a <HAL_GPIO_Init+0x23a>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a56      	ldr	r2, [pc, #344]	; (8003374 <HAL_GPIO_Init+0x334>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d02b      	beq.n	8003276 <HAL_GPIO_Init+0x236>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a55      	ldr	r2, [pc, #340]	; (8003378 <HAL_GPIO_Init+0x338>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d025      	beq.n	8003272 <HAL_GPIO_Init+0x232>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a54      	ldr	r2, [pc, #336]	; (800337c <HAL_GPIO_Init+0x33c>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d01f      	beq.n	800326e <HAL_GPIO_Init+0x22e>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a53      	ldr	r2, [pc, #332]	; (8003380 <HAL_GPIO_Init+0x340>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d019      	beq.n	800326a <HAL_GPIO_Init+0x22a>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a52      	ldr	r2, [pc, #328]	; (8003384 <HAL_GPIO_Init+0x344>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d013      	beq.n	8003266 <HAL_GPIO_Init+0x226>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a51      	ldr	r2, [pc, #324]	; (8003388 <HAL_GPIO_Init+0x348>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00d      	beq.n	8003262 <HAL_GPIO_Init+0x222>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a50      	ldr	r2, [pc, #320]	; (800338c <HAL_GPIO_Init+0x34c>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d007      	beq.n	800325e <HAL_GPIO_Init+0x21e>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a4f      	ldr	r2, [pc, #316]	; (8003390 <HAL_GPIO_Init+0x350>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d101      	bne.n	800325a <HAL_GPIO_Init+0x21a>
 8003256:	2309      	movs	r3, #9
 8003258:	e012      	b.n	8003280 <HAL_GPIO_Init+0x240>
 800325a:	230a      	movs	r3, #10
 800325c:	e010      	b.n	8003280 <HAL_GPIO_Init+0x240>
 800325e:	2308      	movs	r3, #8
 8003260:	e00e      	b.n	8003280 <HAL_GPIO_Init+0x240>
 8003262:	2307      	movs	r3, #7
 8003264:	e00c      	b.n	8003280 <HAL_GPIO_Init+0x240>
 8003266:	2306      	movs	r3, #6
 8003268:	e00a      	b.n	8003280 <HAL_GPIO_Init+0x240>
 800326a:	2305      	movs	r3, #5
 800326c:	e008      	b.n	8003280 <HAL_GPIO_Init+0x240>
 800326e:	2304      	movs	r3, #4
 8003270:	e006      	b.n	8003280 <HAL_GPIO_Init+0x240>
 8003272:	2303      	movs	r3, #3
 8003274:	e004      	b.n	8003280 <HAL_GPIO_Init+0x240>
 8003276:	2302      	movs	r3, #2
 8003278:	e002      	b.n	8003280 <HAL_GPIO_Init+0x240>
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <HAL_GPIO_Init+0x240>
 800327e:	2300      	movs	r3, #0
 8003280:	69fa      	ldr	r2, [r7, #28]
 8003282:	f002 0203 	and.w	r2, r2, #3
 8003286:	0092      	lsls	r2, r2, #2
 8003288:	4093      	lsls	r3, r2
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	4313      	orrs	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003290:	4935      	ldr	r1, [pc, #212]	; (8003368 <HAL_GPIO_Init+0x328>)
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	089b      	lsrs	r3, r3, #2
 8003296:	3302      	adds	r3, #2
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800329e:	4b3d      	ldr	r3, [pc, #244]	; (8003394 <HAL_GPIO_Init+0x354>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	43db      	mvns	r3, r3
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	4013      	ands	r3, r2
 80032ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d003      	beq.n	80032c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	4313      	orrs	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032c2:	4a34      	ldr	r2, [pc, #208]	; (8003394 <HAL_GPIO_Init+0x354>)
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80032c8:	4b32      	ldr	r3, [pc, #200]	; (8003394 <HAL_GPIO_Init+0x354>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	43db      	mvns	r3, r3
 80032d2:	69ba      	ldr	r2, [r7, #24]
 80032d4:	4013      	ands	r3, r2
 80032d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032ec:	4a29      	ldr	r2, [pc, #164]	; (8003394 <HAL_GPIO_Init+0x354>)
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032f2:	4b28      	ldr	r3, [pc, #160]	; (8003394 <HAL_GPIO_Init+0x354>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	43db      	mvns	r3, r3
 80032fc:	69ba      	ldr	r2, [r7, #24]
 80032fe:	4013      	ands	r3, r2
 8003300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d003      	beq.n	8003316 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003316:	4a1f      	ldr	r2, [pc, #124]	; (8003394 <HAL_GPIO_Init+0x354>)
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800331c:	4b1d      	ldr	r3, [pc, #116]	; (8003394 <HAL_GPIO_Init+0x354>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	43db      	mvns	r3, r3
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	4013      	ands	r3, r2
 800332a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d003      	beq.n	8003340 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	4313      	orrs	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003340:	4a14      	ldr	r2, [pc, #80]	; (8003394 <HAL_GPIO_Init+0x354>)
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	3301      	adds	r3, #1
 800334a:	61fb      	str	r3, [r7, #28]
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	2b0f      	cmp	r3, #15
 8003350:	f67f ae84 	bls.w	800305c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	3724      	adds	r7, #36	; 0x24
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40023800 	.word	0x40023800
 8003368:	40013800 	.word	0x40013800
 800336c:	40020000 	.word	0x40020000
 8003370:	40020400 	.word	0x40020400
 8003374:	40020800 	.word	0x40020800
 8003378:	40020c00 	.word	0x40020c00
 800337c:	40021000 	.word	0x40021000
 8003380:	40021400 	.word	0x40021400
 8003384:	40021800 	.word	0x40021800
 8003388:	40021c00 	.word	0x40021c00
 800338c:	40022000 	.word	0x40022000
 8003390:	40022400 	.word	0x40022400
 8003394:	40013c00 	.word	0x40013c00

08003398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	460b      	mov	r3, r1
 80033a2:	807b      	strh	r3, [r7, #2]
 80033a4:	4613      	mov	r3, r2
 80033a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033a8:	787b      	ldrb	r3, [r7, #1]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033ae:	887a      	ldrh	r2, [r7, #2]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033b4:	e003      	b.n	80033be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033b6:	887b      	ldrh	r3, [r7, #2]
 80033b8:	041a      	lsls	r2, r3, #16
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	619a      	str	r2, [r3, #24]
}
 80033be:	bf00      	nop
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr

080033ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033ca:	b480      	push	{r7}
 80033cc:	b085      	sub	sp, #20
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
 80033d2:	460b      	mov	r3, r1
 80033d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033dc:	887a      	ldrh	r2, [r7, #2]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	4013      	ands	r3, r2
 80033e2:	041a      	lsls	r2, r3, #16
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	43d9      	mvns	r1, r3
 80033e8:	887b      	ldrh	r3, [r7, #2]
 80033ea:	400b      	ands	r3, r1
 80033ec:	431a      	orrs	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	619a      	str	r2, [r3, #24]
}
 80033f2:	bf00      	nop
 80033f4:	3714      	adds	r7, #20
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
	...

08003400 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800340a:	4b08      	ldr	r3, [pc, #32]	; (800342c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800340c:	695a      	ldr	r2, [r3, #20]
 800340e:	88fb      	ldrh	r3, [r7, #6]
 8003410:	4013      	ands	r3, r2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d006      	beq.n	8003424 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003416:	4a05      	ldr	r2, [pc, #20]	; (800342c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003418:	88fb      	ldrh	r3, [r7, #6]
 800341a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800341c:	88fb      	ldrh	r3, [r7, #6]
 800341e:	4618      	mov	r0, r3
 8003420:	f7fe faf2 	bl	8001a08 <HAL_GPIO_EXTI_Callback>
  }
}
 8003424:	bf00      	nop
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40013c00 	.word	0x40013c00

08003430 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e12b      	b.n	800369a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d106      	bne.n	800345c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f7fe fb98 	bl	8001b8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2224      	movs	r2, #36	; 0x24
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f022 0201 	bic.w	r2, r2, #1
 8003472:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003482:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003492:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003494:	f002 fb1c 	bl	8005ad0 <HAL_RCC_GetPCLK1Freq>
 8003498:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	4a81      	ldr	r2, [pc, #516]	; (80036a4 <HAL_I2C_Init+0x274>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d807      	bhi.n	80034b4 <HAL_I2C_Init+0x84>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	4a80      	ldr	r2, [pc, #512]	; (80036a8 <HAL_I2C_Init+0x278>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	bf94      	ite	ls
 80034ac:	2301      	movls	r3, #1
 80034ae:	2300      	movhi	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	e006      	b.n	80034c2 <HAL_I2C_Init+0x92>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	4a7d      	ldr	r2, [pc, #500]	; (80036ac <HAL_I2C_Init+0x27c>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	bf94      	ite	ls
 80034bc:	2301      	movls	r3, #1
 80034be:	2300      	movhi	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e0e7      	b.n	800369a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	4a78      	ldr	r2, [pc, #480]	; (80036b0 <HAL_I2C_Init+0x280>)
 80034ce:	fba2 2303 	umull	r2, r3, r2, r3
 80034d2:	0c9b      	lsrs	r3, r3, #18
 80034d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68ba      	ldr	r2, [r7, #8]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6a1b      	ldr	r3, [r3, #32]
 80034f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	4a6a      	ldr	r2, [pc, #424]	; (80036a4 <HAL_I2C_Init+0x274>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d802      	bhi.n	8003504 <HAL_I2C_Init+0xd4>
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	3301      	adds	r3, #1
 8003502:	e009      	b.n	8003518 <HAL_I2C_Init+0xe8>
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800350a:	fb02 f303 	mul.w	r3, r2, r3
 800350e:	4a69      	ldr	r2, [pc, #420]	; (80036b4 <HAL_I2C_Init+0x284>)
 8003510:	fba2 2303 	umull	r2, r3, r2, r3
 8003514:	099b      	lsrs	r3, r3, #6
 8003516:	3301      	adds	r3, #1
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	430b      	orrs	r3, r1
 800351e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800352a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	495c      	ldr	r1, [pc, #368]	; (80036a4 <HAL_I2C_Init+0x274>)
 8003534:	428b      	cmp	r3, r1
 8003536:	d819      	bhi.n	800356c <HAL_I2C_Init+0x13c>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	1e59      	subs	r1, r3, #1
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	fbb1 f3f3 	udiv	r3, r1, r3
 8003546:	1c59      	adds	r1, r3, #1
 8003548:	f640 73fc 	movw	r3, #4092	; 0xffc
 800354c:	400b      	ands	r3, r1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00a      	beq.n	8003568 <HAL_I2C_Init+0x138>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	1e59      	subs	r1, r3, #1
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003560:	3301      	adds	r3, #1
 8003562:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003566:	e051      	b.n	800360c <HAL_I2C_Init+0x1dc>
 8003568:	2304      	movs	r3, #4
 800356a:	e04f      	b.n	800360c <HAL_I2C_Init+0x1dc>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d111      	bne.n	8003598 <HAL_I2C_Init+0x168>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	1e58      	subs	r0, r3, #1
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6859      	ldr	r1, [r3, #4]
 800357c:	460b      	mov	r3, r1
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	440b      	add	r3, r1
 8003582:	fbb0 f3f3 	udiv	r3, r0, r3
 8003586:	3301      	adds	r3, #1
 8003588:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800358c:	2b00      	cmp	r3, #0
 800358e:	bf0c      	ite	eq
 8003590:	2301      	moveq	r3, #1
 8003592:	2300      	movne	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	e012      	b.n	80035be <HAL_I2C_Init+0x18e>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1e58      	subs	r0, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6859      	ldr	r1, [r3, #4]
 80035a0:	460b      	mov	r3, r1
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	440b      	add	r3, r1
 80035a6:	0099      	lsls	r1, r3, #2
 80035a8:	440b      	add	r3, r1
 80035aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ae:	3301      	adds	r3, #1
 80035b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	bf0c      	ite	eq
 80035b8:	2301      	moveq	r3, #1
 80035ba:	2300      	movne	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <HAL_I2C_Init+0x196>
 80035c2:	2301      	movs	r3, #1
 80035c4:	e022      	b.n	800360c <HAL_I2C_Init+0x1dc>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10e      	bne.n	80035ec <HAL_I2C_Init+0x1bc>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1e58      	subs	r0, r3, #1
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6859      	ldr	r1, [r3, #4]
 80035d6:	460b      	mov	r3, r1
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	440b      	add	r3, r1
 80035dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e0:	3301      	adds	r3, #1
 80035e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035ea:	e00f      	b.n	800360c <HAL_I2C_Init+0x1dc>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	1e58      	subs	r0, r3, #1
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6859      	ldr	r1, [r3, #4]
 80035f4:	460b      	mov	r3, r1
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	440b      	add	r3, r1
 80035fa:	0099      	lsls	r1, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003602:	3301      	adds	r3, #1
 8003604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003608:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	6809      	ldr	r1, [r1, #0]
 8003610:	4313      	orrs	r3, r2
 8003612:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69da      	ldr	r2, [r3, #28]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	431a      	orrs	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	430a      	orrs	r2, r1
 800362e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800363a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	6911      	ldr	r1, [r2, #16]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	68d2      	ldr	r2, [r2, #12]
 8003646:	4311      	orrs	r1, r2
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	6812      	ldr	r2, [r2, #0]
 800364c:	430b      	orrs	r3, r1
 800364e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	695a      	ldr	r2, [r3, #20]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2220      	movs	r2, #32
 8003686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	000186a0 	.word	0x000186a0
 80036a8:	001e847f 	.word	0x001e847f
 80036ac:	003d08ff 	.word	0x003d08ff
 80036b0:	431bde83 	.word	0x431bde83
 80036b4:	10624dd3 	.word	0x10624dd3

080036b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b088      	sub	sp, #32
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036d8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036e0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
 80036e4:	2b10      	cmp	r3, #16
 80036e6:	d003      	beq.n	80036f0 <HAL_I2C_EV_IRQHandler+0x38>
 80036e8:	7bfb      	ldrb	r3, [r7, #15]
 80036ea:	2b40      	cmp	r3, #64	; 0x40
 80036ec:	f040 80c1 	bne.w	8003872 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699b      	ldr	r3, [r3, #24]
 80036f6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10d      	bne.n	8003726 <HAL_I2C_EV_IRQHandler+0x6e>
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003710:	d003      	beq.n	800371a <HAL_I2C_EV_IRQHandler+0x62>
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003718:	d101      	bne.n	800371e <HAL_I2C_EV_IRQHandler+0x66>
 800371a:	2301      	movs	r3, #1
 800371c:	e000      	b.n	8003720 <HAL_I2C_EV_IRQHandler+0x68>
 800371e:	2300      	movs	r3, #0
 8003720:	2b01      	cmp	r3, #1
 8003722:	f000 8132 	beq.w	800398a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	f003 0301 	and.w	r3, r3, #1
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00c      	beq.n	800374a <HAL_I2C_EV_IRQHandler+0x92>
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	0a5b      	lsrs	r3, r3, #9
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b00      	cmp	r3, #0
 800373a:	d006      	beq.n	800374a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f001 fc71 	bl	8005024 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 fd79 	bl	800423a <I2C_Master_SB>
 8003748:	e092      	b.n	8003870 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	08db      	lsrs	r3, r3, #3
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d009      	beq.n	800376a <HAL_I2C_EV_IRQHandler+0xb2>
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	0a5b      	lsrs	r3, r3, #9
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b00      	cmp	r3, #0
 8003760:	d003      	beq.n	800376a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fdef 	bl	8004346 <I2C_Master_ADD10>
 8003768:	e082      	b.n	8003870 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	085b      	lsrs	r3, r3, #1
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b00      	cmp	r3, #0
 8003774:	d009      	beq.n	800378a <HAL_I2C_EV_IRQHandler+0xd2>
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	0a5b      	lsrs	r3, r3, #9
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d003      	beq.n	800378a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 fe09 	bl	800439a <I2C_Master_ADDR>
 8003788:	e072      	b.n	8003870 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	089b      	lsrs	r3, r3, #2
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d03b      	beq.n	800380e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037a4:	f000 80f3 	beq.w	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	09db      	lsrs	r3, r3, #7
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00f      	beq.n	80037d4 <HAL_I2C_EV_IRQHandler+0x11c>
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	0a9b      	lsrs	r3, r3, #10
 80037b8:	f003 0301 	and.w	r3, r3, #1
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d009      	beq.n	80037d4 <HAL_I2C_EV_IRQHandler+0x11c>
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	089b      	lsrs	r3, r3, #2
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d103      	bne.n	80037d4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f000 f9f3 	bl	8003bb8 <I2C_MasterTransmit_TXE>
 80037d2:	e04d      	b.n	8003870 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	089b      	lsrs	r3, r3, #2
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80d6 	beq.w	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	0a5b      	lsrs	r3, r3, #9
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 80cf 	beq.w	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80037f0:	7bbb      	ldrb	r3, [r7, #14]
 80037f2:	2b21      	cmp	r3, #33	; 0x21
 80037f4:	d103      	bne.n	80037fe <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 fa7a 	bl	8003cf0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037fc:	e0c7      	b.n	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
 8003800:	2b40      	cmp	r3, #64	; 0x40
 8003802:	f040 80c4 	bne.w	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 fae8 	bl	8003ddc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800380c:	e0bf      	b.n	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800381c:	f000 80b7 	beq.w	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	099b      	lsrs	r3, r3, #6
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	2b00      	cmp	r3, #0
 800382a:	d00f      	beq.n	800384c <HAL_I2C_EV_IRQHandler+0x194>
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	0a9b      	lsrs	r3, r3, #10
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d009      	beq.n	800384c <HAL_I2C_EV_IRQHandler+0x194>
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	089b      	lsrs	r3, r3, #2
 800383c:	f003 0301 	and.w	r3, r3, #1
 8003840:	2b00      	cmp	r3, #0
 8003842:	d103      	bne.n	800384c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 fb5d 	bl	8003f04 <I2C_MasterReceive_RXNE>
 800384a:	e011      	b.n	8003870 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	089b      	lsrs	r3, r3, #2
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	2b00      	cmp	r3, #0
 8003856:	f000 809a 	beq.w	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	0a5b      	lsrs	r3, r3, #9
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 8093 	beq.w	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 fbfc 	bl	8004066 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800386e:	e08e      	b.n	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003870:	e08d      	b.n	800398e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003876:	2b00      	cmp	r3, #0
 8003878:	d004      	beq.n	8003884 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	61fb      	str	r3, [r7, #28]
 8003882:	e007      	b.n	8003894 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	085b      	lsrs	r3, r3, #1
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d012      	beq.n	80038c6 <HAL_I2C_EV_IRQHandler+0x20e>
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	0a5b      	lsrs	r3, r3, #9
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00c      	beq.n	80038c6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80038bc:	69b9      	ldr	r1, [r7, #24]
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f000 ffba 	bl	8004838 <I2C_Slave_ADDR>
 80038c4:	e066      	b.n	8003994 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	091b      	lsrs	r3, r3, #4
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d009      	beq.n	80038e6 <HAL_I2C_EV_IRQHandler+0x22e>
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	0a5b      	lsrs	r3, r3, #9
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 fff4 	bl	80048cc <I2C_Slave_STOPF>
 80038e4:	e056      	b.n	8003994 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80038e6:	7bbb      	ldrb	r3, [r7, #14]
 80038e8:	2b21      	cmp	r3, #33	; 0x21
 80038ea:	d002      	beq.n	80038f2 <HAL_I2C_EV_IRQHandler+0x23a>
 80038ec:	7bbb      	ldrb	r3, [r7, #14]
 80038ee:	2b29      	cmp	r3, #41	; 0x29
 80038f0:	d125      	bne.n	800393e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	09db      	lsrs	r3, r3, #7
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00f      	beq.n	800391e <HAL_I2C_EV_IRQHandler+0x266>
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	0a9b      	lsrs	r3, r3, #10
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d009      	beq.n	800391e <HAL_I2C_EV_IRQHandler+0x266>
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	089b      	lsrs	r3, r3, #2
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	2b00      	cmp	r3, #0
 8003914:	d103      	bne.n	800391e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 fed0 	bl	80046bc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800391c:	e039      	b.n	8003992 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	089b      	lsrs	r3, r3, #2
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d033      	beq.n	8003992 <HAL_I2C_EV_IRQHandler+0x2da>
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	0a5b      	lsrs	r3, r3, #9
 800392e:	f003 0301 	and.w	r3, r3, #1
 8003932:	2b00      	cmp	r3, #0
 8003934:	d02d      	beq.n	8003992 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 fefd 	bl	8004736 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800393c:	e029      	b.n	8003992 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	099b      	lsrs	r3, r3, #6
 8003942:	f003 0301 	and.w	r3, r3, #1
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00f      	beq.n	800396a <HAL_I2C_EV_IRQHandler+0x2b2>
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	0a9b      	lsrs	r3, r3, #10
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d009      	beq.n	800396a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	089b      	lsrs	r3, r3, #2
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d103      	bne.n	800396a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f000 ff08 	bl	8004778 <I2C_SlaveReceive_RXNE>
 8003968:	e014      	b.n	8003994 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	089b      	lsrs	r3, r3, #2
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00e      	beq.n	8003994 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	0a5b      	lsrs	r3, r3, #9
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	d008      	beq.n	8003994 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 ff36 	bl	80047f4 <I2C_SlaveReceive_BTF>
 8003988:	e004      	b.n	8003994 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800398a:	bf00      	nop
 800398c:	e002      	b.n	8003994 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800398e:	bf00      	nop
 8003990:	e000      	b.n	8003994 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003992:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003994:	3720      	adds	r7, #32
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b08a      	sub	sp, #40	; 0x28
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80039b2:	2300      	movs	r3, #0
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039bc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	0a1b      	lsrs	r3, r3, #8
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00e      	beq.n	80039e8 <HAL_I2C_ER_IRQHandler+0x4e>
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	0a1b      	lsrs	r3, r3, #8
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d008      	beq.n	80039e8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	f043 0301 	orr.w	r3, r3, #1
 80039dc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80039e6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80039e8:	6a3b      	ldr	r3, [r7, #32]
 80039ea:	0a5b      	lsrs	r3, r3, #9
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00e      	beq.n	8003a12 <HAL_I2C_ER_IRQHandler+0x78>
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	0a1b      	lsrs	r3, r3, #8
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d008      	beq.n	8003a12 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a02:	f043 0302 	orr.w	r3, r3, #2
 8003a06:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003a10:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a12:	6a3b      	ldr	r3, [r7, #32]
 8003a14:	0a9b      	lsrs	r3, r3, #10
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d03f      	beq.n	8003a9e <HAL_I2C_ER_IRQHandler+0x104>
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	0a1b      	lsrs	r3, r3, #8
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d039      	beq.n	8003a9e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003a2a:	7efb      	ldrb	r3, [r7, #27]
 8003a2c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a3c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a42:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003a44:	7ebb      	ldrb	r3, [r7, #26]
 8003a46:	2b20      	cmp	r3, #32
 8003a48:	d112      	bne.n	8003a70 <HAL_I2C_ER_IRQHandler+0xd6>
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10f      	bne.n	8003a70 <HAL_I2C_ER_IRQHandler+0xd6>
 8003a50:	7cfb      	ldrb	r3, [r7, #19]
 8003a52:	2b21      	cmp	r3, #33	; 0x21
 8003a54:	d008      	beq.n	8003a68 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003a56:	7cfb      	ldrb	r3, [r7, #19]
 8003a58:	2b29      	cmp	r3, #41	; 0x29
 8003a5a:	d005      	beq.n	8003a68 <HAL_I2C_ER_IRQHandler+0xce>
 8003a5c:	7cfb      	ldrb	r3, [r7, #19]
 8003a5e:	2b28      	cmp	r3, #40	; 0x28
 8003a60:	d106      	bne.n	8003a70 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2b21      	cmp	r3, #33	; 0x21
 8003a66:	d103      	bne.n	8003a70 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f001 f85f 	bl	8004b2c <I2C_Slave_AF>
 8003a6e:	e016      	b.n	8003a9e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a78:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7c:	f043 0304 	orr.w	r3, r3, #4
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a82:	7efb      	ldrb	r3, [r7, #27]
 8003a84:	2b10      	cmp	r3, #16
 8003a86:	d002      	beq.n	8003a8e <HAL_I2C_ER_IRQHandler+0xf4>
 8003a88:	7efb      	ldrb	r3, [r7, #27]
 8003a8a:	2b40      	cmp	r3, #64	; 0x40
 8003a8c:	d107      	bne.n	8003a9e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a9c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	0adb      	lsrs	r3, r3, #11
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00e      	beq.n	8003ac8 <HAL_I2C_ER_IRQHandler+0x12e>
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	0a1b      	lsrs	r3, r3, #8
 8003aae:	f003 0301 	and.w	r3, r3, #1
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d008      	beq.n	8003ac8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	f043 0308 	orr.w	r3, r3, #8
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003ac6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d008      	beq.n	8003ae0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f001 f896 	bl	8004c0c <I2C_ITError>
  }
}
 8003ae0:	bf00      	nop
 8003ae2:	3728      	adds	r7, #40	; 0x28
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	460b      	mov	r3, r1
 8003b42:	70fb      	strb	r3, [r7, #3]
 8003b44:	4613      	mov	r3, r2
 8003b46:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bc6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bce:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d150      	bne.n	8003c80 <I2C_MasterTransmit_TXE+0xc8>
 8003bde:	7bfb      	ldrb	r3, [r7, #15]
 8003be0:	2b21      	cmp	r3, #33	; 0x21
 8003be2:	d14d      	bne.n	8003c80 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b08      	cmp	r3, #8
 8003be8:	d01d      	beq.n	8003c26 <I2C_MasterTransmit_TXE+0x6e>
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	2b20      	cmp	r3, #32
 8003bee:	d01a      	beq.n	8003c26 <I2C_MasterTransmit_TXE+0x6e>
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003bf6:	d016      	beq.n	8003c26 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685a      	ldr	r2, [r3, #4]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c06:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2211      	movs	r2, #17
 8003c0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff ff62 	bl	8003ae8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c24:	e060      	b.n	8003ce8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c34:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c44:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	2b40      	cmp	r3, #64	; 0x40
 8003c5e:	d107      	bne.n	8003c70 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f7ff ff7d 	bl	8003b68 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c6e:	e03b      	b.n	8003ce8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff ff35 	bl	8003ae8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c7e:	e033      	b.n	8003ce8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003c80:	7bfb      	ldrb	r3, [r7, #15]
 8003c82:	2b21      	cmp	r3, #33	; 0x21
 8003c84:	d005      	beq.n	8003c92 <I2C_MasterTransmit_TXE+0xda>
 8003c86:	7bbb      	ldrb	r3, [r7, #14]
 8003c88:	2b40      	cmp	r3, #64	; 0x40
 8003c8a:	d12d      	bne.n	8003ce8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003c8c:	7bfb      	ldrb	r3, [r7, #15]
 8003c8e:	2b22      	cmp	r3, #34	; 0x22
 8003c90:	d12a      	bne.n	8003ce8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d108      	bne.n	8003cae <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003caa:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003cac:	e01c      	b.n	8003ce8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b40      	cmp	r3, #64	; 0x40
 8003cb8:	d103      	bne.n	8003cc2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f88e 	bl	8003ddc <I2C_MemoryTransmit_TXE_BTF>
}
 8003cc0:	e012      	b.n	8003ce8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc6:	781a      	ldrb	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd2:	1c5a      	adds	r2, r3, #1
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003ce6:	e7ff      	b.n	8003ce8 <I2C_MasterTransmit_TXE+0x130>
 8003ce8:	bf00      	nop
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfc:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b21      	cmp	r3, #33	; 0x21
 8003d08:	d164      	bne.n	8003dd4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d012      	beq.n	8003d3a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d18:	781a      	ldrb	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d24:	1c5a      	adds	r2, r3, #1
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003d38:	e04c      	b.n	8003dd4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d01d      	beq.n	8003d7c <I2C_MasterTransmit_BTF+0x8c>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d01a      	beq.n	8003d7c <I2C_MasterTransmit_BTF+0x8c>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d4c:	d016      	beq.n	8003d7c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d5c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2211      	movs	r2, #17
 8003d62:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7ff feb7 	bl	8003ae8 <HAL_I2C_MasterTxCpltCallback>
}
 8003d7a:	e02b      	b.n	8003dd4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d8a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d9a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2220      	movs	r2, #32
 8003da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b40      	cmp	r3, #64	; 0x40
 8003db4:	d107      	bne.n	8003dc6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f7ff fed2 	bl	8003b68 <HAL_I2C_MemTxCpltCallback>
}
 8003dc4:	e006      	b.n	8003dd4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff fe8a 	bl	8003ae8 <HAL_I2C_MasterTxCpltCallback>
}
 8003dd4:	bf00      	nop
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dea:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d11d      	bne.n	8003e30 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d10b      	bne.n	8003e14 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e0c:	1c9a      	adds	r2, r3, #2
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003e12:	e073      	b.n	8003efc <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	121b      	asrs	r3, r3, #8
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003e2e:	e065      	b.n	8003efc <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d10b      	bne.n	8003e50 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003e4e:	e055      	b.n	8003efc <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d151      	bne.n	8003efc <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
 8003e5a:	2b22      	cmp	r3, #34	; 0x22
 8003e5c:	d10d      	bne.n	8003e7a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e6c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e72:	1c5a      	adds	r2, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003e78:	e040      	b.n	8003efc <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d015      	beq.n	8003eb0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
 8003e86:	2b21      	cmp	r3, #33	; 0x21
 8003e88:	d112      	bne.n	8003eb0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8e:	781a      	ldrb	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003eae:	e025      	b.n	8003efc <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d120      	bne.n	8003efc <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003eba:	7bfb      	ldrb	r3, [r7, #15]
 8003ebc:	2b21      	cmp	r3, #33	; 0x21
 8003ebe:	d11d      	bne.n	8003efc <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ece:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ede:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7ff fe36 	bl	8003b68 <HAL_I2C_MemTxCpltCallback>
}
 8003efc:	bf00      	nop
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b22      	cmp	r3, #34	; 0x22
 8003f16:	f040 80a2 	bne.w	800405e <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2b03      	cmp	r3, #3
 8003f26:	d921      	bls.n	8003f6c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	691a      	ldr	r2, [r3, #16]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f32:	b2d2      	uxtb	r2, r2
 8003f34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	3b01      	subs	r3, #1
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b03      	cmp	r3, #3
 8003f56:	f040 8082 	bne.w	800405e <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	685a      	ldr	r2, [r3, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f68:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003f6a:	e078      	b.n	800405e <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d074      	beq.n	800405e <I2C_MasterReceive_RXNE+0x15a>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d002      	beq.n	8003f80 <I2C_MasterReceive_RXNE+0x7c>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d16e      	bne.n	800405e <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f001 f81d 	bl	8004fc0 <I2C_WaitOnSTOPRequestThroughIT>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d142      	bne.n	8004012 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f9a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003faa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	691a      	ldr	r2, [r3, #16]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb6:	b2d2      	uxtb	r2, r2
 8003fb8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fbe:	1c5a      	adds	r2, r3, #1
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b40      	cmp	r3, #64	; 0x40
 8003fe4:	d10a      	bne.n	8003ffc <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff fdc1 	bl	8003b7c <HAL_I2C_MemRxCpltCallback>
}
 8003ffa:	e030      	b.n	800405e <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2212      	movs	r2, #18
 8004008:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7ff fd76 	bl	8003afc <HAL_I2C_MasterRxCpltCallback>
}
 8004010:	e025      	b.n	800405e <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	685a      	ldr	r2, [r3, #4]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004020:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	b2d2      	uxtb	r2, r2
 800402e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004034:	1c5a      	adds	r2, r3, #1
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800403e:	b29b      	uxth	r3, r3
 8004040:	3b01      	subs	r3, #1
 8004042:	b29a      	uxth	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2220      	movs	r2, #32
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f7ff fd99 	bl	8003b90 <HAL_I2C_ErrorCallback>
}
 800405e:	bf00      	nop
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004072:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004078:	b29b      	uxth	r3, r3
 800407a:	2b04      	cmp	r3, #4
 800407c:	d11b      	bne.n	80040b6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800408c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	691a      	ldr	r2, [r3, #16]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004098:	b2d2      	uxtb	r2, r2
 800409a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a0:	1c5a      	adds	r2, r3, #1
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80040b4:	e0bd      	b.n	8004232 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	2b03      	cmp	r3, #3
 80040be:	d129      	bne.n	8004114 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ce:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	d00a      	beq.n	80040ec <I2C_MasterReceive_BTF+0x86>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d007      	beq.n	80040ec <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ea:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f6:	b2d2      	uxtb	r2, r2
 80040f8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004108:	b29b      	uxth	r3, r3
 800410a:	3b01      	subs	r3, #1
 800410c:	b29a      	uxth	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004112:	e08e      	b.n	8004232 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004118:	b29b      	uxth	r3, r3
 800411a:	2b02      	cmp	r3, #2
 800411c:	d176      	bne.n	800420c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d002      	beq.n	800412a <I2C_MasterReceive_BTF+0xc4>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2b10      	cmp	r3, #16
 8004128:	d108      	bne.n	800413c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004138:	601a      	str	r2, [r3, #0]
 800413a:	e019      	b.n	8004170 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2b04      	cmp	r3, #4
 8004140:	d002      	beq.n	8004148 <I2C_MasterReceive_BTF+0xe2>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2b02      	cmp	r3, #2
 8004146:	d108      	bne.n	800415a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	e00a      	b.n	8004170 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2b10      	cmp	r3, #16
 800415e:	d007      	beq.n	8004170 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800416e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	691a      	ldr	r2, [r3, #16]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417a:	b2d2      	uxtb	r2, r2
 800417c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004182:	1c5a      	adds	r2, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800418c:	b29b      	uxth	r3, r3
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	691a      	ldr	r2, [r3, #16]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	b2d2      	uxtb	r2, r2
 80041a2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a8:	1c5a      	adds	r2, r3, #1
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	3b01      	subs	r3, #1
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	685a      	ldr	r2, [r3, #4]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80041ca:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b40      	cmp	r3, #64	; 0x40
 80041de:	d10a      	bne.n	80041f6 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7ff fcc4 	bl	8003b7c <HAL_I2C_MemRxCpltCallback>
}
 80041f4:	e01d      	b.n	8004232 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2212      	movs	r2, #18
 8004202:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f7ff fc79 	bl	8003afc <HAL_I2C_MasterRxCpltCallback>
}
 800420a:	e012      	b.n	8004232 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	691a      	ldr	r2, [r3, #16]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004216:	b2d2      	uxtb	r2, r2
 8004218:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	1c5a      	adds	r2, r3, #1
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004228:	b29b      	uxth	r3, r3
 800422a:	3b01      	subs	r3, #1
 800422c:	b29a      	uxth	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004232:	bf00      	nop
 8004234:	3710      	adds	r7, #16
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800423a:	b480      	push	{r7}
 800423c:	b083      	sub	sp, #12
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b40      	cmp	r3, #64	; 0x40
 800424c:	d117      	bne.n	800427e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004252:	2b00      	cmp	r3, #0
 8004254:	d109      	bne.n	800426a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425a:	b2db      	uxtb	r3, r3
 800425c:	461a      	mov	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004266:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004268:	e067      	b.n	800433a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426e:	b2db      	uxtb	r3, r3
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	b2da      	uxtb	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	611a      	str	r2, [r3, #16]
}
 800427c:	e05d      	b.n	800433a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004286:	d133      	bne.n	80042f0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b21      	cmp	r3, #33	; 0x21
 8004292:	d109      	bne.n	80042a8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004298:	b2db      	uxtb	r3, r3
 800429a:	461a      	mov	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80042a4:	611a      	str	r2, [r3, #16]
 80042a6:	e008      	b.n	80042ba <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	f043 0301 	orr.w	r3, r3, #1
 80042b2:	b2da      	uxtb	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d004      	beq.n	80042cc <I2C_Master_SB+0x92>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d108      	bne.n	80042de <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d032      	beq.n	800433a <I2C_Master_SB+0x100>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d02d      	beq.n	800433a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042ec:	605a      	str	r2, [r3, #4]
}
 80042ee:	e024      	b.n	800433a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10e      	bne.n	8004316 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	11db      	asrs	r3, r3, #7
 8004300:	b2db      	uxtb	r3, r3
 8004302:	f003 0306 	and.w	r3, r3, #6
 8004306:	b2db      	uxtb	r3, r3
 8004308:	f063 030f 	orn	r3, r3, #15
 800430c:	b2da      	uxtb	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	611a      	str	r2, [r3, #16]
}
 8004314:	e011      	b.n	800433a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800431a:	2b01      	cmp	r3, #1
 800431c:	d10d      	bne.n	800433a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004322:	b29b      	uxth	r3, r3
 8004324:	11db      	asrs	r3, r3, #7
 8004326:	b2db      	uxtb	r3, r3
 8004328:	f003 0306 	and.w	r3, r3, #6
 800432c:	b2db      	uxtb	r3, r3
 800432e:	f063 030e 	orn	r3, r3, #14
 8004332:	b2da      	uxtb	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	611a      	str	r2, [r3, #16]
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004352:	b2da      	uxtb	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800435e:	2b00      	cmp	r3, #0
 8004360:	d004      	beq.n	800436c <I2C_Master_ADD10+0x26>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004368:	2b00      	cmp	r3, #0
 800436a:	d108      	bne.n	800437e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00c      	beq.n	800438e <I2C_Master_ADD10+0x48>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800437a:	2b00      	cmp	r3, #0
 800437c:	d007      	beq.n	800438e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800438c:	605a      	str	r2, [r3, #4]
  }
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800439a:	b480      	push	{r7}
 800439c:	b091      	sub	sp, #68	; 0x44
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043a8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b22      	cmp	r3, #34	; 0x22
 80043c2:	f040 8169 	bne.w	8004698 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10f      	bne.n	80043ee <I2C_Master_ADDR+0x54>
 80043ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80043d2:	2b40      	cmp	r3, #64	; 0x40
 80043d4:	d10b      	bne.n	80043ee <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043d6:	2300      	movs	r3, #0
 80043d8:	633b      	str	r3, [r7, #48]	; 0x30
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	633b      	str	r3, [r7, #48]	; 0x30
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	633b      	str	r3, [r7, #48]	; 0x30
 80043ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ec:	e160      	b.n	80046b0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d11d      	bne.n	8004432 <I2C_Master_ADDR+0x98>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80043fe:	d118      	bne.n	8004432 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004400:	2300      	movs	r3, #0
 8004402:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004414:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004424:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	651a      	str	r2, [r3, #80]	; 0x50
 8004430:	e13e      	b.n	80046b0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004436:	b29b      	uxth	r3, r3
 8004438:	2b00      	cmp	r3, #0
 800443a:	d113      	bne.n	8004464 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800443c:	2300      	movs	r3, #0
 800443e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	62bb      	str	r3, [r7, #40]	; 0x28
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004450:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	e115      	b.n	8004690 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b01      	cmp	r3, #1
 800446c:	f040 808a 	bne.w	8004584 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004472:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004476:	d137      	bne.n	80044e8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004486:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004492:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004496:	d113      	bne.n	80044c0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044a6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a8:	2300      	movs	r3, #0
 80044aa:	627b      	str	r3, [r7, #36]	; 0x24
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	627b      	str	r3, [r7, #36]	; 0x24
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	627b      	str	r3, [r7, #36]	; 0x24
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	e0e7      	b.n	8004690 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044c0:	2300      	movs	r3, #0
 80044c2:	623b      	str	r3, [r7, #32]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	695b      	ldr	r3, [r3, #20]
 80044ca:	623b      	str	r3, [r7, #32]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	623b      	str	r3, [r7, #32]
 80044d4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	e0d3      	b.n	8004690 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80044e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044ea:	2b08      	cmp	r3, #8
 80044ec:	d02e      	beq.n	800454c <I2C_Master_ADDR+0x1b2>
 80044ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f0:	2b20      	cmp	r3, #32
 80044f2:	d02b      	beq.n	800454c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80044f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f6:	2b12      	cmp	r3, #18
 80044f8:	d102      	bne.n	8004500 <I2C_Master_ADDR+0x166>
 80044fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d125      	bne.n	800454c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004502:	2b04      	cmp	r3, #4
 8004504:	d00e      	beq.n	8004524 <I2C_Master_ADDR+0x18a>
 8004506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004508:	2b02      	cmp	r3, #2
 800450a:	d00b      	beq.n	8004524 <I2C_Master_ADDR+0x18a>
 800450c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800450e:	2b10      	cmp	r3, #16
 8004510:	d008      	beq.n	8004524 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	e007      	b.n	8004534 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004532:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004534:	2300      	movs	r3, #0
 8004536:	61fb      	str	r3, [r7, #28]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	61fb      	str	r3, [r7, #28]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	61fb      	str	r3, [r7, #28]
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	e0a1      	b.n	8004690 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800455a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800455c:	2300      	movs	r3, #0
 800455e:	61bb      	str	r3, [r7, #24]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	695b      	ldr	r3, [r3, #20]
 8004566:	61bb      	str	r3, [r7, #24]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	61bb      	str	r3, [r7, #24]
 8004570:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004580:	601a      	str	r2, [r3, #0]
 8004582:	e085      	b.n	8004690 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d14d      	bne.n	800462a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800458e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004590:	2b04      	cmp	r3, #4
 8004592:	d016      	beq.n	80045c2 <I2C_Master_ADDR+0x228>
 8004594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004596:	2b02      	cmp	r3, #2
 8004598:	d013      	beq.n	80045c2 <I2C_Master_ADDR+0x228>
 800459a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800459c:	2b10      	cmp	r3, #16
 800459e:	d010      	beq.n	80045c2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045ae:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045be:	601a      	str	r2, [r3, #0]
 80045c0:	e007      	b.n	80045d2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80045d0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045e0:	d117      	bne.n	8004612 <I2C_Master_ADDR+0x278>
 80045e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045e8:	d00b      	beq.n	8004602 <I2C_Master_ADDR+0x268>
 80045ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d008      	beq.n	8004602 <I2C_Master_ADDR+0x268>
 80045f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045f2:	2b08      	cmp	r3, #8
 80045f4:	d005      	beq.n	8004602 <I2C_Master_ADDR+0x268>
 80045f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045f8:	2b10      	cmp	r3, #16
 80045fa:	d002      	beq.n	8004602 <I2C_Master_ADDR+0x268>
 80045fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045fe:	2b20      	cmp	r3, #32
 8004600:	d107      	bne.n	8004612 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004610:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004612:	2300      	movs	r3, #0
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	617b      	str	r3, [r7, #20]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	e032      	b.n	8004690 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004638:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004644:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004648:	d117      	bne.n	800467a <I2C_Master_ADDR+0x2e0>
 800464a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800464c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004650:	d00b      	beq.n	800466a <I2C_Master_ADDR+0x2d0>
 8004652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004654:	2b01      	cmp	r3, #1
 8004656:	d008      	beq.n	800466a <I2C_Master_ADDR+0x2d0>
 8004658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800465a:	2b08      	cmp	r3, #8
 800465c:	d005      	beq.n	800466a <I2C_Master_ADDR+0x2d0>
 800465e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004660:	2b10      	cmp	r3, #16
 8004662:	d002      	beq.n	800466a <I2C_Master_ADDR+0x2d0>
 8004664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004666:	2b20      	cmp	r3, #32
 8004668:	d107      	bne.n	800467a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004678:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800467a:	2300      	movs	r3, #0
 800467c:	613b      	str	r3, [r7, #16]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	613b      	str	r3, [r7, #16]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	613b      	str	r3, [r7, #16]
 800468e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004696:	e00b      	b.n	80046b0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004698:	2300      	movs	r3, #0
 800469a:	60fb      	str	r3, [r7, #12]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	60fb      	str	r3, [r7, #12]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	60fb      	str	r3, [r7, #12]
 80046ac:	68fb      	ldr	r3, [r7, #12]
}
 80046ae:	e7ff      	b.n	80046b0 <I2C_Master_ADDR+0x316>
 80046b0:	bf00      	nop
 80046b2:	3744      	adds	r7, #68	; 0x44
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046ca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d02b      	beq.n	800472e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	781a      	ldrb	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2b00      	cmp	r3, #0
 8004702:	d114      	bne.n	800472e <I2C_SlaveTransmit_TXE+0x72>
 8004704:	7bfb      	ldrb	r3, [r7, #15]
 8004706:	2b29      	cmp	r3, #41	; 0x29
 8004708:	d111      	bne.n	800472e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004718:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2221      	movs	r2, #33	; 0x21
 800471e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2228      	movs	r2, #40	; 0x28
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7ff f9f1 	bl	8003b10 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800472e:	bf00      	nop
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004736:	b480      	push	{r7}
 8004738:	b083      	sub	sp, #12
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004742:	b29b      	uxth	r3, r3
 8004744:	2b00      	cmp	r3, #0
 8004746:	d011      	beq.n	800476c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474c:	781a      	ldrb	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	1c5a      	adds	r2, r3, #1
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004762:	b29b      	uxth	r3, r3
 8004764:	3b01      	subs	r3, #1
 8004766:	b29a      	uxth	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004786:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478c:	b29b      	uxth	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d02c      	beq.n	80047ec <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479c:	b2d2      	uxtb	r2, r2
 800479e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a4:	1c5a      	adds	r2, r3, #1
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	3b01      	subs	r3, #1
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d114      	bne.n	80047ec <I2C_SlaveReceive_RXNE+0x74>
 80047c2:	7bfb      	ldrb	r3, [r7, #15]
 80047c4:	2b2a      	cmp	r3, #42	; 0x2a
 80047c6:	d111      	bne.n	80047ec <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047d6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2222      	movs	r2, #34	; 0x22
 80047dc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2228      	movs	r2, #40	; 0x28
 80047e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7ff f99c 	bl	8003b24 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80047ec:	bf00      	nop
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004800:	b29b      	uxth	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d012      	beq.n	800482c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004810:	b2d2      	uxtb	r2, r2
 8004812:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004818:	1c5a      	adds	r2, r3, #1
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004822:	b29b      	uxth	r3, r3
 8004824:	3b01      	subs	r3, #1
 8004826:	b29a      	uxth	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004842:	2300      	movs	r3, #0
 8004844:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800484c:	b2db      	uxtb	r3, r3
 800484e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004852:	2b28      	cmp	r3, #40	; 0x28
 8004854:	d127      	bne.n	80048a6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004864:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	089b      	lsrs	r3, r3, #2
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004872:	2301      	movs	r3, #1
 8004874:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	09db      	lsrs	r3, r3, #7
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d103      	bne.n	800488a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	81bb      	strh	r3, [r7, #12]
 8004888:	e002      	b.n	8004890 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004898:	89ba      	ldrh	r2, [r7, #12]
 800489a:	7bfb      	ldrb	r3, [r7, #15]
 800489c:	4619      	mov	r1, r3
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7ff f94a 	bl	8003b38 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80048a4:	e00e      	b.n	80048c4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048a6:	2300      	movs	r3, #0
 80048a8:	60bb      	str	r3, [r7, #8]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	695b      	ldr	r3, [r3, #20]
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80048c4:	bf00      	nop
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048da:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80048ea:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80048ec:	2300      	movs	r3, #0
 80048ee:	60bb      	str	r3, [r7, #8]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	60bb      	str	r3, [r7, #8]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0201 	orr.w	r2, r2, #1
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004918:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004924:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004928:	d172      	bne.n	8004a10 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800492a:	7bfb      	ldrb	r3, [r7, #15]
 800492c:	2b22      	cmp	r3, #34	; 0x22
 800492e:	d002      	beq.n	8004936 <I2C_Slave_STOPF+0x6a>
 8004930:	7bfb      	ldrb	r3, [r7, #15]
 8004932:	2b2a      	cmp	r3, #42	; 0x2a
 8004934:	d135      	bne.n	80049a2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	b29a      	uxth	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004948:	b29b      	uxth	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	f043 0204 	orr.w	r2, r3, #4
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004968:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496e:	4618      	mov	r0, r3
 8004970:	f7fe fa78 	bl	8002e64 <HAL_DMA_GetState>
 8004974:	4603      	mov	r3, r0
 8004976:	2b01      	cmp	r3, #1
 8004978:	d049      	beq.n	8004a0e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497e:	4a69      	ldr	r2, [pc, #420]	; (8004b24 <I2C_Slave_STOPF+0x258>)
 8004980:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004986:	4618      	mov	r0, r3
 8004988:	f7fe f8c0 	bl	8002b0c <HAL_DMA_Abort_IT>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d03d      	beq.n	8004a0e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800499c:	4610      	mov	r0, r2
 800499e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80049a0:	e035      	b.n	8004a0e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d005      	beq.n	80049c6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049be:	f043 0204 	orr.w	r2, r3, #4
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049d4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fe fa42 	bl	8002e64 <HAL_DMA_GetState>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d014      	beq.n	8004a10 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ea:	4a4e      	ldr	r2, [pc, #312]	; (8004b24 <I2C_Slave_STOPF+0x258>)
 80049ec:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7fe f88a 	bl	8002b0c <HAL_DMA_Abort_IT>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d008      	beq.n	8004a10 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a08:	4610      	mov	r0, r2
 8004a0a:	4798      	blx	r3
 8004a0c:	e000      	b.n	8004a10 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a0e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d03e      	beq.n	8004a98 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	f003 0304 	and.w	r3, r3, #4
 8004a24:	2b04      	cmp	r3, #4
 8004a26:	d112      	bne.n	8004a4e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	691a      	ldr	r2, [r3, #16]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3a:	1c5a      	adds	r2, r3, #1
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	3b01      	subs	r3, #1
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a58:	2b40      	cmp	r3, #64	; 0x40
 8004a5a:	d112      	bne.n	8004a82 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691a      	ldr	r2, [r3, #16]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a90:	f043 0204 	orr.w	r2, r3, #4
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d003      	beq.n	8004aa8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 f8b3 	bl	8004c0c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004aa6:	e039      	b.n	8004b1c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004aa8:	7bfb      	ldrb	r3, [r7, #15]
 8004aaa:	2b2a      	cmp	r3, #42	; 0x2a
 8004aac:	d109      	bne.n	8004ac2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2228      	movs	r2, #40	; 0x28
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f7ff f831 	bl	8003b24 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b28      	cmp	r3, #40	; 0x28
 8004acc:	d111      	bne.n	8004af2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a15      	ldr	r2, [pc, #84]	; (8004b28 <I2C_Slave_STOPF+0x25c>)
 8004ad2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2220      	movs	r2, #32
 8004ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7ff f832 	bl	8003b54 <HAL_I2C_ListenCpltCallback>
}
 8004af0:	e014      	b.n	8004b1c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af6:	2b22      	cmp	r3, #34	; 0x22
 8004af8:	d002      	beq.n	8004b00 <I2C_Slave_STOPF+0x234>
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
 8004afc:	2b22      	cmp	r3, #34	; 0x22
 8004afe:	d10d      	bne.n	8004b1c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7ff f804 	bl	8003b24 <HAL_I2C_SlaveRxCpltCallback>
}
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	08004e71 	.word	0x08004e71
 8004b28:	ffff0000 	.word	0xffff0000

08004b2c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b3a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b40:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d002      	beq.n	8004b4e <I2C_Slave_AF+0x22>
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	2b20      	cmp	r3, #32
 8004b4c:	d129      	bne.n	8004ba2 <I2C_Slave_AF+0x76>
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
 8004b50:	2b28      	cmp	r3, #40	; 0x28
 8004b52:	d126      	bne.n	8004ba2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a2c      	ldr	r2, [pc, #176]	; (8004c08 <I2C_Slave_AF+0xdc>)
 8004b58:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b68:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b72:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b82:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f7fe ffda 	bl	8003b54 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004ba0:	e02e      	b.n	8004c00 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004ba2:	7bfb      	ldrb	r3, [r7, #15]
 8004ba4:	2b21      	cmp	r3, #33	; 0x21
 8004ba6:	d126      	bne.n	8004bf6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a17      	ldr	r2, [pc, #92]	; (8004c08 <I2C_Slave_AF+0xdc>)
 8004bac:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2221      	movs	r2, #33	; 0x21
 8004bb2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004bd2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004bdc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bec:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7fe ff8e 	bl	8003b10 <HAL_I2C_SlaveTxCpltCallback>
}
 8004bf4:	e004      	b.n	8004c00 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004bfe:	615a      	str	r2, [r3, #20]
}
 8004c00:	bf00      	nop
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	ffff0000 	.word	0xffff0000

08004c0c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c1a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c22:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c24:	7bbb      	ldrb	r3, [r7, #14]
 8004c26:	2b10      	cmp	r3, #16
 8004c28:	d002      	beq.n	8004c30 <I2C_ITError+0x24>
 8004c2a:	7bbb      	ldrb	r3, [r7, #14]
 8004c2c:	2b40      	cmp	r3, #64	; 0x40
 8004c2e:	d10a      	bne.n	8004c46 <I2C_ITError+0x3a>
 8004c30:	7bfb      	ldrb	r3, [r7, #15]
 8004c32:	2b22      	cmp	r3, #34	; 0x22
 8004c34:	d107      	bne.n	8004c46 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c44:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c46:	7bfb      	ldrb	r3, [r7, #15]
 8004c48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004c4c:	2b28      	cmp	r3, #40	; 0x28
 8004c4e:	d107      	bne.n	8004c60 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2228      	movs	r2, #40	; 0x28
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004c5e:	e015      	b.n	8004c8c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c6e:	d00a      	beq.n	8004c86 <I2C_ITError+0x7a>
 8004c70:	7bfb      	ldrb	r3, [r7, #15]
 8004c72:	2b60      	cmp	r3, #96	; 0x60
 8004c74:	d007      	beq.n	8004c86 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c9a:	d162      	bne.n	8004d62 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004caa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d020      	beq.n	8004cfc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cbe:	4a6a      	ldr	r2, [pc, #424]	; (8004e68 <I2C_ITError+0x25c>)
 8004cc0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7fd ff20 	bl	8002b0c <HAL_DMA_Abort_IT>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f000 8089 	beq.w	8004de6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 0201 	bic.w	r2, r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004cf6:	4610      	mov	r0, r2
 8004cf8:	4798      	blx	r3
 8004cfa:	e074      	b.n	8004de6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d00:	4a59      	ldr	r2, [pc, #356]	; (8004e68 <I2C_ITError+0x25c>)
 8004d02:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7fd feff 	bl	8002b0c <HAL_DMA_Abort_IT>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d068      	beq.n	8004de6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d1e:	2b40      	cmp	r3, #64	; 0x40
 8004d20:	d10b      	bne.n	8004d3a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	691a      	ldr	r2, [r3, #16]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	b2d2      	uxtb	r2, r2
 8004d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 0201 	bic.w	r2, r2, #1
 8004d48:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	4798      	blx	r3
 8004d60:	e041      	b.n	8004de6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b60      	cmp	r3, #96	; 0x60
 8004d6c:	d125      	bne.n	8004dba <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2220      	movs	r2, #32
 8004d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d86:	2b40      	cmp	r3, #64	; 0x40
 8004d88:	d10b      	bne.n	8004da2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	691a      	ldr	r2, [r3, #16]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d94:	b2d2      	uxtb	r2, r2
 8004d96:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9c:	1c5a      	adds	r2, r3, #1
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0201 	bic.w	r2, r2, #1
 8004db0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f7fe fef6 	bl	8003ba4 <HAL_I2C_AbortCpltCallback>
 8004db8:	e015      	b.n	8004de6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	695b      	ldr	r3, [r3, #20]
 8004dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc4:	2b40      	cmp	r3, #64	; 0x40
 8004dc6:	d10b      	bne.n	8004de0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	691a      	ldr	r2, [r3, #16]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd2:	b2d2      	uxtb	r2, r2
 8004dd4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dda:	1c5a      	adds	r2, r3, #1
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f7fe fed5 	bl	8003b90 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10e      	bne.n	8004e14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d109      	bne.n	8004e14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d104      	bne.n	8004e14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d007      	beq.n	8004e24 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e22:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e2a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b04      	cmp	r3, #4
 8004e36:	d113      	bne.n	8004e60 <I2C_ITError+0x254>
 8004e38:	7bfb      	ldrb	r3, [r7, #15]
 8004e3a:	2b28      	cmp	r3, #40	; 0x28
 8004e3c:	d110      	bne.n	8004e60 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a0a      	ldr	r2, [pc, #40]	; (8004e6c <I2C_ITError+0x260>)
 8004e42:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f7fe fe7a 	bl	8003b54 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e60:	bf00      	nop
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	08004e71 	.word	0x08004e71
 8004e6c:	ffff0000 	.word	0xffff0000

08004e70 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e80:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e88:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e8a:	4b4b      	ldr	r3, [pc, #300]	; (8004fb8 <I2C_DMAAbort+0x148>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	08db      	lsrs	r3, r3, #3
 8004e90:	4a4a      	ldr	r2, [pc, #296]	; (8004fbc <I2C_DMAAbort+0x14c>)
 8004e92:	fba2 2303 	umull	r2, r3, r2, r3
 8004e96:	0a1a      	lsrs	r2, r3, #8
 8004e98:	4613      	mov	r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	4413      	add	r3, r2
 8004e9e:	00da      	lsls	r2, r3, #3
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d106      	bne.n	8004eb8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	f043 0220 	orr.w	r2, r3, #32
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004eb6:	e00a      	b.n	8004ece <I2C_DMAAbort+0x5e>
    }
    count--;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ecc:	d0ea      	beq.n	8004ea4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eda:	2200      	movs	r2, #0
 8004edc:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d003      	beq.n	8004eee <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eea:	2200      	movs	r2, #0
 8004eec:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004efc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	2200      	movs	r2, #0
 8004f02:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f10:	2200      	movs	r2, #0
 8004f12:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d003      	beq.n	8004f24 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f20:	2200      	movs	r2, #0
 8004f22:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0201 	bic.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b60      	cmp	r3, #96	; 0x60
 8004f3e:	d10e      	bne.n	8004f5e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	2200      	movs	r2, #0
 8004f54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f56:	6978      	ldr	r0, [r7, #20]
 8004f58:	f7fe fe24 	bl	8003ba4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f5c:	e027      	b.n	8004fae <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f5e:	7cfb      	ldrb	r3, [r7, #19]
 8004f60:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004f64:	2b28      	cmp	r3, #40	; 0x28
 8004f66:	d117      	bne.n	8004f98 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f86:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2228      	movs	r2, #40	; 0x28
 8004f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004f96:	e007      	b.n	8004fa8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004fa8:	6978      	ldr	r0, [r7, #20]
 8004faa:	f7fe fdf1 	bl	8003b90 <HAL_I2C_ErrorCallback>
}
 8004fae:	bf00      	nop
 8004fb0:	3718      	adds	r7, #24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20000000 	.word	0x20000000
 8004fbc:	14f8b589 	.word	0x14f8b589

08004fc0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b085      	sub	sp, #20
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004fcc:	4b13      	ldr	r3, [pc, #76]	; (800501c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	08db      	lsrs	r3, r3, #3
 8004fd2:	4a13      	ldr	r2, [pc, #76]	; (8005020 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd8:	0a1a      	lsrs	r2, r3, #8
 8004fda:	4613      	mov	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	4413      	add	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d107      	bne.n	8004ffe <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff2:	f043 0220 	orr.w	r2, r3, #32
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e008      	b.n	8005010 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005008:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800500c:	d0e9      	beq.n	8004fe2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	20000000 	.word	0x20000000
 8005020:	14f8b589 	.word	0x14f8b589

08005024 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005030:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005034:	d103      	bne.n	800503e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800503c:	e007      	b.n	800504e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005042:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005046:	d102      	bne.n	800504e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2208      	movs	r2, #8
 800504c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800504e:	bf00      	nop
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
 8005062:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800506a:	b2db      	uxtb	r3, r3
 800506c:	2b20      	cmp	r3, #32
 800506e:	d129      	bne.n	80050c4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2224      	movs	r2, #36	; 0x24
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 0201 	bic.w	r2, r2, #1
 8005086:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0210 	bic.w	r2, r2, #16
 8005096:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	683a      	ldr	r2, [r7, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2220      	movs	r2, #32
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80050c0:	2300      	movs	r3, #0
 80050c2:	e000      	b.n	80050c6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80050c4:	2302      	movs	r3, #2
  }
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b085      	sub	sp, #20
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80050dc:	2300      	movs	r3, #0
 80050de:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	2b20      	cmp	r3, #32
 80050ea:	d12a      	bne.n	8005142 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2224      	movs	r2, #36	; 0x24
 80050f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f022 0201 	bic.w	r2, r2, #1
 8005102:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800510c:	89fb      	ldrh	r3, [r7, #14]
 800510e:	f023 030f 	bic.w	r3, r3, #15
 8005112:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	b29a      	uxth	r2, r3
 8005118:	89fb      	ldrh	r3, [r7, #14]
 800511a:	4313      	orrs	r3, r2
 800511c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	89fa      	ldrh	r2, [r7, #14]
 8005124:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f042 0201 	orr.w	r2, r2, #1
 8005134:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2220      	movs	r2, #32
 800513a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800513e:	2300      	movs	r3, #0
 8005140:	e000      	b.n	8005144 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005142:	2302      	movs	r3, #2
  }
}
 8005144:	4618      	mov	r0, r3
 8005146:	3714      	adds	r7, #20
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005156:	2300      	movs	r3, #0
 8005158:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800515a:	2300      	movs	r3, #0
 800515c:	603b      	str	r3, [r7, #0]
 800515e:	4b20      	ldr	r3, [pc, #128]	; (80051e0 <HAL_PWREx_EnableOverDrive+0x90>)
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	4a1f      	ldr	r2, [pc, #124]	; (80051e0 <HAL_PWREx_EnableOverDrive+0x90>)
 8005164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005168:	6413      	str	r3, [r2, #64]	; 0x40
 800516a:	4b1d      	ldr	r3, [pc, #116]	; (80051e0 <HAL_PWREx_EnableOverDrive+0x90>)
 800516c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005172:	603b      	str	r3, [r7, #0]
 8005174:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005176:	4b1b      	ldr	r3, [pc, #108]	; (80051e4 <HAL_PWREx_EnableOverDrive+0x94>)
 8005178:	2201      	movs	r2, #1
 800517a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800517c:	f7fd fa46 	bl	800260c <HAL_GetTick>
 8005180:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005182:	e009      	b.n	8005198 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005184:	f7fd fa42 	bl	800260c <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005192:	d901      	bls.n	8005198 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e01f      	b.n	80051d8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005198:	4b13      	ldr	r3, [pc, #76]	; (80051e8 <HAL_PWREx_EnableOverDrive+0x98>)
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051a4:	d1ee      	bne.n	8005184 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80051a6:	4b11      	ldr	r3, [pc, #68]	; (80051ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80051a8:	2201      	movs	r2, #1
 80051aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051ac:	f7fd fa2e 	bl	800260c <HAL_GetTick>
 80051b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80051b2:	e009      	b.n	80051c8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80051b4:	f7fd fa2a 	bl	800260c <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051c2:	d901      	bls.n	80051c8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e007      	b.n	80051d8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80051c8:	4b07      	ldr	r3, [pc, #28]	; (80051e8 <HAL_PWREx_EnableOverDrive+0x98>)
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051d4:	d1ee      	bne.n	80051b4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80051d6:	2300      	movs	r3, #0
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3708      	adds	r7, #8
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}
 80051e0:	40023800 	.word	0x40023800
 80051e4:	420e0040 	.word	0x420e0040
 80051e8:	40007000 	.word	0x40007000
 80051ec:	420e0044 	.word	0x420e0044

080051f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b086      	sub	sp, #24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e267      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	d075      	beq.n	80052fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800520e:	4b88      	ldr	r3, [pc, #544]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f003 030c 	and.w	r3, r3, #12
 8005216:	2b04      	cmp	r3, #4
 8005218:	d00c      	beq.n	8005234 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800521a:	4b85      	ldr	r3, [pc, #532]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005222:	2b08      	cmp	r3, #8
 8005224:	d112      	bne.n	800524c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005226:	4b82      	ldr	r3, [pc, #520]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800522e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005232:	d10b      	bne.n	800524c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005234:	4b7e      	ldr	r3, [pc, #504]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d05b      	beq.n	80052f8 <HAL_RCC_OscConfig+0x108>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d157      	bne.n	80052f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e242      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005254:	d106      	bne.n	8005264 <HAL_RCC_OscConfig+0x74>
 8005256:	4b76      	ldr	r3, [pc, #472]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a75      	ldr	r2, [pc, #468]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800525c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005260:	6013      	str	r3, [r2, #0]
 8005262:	e01d      	b.n	80052a0 <HAL_RCC_OscConfig+0xb0>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800526c:	d10c      	bne.n	8005288 <HAL_RCC_OscConfig+0x98>
 800526e:	4b70      	ldr	r3, [pc, #448]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a6f      	ldr	r2, [pc, #444]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005274:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005278:	6013      	str	r3, [r2, #0]
 800527a:	4b6d      	ldr	r3, [pc, #436]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a6c      	ldr	r2, [pc, #432]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005280:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005284:	6013      	str	r3, [r2, #0]
 8005286:	e00b      	b.n	80052a0 <HAL_RCC_OscConfig+0xb0>
 8005288:	4b69      	ldr	r3, [pc, #420]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a68      	ldr	r2, [pc, #416]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800528e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005292:	6013      	str	r3, [r2, #0]
 8005294:	4b66      	ldr	r3, [pc, #408]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a65      	ldr	r2, [pc, #404]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800529a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800529e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d013      	beq.n	80052d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a8:	f7fd f9b0 	bl	800260c <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052b0:	f7fd f9ac 	bl	800260c <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b64      	cmp	r3, #100	; 0x64
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e207      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052c2:	4b5b      	ldr	r3, [pc, #364]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0f0      	beq.n	80052b0 <HAL_RCC_OscConfig+0xc0>
 80052ce:	e014      	b.n	80052fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d0:	f7fd f99c 	bl	800260c <HAL_GetTick>
 80052d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052d6:	e008      	b.n	80052ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052d8:	f7fd f998 	bl	800260c <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b64      	cmp	r3, #100	; 0x64
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e1f3      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ea:	4b51      	ldr	r3, [pc, #324]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1f0      	bne.n	80052d8 <HAL_RCC_OscConfig+0xe8>
 80052f6:	e000      	b.n	80052fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d063      	beq.n	80053ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005306:	4b4a      	ldr	r3, [pc, #296]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 030c 	and.w	r3, r3, #12
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00b      	beq.n	800532a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005312:	4b47      	ldr	r3, [pc, #284]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800531a:	2b08      	cmp	r3, #8
 800531c:	d11c      	bne.n	8005358 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800531e:	4b44      	ldr	r3, [pc, #272]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d116      	bne.n	8005358 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800532a:	4b41      	ldr	r3, [pc, #260]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0302 	and.w	r3, r3, #2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d005      	beq.n	8005342 <HAL_RCC_OscConfig+0x152>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d001      	beq.n	8005342 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e1c7      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005342:	4b3b      	ldr	r3, [pc, #236]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	00db      	lsls	r3, r3, #3
 8005350:	4937      	ldr	r1, [pc, #220]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005352:	4313      	orrs	r3, r2
 8005354:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005356:	e03a      	b.n	80053ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d020      	beq.n	80053a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005360:	4b34      	ldr	r3, [pc, #208]	; (8005434 <HAL_RCC_OscConfig+0x244>)
 8005362:	2201      	movs	r2, #1
 8005364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005366:	f7fd f951 	bl	800260c <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800536c:	e008      	b.n	8005380 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800536e:	f7fd f94d 	bl	800260c <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d901      	bls.n	8005380 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e1a8      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005380:	4b2b      	ldr	r3, [pc, #172]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0302 	and.w	r3, r3, #2
 8005388:	2b00      	cmp	r3, #0
 800538a:	d0f0      	beq.n	800536e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800538c:	4b28      	ldr	r3, [pc, #160]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	00db      	lsls	r3, r3, #3
 800539a:	4925      	ldr	r1, [pc, #148]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 800539c:	4313      	orrs	r3, r2
 800539e:	600b      	str	r3, [r1, #0]
 80053a0:	e015      	b.n	80053ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053a2:	4b24      	ldr	r3, [pc, #144]	; (8005434 <HAL_RCC_OscConfig+0x244>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a8:	f7fd f930 	bl	800260c <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053b0:	f7fd f92c 	bl	800260c <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e187      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053c2:	4b1b      	ldr	r3, [pc, #108]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1f0      	bne.n	80053b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0308 	and.w	r3, r3, #8
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d036      	beq.n	8005448 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d016      	beq.n	8005410 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053e2:	4b15      	ldr	r3, [pc, #84]	; (8005438 <HAL_RCC_OscConfig+0x248>)
 80053e4:	2201      	movs	r2, #1
 80053e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e8:	f7fd f910 	bl	800260c <HAL_GetTick>
 80053ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ee:	e008      	b.n	8005402 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053f0:	f7fd f90c 	bl	800260c <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e167      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005402:	4b0b      	ldr	r3, [pc, #44]	; (8005430 <HAL_RCC_OscConfig+0x240>)
 8005404:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b00      	cmp	r3, #0
 800540c:	d0f0      	beq.n	80053f0 <HAL_RCC_OscConfig+0x200>
 800540e:	e01b      	b.n	8005448 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005410:	4b09      	ldr	r3, [pc, #36]	; (8005438 <HAL_RCC_OscConfig+0x248>)
 8005412:	2200      	movs	r2, #0
 8005414:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005416:	f7fd f8f9 	bl	800260c <HAL_GetTick>
 800541a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800541c:	e00e      	b.n	800543c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800541e:	f7fd f8f5 	bl	800260c <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	2b02      	cmp	r3, #2
 800542a:	d907      	bls.n	800543c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e150      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
 8005430:	40023800 	.word	0x40023800
 8005434:	42470000 	.word	0x42470000
 8005438:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800543c:	4b88      	ldr	r3, [pc, #544]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800543e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1ea      	bne.n	800541e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0304 	and.w	r3, r3, #4
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 8097 	beq.w	8005584 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005456:	2300      	movs	r3, #0
 8005458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800545a:	4b81      	ldr	r3, [pc, #516]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10f      	bne.n	8005486 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005466:	2300      	movs	r3, #0
 8005468:	60bb      	str	r3, [r7, #8]
 800546a:	4b7d      	ldr	r3, [pc, #500]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	4a7c      	ldr	r2, [pc, #496]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005474:	6413      	str	r3, [r2, #64]	; 0x40
 8005476:	4b7a      	ldr	r3, [pc, #488]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800547e:	60bb      	str	r3, [r7, #8]
 8005480:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005482:	2301      	movs	r3, #1
 8005484:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005486:	4b77      	ldr	r3, [pc, #476]	; (8005664 <HAL_RCC_OscConfig+0x474>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800548e:	2b00      	cmp	r3, #0
 8005490:	d118      	bne.n	80054c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005492:	4b74      	ldr	r3, [pc, #464]	; (8005664 <HAL_RCC_OscConfig+0x474>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a73      	ldr	r2, [pc, #460]	; (8005664 <HAL_RCC_OscConfig+0x474>)
 8005498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800549c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800549e:	f7fd f8b5 	bl	800260c <HAL_GetTick>
 80054a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054a4:	e008      	b.n	80054b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054a6:	f7fd f8b1 	bl	800260c <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e10c      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b8:	4b6a      	ldr	r3, [pc, #424]	; (8005664 <HAL_RCC_OscConfig+0x474>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d0f0      	beq.n	80054a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d106      	bne.n	80054da <HAL_RCC_OscConfig+0x2ea>
 80054cc:	4b64      	ldr	r3, [pc, #400]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d0:	4a63      	ldr	r2, [pc, #396]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054d2:	f043 0301 	orr.w	r3, r3, #1
 80054d6:	6713      	str	r3, [r2, #112]	; 0x70
 80054d8:	e01c      	b.n	8005514 <HAL_RCC_OscConfig+0x324>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	2b05      	cmp	r3, #5
 80054e0:	d10c      	bne.n	80054fc <HAL_RCC_OscConfig+0x30c>
 80054e2:	4b5f      	ldr	r3, [pc, #380]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e6:	4a5e      	ldr	r2, [pc, #376]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054e8:	f043 0304 	orr.w	r3, r3, #4
 80054ec:	6713      	str	r3, [r2, #112]	; 0x70
 80054ee:	4b5c      	ldr	r3, [pc, #368]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f2:	4a5b      	ldr	r2, [pc, #364]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054f4:	f043 0301 	orr.w	r3, r3, #1
 80054f8:	6713      	str	r3, [r2, #112]	; 0x70
 80054fa:	e00b      	b.n	8005514 <HAL_RCC_OscConfig+0x324>
 80054fc:	4b58      	ldr	r3, [pc, #352]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80054fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005500:	4a57      	ldr	r2, [pc, #348]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005502:	f023 0301 	bic.w	r3, r3, #1
 8005506:	6713      	str	r3, [r2, #112]	; 0x70
 8005508:	4b55      	ldr	r3, [pc, #340]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800550a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550c:	4a54      	ldr	r2, [pc, #336]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800550e:	f023 0304 	bic.w	r3, r3, #4
 8005512:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d015      	beq.n	8005548 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800551c:	f7fd f876 	bl	800260c <HAL_GetTick>
 8005520:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005522:	e00a      	b.n	800553a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005524:	f7fd f872 	bl	800260c <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005532:	4293      	cmp	r3, r2
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e0cb      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800553a:	4b49      	ldr	r3, [pc, #292]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800553c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800553e:	f003 0302 	and.w	r3, r3, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d0ee      	beq.n	8005524 <HAL_RCC_OscConfig+0x334>
 8005546:	e014      	b.n	8005572 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005548:	f7fd f860 	bl	800260c <HAL_GetTick>
 800554c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800554e:	e00a      	b.n	8005566 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005550:	f7fd f85c 	bl	800260c <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	f241 3288 	movw	r2, #5000	; 0x1388
 800555e:	4293      	cmp	r3, r2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e0b5      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005566:	4b3e      	ldr	r3, [pc, #248]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1ee      	bne.n	8005550 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005572:	7dfb      	ldrb	r3, [r7, #23]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d105      	bne.n	8005584 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005578:	4b39      	ldr	r3, [pc, #228]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800557a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557c:	4a38      	ldr	r2, [pc, #224]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800557e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005582:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 80a1 	beq.w	80056d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800558e:	4b34      	ldr	r3, [pc, #208]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 030c 	and.w	r3, r3, #12
 8005596:	2b08      	cmp	r3, #8
 8005598:	d05c      	beq.n	8005654 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d141      	bne.n	8005626 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055a2:	4b31      	ldr	r3, [pc, #196]	; (8005668 <HAL_RCC_OscConfig+0x478>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a8:	f7fd f830 	bl	800260c <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055ae:	e008      	b.n	80055c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055b0:	f7fd f82c 	bl	800260c <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e087      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055c2:	4b27      	ldr	r3, [pc, #156]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1f0      	bne.n	80055b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69da      	ldr	r2, [r3, #28]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055dc:	019b      	lsls	r3, r3, #6
 80055de:	431a      	orrs	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e4:	085b      	lsrs	r3, r3, #1
 80055e6:	3b01      	subs	r3, #1
 80055e8:	041b      	lsls	r3, r3, #16
 80055ea:	431a      	orrs	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f0:	061b      	lsls	r3, r3, #24
 80055f2:	491b      	ldr	r1, [pc, #108]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055f8:	4b1b      	ldr	r3, [pc, #108]	; (8005668 <HAL_RCC_OscConfig+0x478>)
 80055fa:	2201      	movs	r2, #1
 80055fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055fe:	f7fd f805 	bl	800260c <HAL_GetTick>
 8005602:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005604:	e008      	b.n	8005618 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005606:	f7fd f801 	bl	800260c <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	2b02      	cmp	r3, #2
 8005612:	d901      	bls.n	8005618 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e05c      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005618:	4b11      	ldr	r3, [pc, #68]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d0f0      	beq.n	8005606 <HAL_RCC_OscConfig+0x416>
 8005624:	e054      	b.n	80056d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005626:	4b10      	ldr	r3, [pc, #64]	; (8005668 <HAL_RCC_OscConfig+0x478>)
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800562c:	f7fc ffee 	bl	800260c <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005632:	e008      	b.n	8005646 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005634:	f7fc ffea 	bl	800260c <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e045      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005646:	4b06      	ldr	r3, [pc, #24]	; (8005660 <HAL_RCC_OscConfig+0x470>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1f0      	bne.n	8005634 <HAL_RCC_OscConfig+0x444>
 8005652:	e03d      	b.n	80056d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d107      	bne.n	800566c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e038      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
 8005660:	40023800 	.word	0x40023800
 8005664:	40007000 	.word	0x40007000
 8005668:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800566c:	4b1b      	ldr	r3, [pc, #108]	; (80056dc <HAL_RCC_OscConfig+0x4ec>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d028      	beq.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005684:	429a      	cmp	r2, r3
 8005686:	d121      	bne.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005692:	429a      	cmp	r2, r3
 8005694:	d11a      	bne.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800569c:	4013      	ands	r3, r2
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80056a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d111      	bne.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056b2:	085b      	lsrs	r3, r3, #1
 80056b4:	3b01      	subs	r3, #1
 80056b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d107      	bne.n	80056cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d001      	beq.n	80056d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e000      	b.n	80056d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3718      	adds	r7, #24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	40023800 	.word	0x40023800

080056e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e0cc      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056f4:	4b68      	ldr	r3, [pc, #416]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 030f 	and.w	r3, r3, #15
 80056fc:	683a      	ldr	r2, [r7, #0]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d90c      	bls.n	800571c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005702:	4b65      	ldr	r3, [pc, #404]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 8005704:	683a      	ldr	r2, [r7, #0]
 8005706:	b2d2      	uxtb	r2, r2
 8005708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800570a:	4b63      	ldr	r3, [pc, #396]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 030f 	and.w	r3, r3, #15
 8005712:	683a      	ldr	r2, [r7, #0]
 8005714:	429a      	cmp	r2, r3
 8005716:	d001      	beq.n	800571c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e0b8      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d020      	beq.n	800576a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d005      	beq.n	8005740 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005734:	4b59      	ldr	r3, [pc, #356]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	4a58      	ldr	r2, [pc, #352]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 800573a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800573e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800574c:	4b53      	ldr	r3, [pc, #332]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	4a52      	ldr	r2, [pc, #328]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005752:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005756:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005758:	4b50      	ldr	r3, [pc, #320]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	494d      	ldr	r1, [pc, #308]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005766:	4313      	orrs	r3, r2
 8005768:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d044      	beq.n	8005800 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d107      	bne.n	800578e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800577e:	4b47      	ldr	r3, [pc, #284]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d119      	bne.n	80057be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e07f      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	2b02      	cmp	r3, #2
 8005794:	d003      	beq.n	800579e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800579a:	2b03      	cmp	r3, #3
 800579c:	d107      	bne.n	80057ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800579e:	4b3f      	ldr	r3, [pc, #252]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d109      	bne.n	80057be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e06f      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057ae:	4b3b      	ldr	r3, [pc, #236]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e067      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057be:	4b37      	ldr	r3, [pc, #220]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f023 0203 	bic.w	r2, r3, #3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	4934      	ldr	r1, [pc, #208]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057d0:	f7fc ff1c 	bl	800260c <HAL_GetTick>
 80057d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057d6:	e00a      	b.n	80057ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057d8:	f7fc ff18 	bl	800260c <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e04f      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ee:	4b2b      	ldr	r3, [pc, #172]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 020c 	and.w	r2, r3, #12
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d1eb      	bne.n	80057d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005800:	4b25      	ldr	r3, [pc, #148]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 030f 	and.w	r3, r3, #15
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	429a      	cmp	r2, r3
 800580c:	d20c      	bcs.n	8005828 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800580e:	4b22      	ldr	r3, [pc, #136]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 8005810:	683a      	ldr	r2, [r7, #0]
 8005812:	b2d2      	uxtb	r2, r2
 8005814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005816:	4b20      	ldr	r3, [pc, #128]	; (8005898 <HAL_RCC_ClockConfig+0x1b8>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 030f 	and.w	r3, r3, #15
 800581e:	683a      	ldr	r2, [r7, #0]
 8005820:	429a      	cmp	r2, r3
 8005822:	d001      	beq.n	8005828 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e032      	b.n	800588e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0304 	and.w	r3, r3, #4
 8005830:	2b00      	cmp	r3, #0
 8005832:	d008      	beq.n	8005846 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005834:	4b19      	ldr	r3, [pc, #100]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	4916      	ldr	r1, [pc, #88]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005842:	4313      	orrs	r3, r2
 8005844:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0308 	and.w	r3, r3, #8
 800584e:	2b00      	cmp	r3, #0
 8005850:	d009      	beq.n	8005866 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005852:	4b12      	ldr	r3, [pc, #72]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	00db      	lsls	r3, r3, #3
 8005860:	490e      	ldr	r1, [pc, #56]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 8005862:	4313      	orrs	r3, r2
 8005864:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005866:	f000 f821 	bl	80058ac <HAL_RCC_GetSysClockFreq>
 800586a:	4602      	mov	r2, r0
 800586c:	4b0b      	ldr	r3, [pc, #44]	; (800589c <HAL_RCC_ClockConfig+0x1bc>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	091b      	lsrs	r3, r3, #4
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	490a      	ldr	r1, [pc, #40]	; (80058a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005878:	5ccb      	ldrb	r3, [r1, r3]
 800587a:	fa22 f303 	lsr.w	r3, r2, r3
 800587e:	4a09      	ldr	r2, [pc, #36]	; (80058a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005882:	4b09      	ldr	r3, [pc, #36]	; (80058a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4618      	mov	r0, r3
 8005888:	f7fc fbca 	bl	8002020 <HAL_InitTick>

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	40023c00 	.word	0x40023c00
 800589c:	40023800 	.word	0x40023800
 80058a0:	0800e634 	.word	0x0800e634
 80058a4:	20000000 	.word	0x20000000
 80058a8:	20000004 	.word	0x20000004

080058ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058b0:	b094      	sub	sp, #80	; 0x50
 80058b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80058b4:	2300      	movs	r3, #0
 80058b6:	647b      	str	r3, [r7, #68]	; 0x44
 80058b8:	2300      	movs	r3, #0
 80058ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058bc:	2300      	movs	r3, #0
 80058be:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80058c0:	2300      	movs	r3, #0
 80058c2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058c4:	4b79      	ldr	r3, [pc, #484]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f003 030c 	and.w	r3, r3, #12
 80058cc:	2b08      	cmp	r3, #8
 80058ce:	d00d      	beq.n	80058ec <HAL_RCC_GetSysClockFreq+0x40>
 80058d0:	2b08      	cmp	r3, #8
 80058d2:	f200 80e1 	bhi.w	8005a98 <HAL_RCC_GetSysClockFreq+0x1ec>
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d002      	beq.n	80058e0 <HAL_RCC_GetSysClockFreq+0x34>
 80058da:	2b04      	cmp	r3, #4
 80058dc:	d003      	beq.n	80058e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80058de:	e0db      	b.n	8005a98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058e0:	4b73      	ldr	r3, [pc, #460]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x204>)
 80058e2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80058e4:	e0db      	b.n	8005a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058e6:	4b73      	ldr	r3, [pc, #460]	; (8005ab4 <HAL_RCC_GetSysClockFreq+0x208>)
 80058e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058ea:	e0d8      	b.n	8005a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058ec:	4b6f      	ldr	r3, [pc, #444]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058f4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058f6:	4b6d      	ldr	r3, [pc, #436]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d063      	beq.n	80059ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005902:	4b6a      	ldr	r3, [pc, #424]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	099b      	lsrs	r3, r3, #6
 8005908:	2200      	movs	r2, #0
 800590a:	63bb      	str	r3, [r7, #56]	; 0x38
 800590c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800590e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005914:	633b      	str	r3, [r7, #48]	; 0x30
 8005916:	2300      	movs	r3, #0
 8005918:	637b      	str	r3, [r7, #52]	; 0x34
 800591a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800591e:	4622      	mov	r2, r4
 8005920:	462b      	mov	r3, r5
 8005922:	f04f 0000 	mov.w	r0, #0
 8005926:	f04f 0100 	mov.w	r1, #0
 800592a:	0159      	lsls	r1, r3, #5
 800592c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005930:	0150      	lsls	r0, r2, #5
 8005932:	4602      	mov	r2, r0
 8005934:	460b      	mov	r3, r1
 8005936:	4621      	mov	r1, r4
 8005938:	1a51      	subs	r1, r2, r1
 800593a:	6139      	str	r1, [r7, #16]
 800593c:	4629      	mov	r1, r5
 800593e:	eb63 0301 	sbc.w	r3, r3, r1
 8005942:	617b      	str	r3, [r7, #20]
 8005944:	f04f 0200 	mov.w	r2, #0
 8005948:	f04f 0300 	mov.w	r3, #0
 800594c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005950:	4659      	mov	r1, fp
 8005952:	018b      	lsls	r3, r1, #6
 8005954:	4651      	mov	r1, sl
 8005956:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800595a:	4651      	mov	r1, sl
 800595c:	018a      	lsls	r2, r1, #6
 800595e:	4651      	mov	r1, sl
 8005960:	ebb2 0801 	subs.w	r8, r2, r1
 8005964:	4659      	mov	r1, fp
 8005966:	eb63 0901 	sbc.w	r9, r3, r1
 800596a:	f04f 0200 	mov.w	r2, #0
 800596e:	f04f 0300 	mov.w	r3, #0
 8005972:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005976:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800597a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800597e:	4690      	mov	r8, r2
 8005980:	4699      	mov	r9, r3
 8005982:	4623      	mov	r3, r4
 8005984:	eb18 0303 	adds.w	r3, r8, r3
 8005988:	60bb      	str	r3, [r7, #8]
 800598a:	462b      	mov	r3, r5
 800598c:	eb49 0303 	adc.w	r3, r9, r3
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	f04f 0200 	mov.w	r2, #0
 8005996:	f04f 0300 	mov.w	r3, #0
 800599a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800599e:	4629      	mov	r1, r5
 80059a0:	024b      	lsls	r3, r1, #9
 80059a2:	4621      	mov	r1, r4
 80059a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80059a8:	4621      	mov	r1, r4
 80059aa:	024a      	lsls	r2, r1, #9
 80059ac:	4610      	mov	r0, r2
 80059ae:	4619      	mov	r1, r3
 80059b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059b2:	2200      	movs	r2, #0
 80059b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80059b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059bc:	f7fb f904 	bl	8000bc8 <__aeabi_uldivmod>
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4613      	mov	r3, r2
 80059c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059c8:	e058      	b.n	8005a7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059ca:	4b38      	ldr	r3, [pc, #224]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	099b      	lsrs	r3, r3, #6
 80059d0:	2200      	movs	r2, #0
 80059d2:	4618      	mov	r0, r3
 80059d4:	4611      	mov	r1, r2
 80059d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80059da:	623b      	str	r3, [r7, #32]
 80059dc:	2300      	movs	r3, #0
 80059de:	627b      	str	r3, [r7, #36]	; 0x24
 80059e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80059e4:	4642      	mov	r2, r8
 80059e6:	464b      	mov	r3, r9
 80059e8:	f04f 0000 	mov.w	r0, #0
 80059ec:	f04f 0100 	mov.w	r1, #0
 80059f0:	0159      	lsls	r1, r3, #5
 80059f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059f6:	0150      	lsls	r0, r2, #5
 80059f8:	4602      	mov	r2, r0
 80059fa:	460b      	mov	r3, r1
 80059fc:	4641      	mov	r1, r8
 80059fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a02:	4649      	mov	r1, r9
 8005a04:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	f04f 0300 	mov.w	r3, #0
 8005a10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a1c:	ebb2 040a 	subs.w	r4, r2, sl
 8005a20:	eb63 050b 	sbc.w	r5, r3, fp
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	f04f 0300 	mov.w	r3, #0
 8005a2c:	00eb      	lsls	r3, r5, #3
 8005a2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a32:	00e2      	lsls	r2, r4, #3
 8005a34:	4614      	mov	r4, r2
 8005a36:	461d      	mov	r5, r3
 8005a38:	4643      	mov	r3, r8
 8005a3a:	18e3      	adds	r3, r4, r3
 8005a3c:	603b      	str	r3, [r7, #0]
 8005a3e:	464b      	mov	r3, r9
 8005a40:	eb45 0303 	adc.w	r3, r5, r3
 8005a44:	607b      	str	r3, [r7, #4]
 8005a46:	f04f 0200 	mov.w	r2, #0
 8005a4a:	f04f 0300 	mov.w	r3, #0
 8005a4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a52:	4629      	mov	r1, r5
 8005a54:	028b      	lsls	r3, r1, #10
 8005a56:	4621      	mov	r1, r4
 8005a58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a5c:	4621      	mov	r1, r4
 8005a5e:	028a      	lsls	r2, r1, #10
 8005a60:	4610      	mov	r0, r2
 8005a62:	4619      	mov	r1, r3
 8005a64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a66:	2200      	movs	r2, #0
 8005a68:	61bb      	str	r3, [r7, #24]
 8005a6a:	61fa      	str	r2, [r7, #28]
 8005a6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a70:	f7fb f8aa 	bl	8000bc8 <__aeabi_uldivmod>
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	4613      	mov	r3, r2
 8005a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a7c:	4b0b      	ldr	r3, [pc, #44]	; (8005aac <HAL_RCC_GetSysClockFreq+0x200>)
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	0c1b      	lsrs	r3, r3, #16
 8005a82:	f003 0303 	and.w	r3, r3, #3
 8005a86:	3301      	adds	r3, #1
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005a8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a96:	e002      	b.n	8005a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a98:	4b05      	ldr	r3, [pc, #20]	; (8005ab0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a9a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3750      	adds	r7, #80	; 0x50
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005aaa:	bf00      	nop
 8005aac:	40023800 	.word	0x40023800
 8005ab0:	00f42400 	.word	0x00f42400
 8005ab4:	007a1200 	.word	0x007a1200

08005ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005abc:	4b03      	ldr	r3, [pc, #12]	; (8005acc <HAL_RCC_GetHCLKFreq+0x14>)
 8005abe:	681b      	ldr	r3, [r3, #0]
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20000000 	.word	0x20000000

08005ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ad4:	f7ff fff0 	bl	8005ab8 <HAL_RCC_GetHCLKFreq>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	4b05      	ldr	r3, [pc, #20]	; (8005af0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	0a9b      	lsrs	r3, r3, #10
 8005ae0:	f003 0307 	and.w	r3, r3, #7
 8005ae4:	4903      	ldr	r1, [pc, #12]	; (8005af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ae6:	5ccb      	ldrb	r3, [r1, r3]
 8005ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	40023800 	.word	0x40023800
 8005af4:	0800e644 	.word	0x0800e644

08005af8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005afc:	f7ff ffdc 	bl	8005ab8 <HAL_RCC_GetHCLKFreq>
 8005b00:	4602      	mov	r2, r0
 8005b02:	4b05      	ldr	r3, [pc, #20]	; (8005b18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	0b5b      	lsrs	r3, r3, #13
 8005b08:	f003 0307 	and.w	r3, r3, #7
 8005b0c:	4903      	ldr	r1, [pc, #12]	; (8005b1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b0e:	5ccb      	ldrb	r3, [r1, r3]
 8005b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	bd80      	pop	{r7, pc}
 8005b18:	40023800 	.word	0x40023800
 8005b1c:	0800e644 	.word	0x0800e644

08005b20 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	220f      	movs	r2, #15
 8005b2e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005b30:	4b12      	ldr	r3, [pc, #72]	; (8005b7c <HAL_RCC_GetClockConfig+0x5c>)
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f003 0203 	and.w	r2, r3, #3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005b3c:	4b0f      	ldr	r3, [pc, #60]	; (8005b7c <HAL_RCC_GetClockConfig+0x5c>)
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005b48:	4b0c      	ldr	r3, [pc, #48]	; (8005b7c <HAL_RCC_GetClockConfig+0x5c>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005b54:	4b09      	ldr	r3, [pc, #36]	; (8005b7c <HAL_RCC_GetClockConfig+0x5c>)
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	08db      	lsrs	r3, r3, #3
 8005b5a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005b62:	4b07      	ldr	r3, [pc, #28]	; (8005b80 <HAL_RCC_GetClockConfig+0x60>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 020f 	and.w	r2, r3, #15
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	601a      	str	r2, [r3, #0]
}
 8005b6e:	bf00      	nop
 8005b70:	370c      	adds	r7, #12
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	40023800 	.word	0x40023800
 8005b80:	40023c00 	.word	0x40023c00

08005b84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d101      	bne.n	8005b96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e07b      	b.n	8005c8e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d108      	bne.n	8005bb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ba6:	d009      	beq.n	8005bbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	61da      	str	r2, [r3, #28]
 8005bae:	e005      	b.n	8005bbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d106      	bne.n	8005bdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f7fc f896 	bl	8001d08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bf2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c04:	431a      	orrs	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	f003 0302 	and.w	r3, r3, #2
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	431a      	orrs	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	69db      	ldr	r3, [r3, #28]
 8005c32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c36:	431a      	orrs	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a1b      	ldr	r3, [r3, #32]
 8005c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c40:	ea42 0103 	orr.w	r1, r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c48:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	430a      	orrs	r2, r1
 8005c52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	0c1b      	lsrs	r3, r3, #16
 8005c5a:	f003 0104 	and.w	r1, r3, #4
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	f003 0210 	and.w	r2, r3, #16
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	69da      	ldr	r2, [r3, #28]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
	...

08005c98 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b088      	sub	sp, #32
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cb0:	69bb      	ldr	r3, [r7, #24]
 8005cb2:	099b      	lsrs	r3, r3, #6
 8005cb4:	f003 0301 	and.w	r3, r3, #1
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d10f      	bne.n	8005cdc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	099b      	lsrs	r3, r3, #6
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d004      	beq.n	8005cdc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	4798      	blx	r3
    return;
 8005cda:	e0d7      	b.n	8005e8c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	085b      	lsrs	r3, r3, #1
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00a      	beq.n	8005cfe <HAL_SPI_IRQHandler+0x66>
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	09db      	lsrs	r3, r3, #7
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d004      	beq.n	8005cfe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	4798      	blx	r3
    return;
 8005cfc:	e0c6      	b.n	8005e8c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d10c      	bne.n	8005d24 <HAL_SPI_IRQHandler+0x8c>
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	099b      	lsrs	r3, r3, #6
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d106      	bne.n	8005d24 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	0a1b      	lsrs	r3, r3, #8
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f000 80b4 	beq.w	8005e8c <HAL_SPI_IRQHandler+0x1f4>
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	095b      	lsrs	r3, r3, #5
 8005d28:	f003 0301 	and.w	r3, r3, #1
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 80ad 	beq.w	8005e8c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	099b      	lsrs	r3, r3, #6
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d023      	beq.n	8005d86 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	2b03      	cmp	r3, #3
 8005d48:	d011      	beq.n	8005d6e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d4e:	f043 0204 	orr.w	r2, r3, #4
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d56:	2300      	movs	r3, #0
 8005d58:	617b      	str	r3, [r7, #20]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	617b      	str	r3, [r7, #20]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	617b      	str	r3, [r7, #20]
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	e00b      	b.n	8005d86 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d6e:	2300      	movs	r3, #0
 8005d70:	613b      	str	r3, [r7, #16]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	613b      	str	r3, [r7, #16]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	613b      	str	r3, [r7, #16]
 8005d82:	693b      	ldr	r3, [r7, #16]
        return;
 8005d84:	e082      	b.n	8005e8c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	095b      	lsrs	r3, r3, #5
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d014      	beq.n	8005dbc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d96:	f043 0201 	orr.w	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	60fb      	str	r3, [r7, #12]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005db8:	601a      	str	r2, [r3, #0]
 8005dba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	0a1b      	lsrs	r3, r3, #8
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00c      	beq.n	8005de2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dcc:	f043 0208 	orr.w	r2, r3, #8
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	60bb      	str	r3, [r7, #8]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	60bb      	str	r3, [r7, #8]
 8005de0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d04f      	beq.n	8005e8a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005df8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <HAL_SPI_IRQHandler+0x17e>
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d034      	beq.n	8005e80 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0203 	bic.w	r2, r2, #3
 8005e24:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d011      	beq.n	8005e52 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e32:	4a18      	ldr	r2, [pc, #96]	; (8005e94 <HAL_SPI_IRQHandler+0x1fc>)
 8005e34:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fc fe66 	bl	8002b0c <HAL_DMA_Abort_IT>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d016      	beq.n	8005e88 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e5e:	4a0d      	ldr	r2, [pc, #52]	; (8005e94 <HAL_SPI_IRQHandler+0x1fc>)
 8005e60:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7fc fe50 	bl	8002b0c <HAL_DMA_Abort_IT>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00a      	beq.n	8005e88 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005e7e:	e003      	b.n	8005e88 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 f809 	bl	8005e98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005e86:	e000      	b.n	8005e8a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005e88:	bf00      	nop
    return;
 8005e8a:	bf00      	nop
  }
}
 8005e8c:	3720      	adds	r7, #32
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	08005ead 	.word	0x08005ead

08005e98 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f7ff ffe6 	bl	8005e98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ecc:	bf00      	nop
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d101      	bne.n	8005ee6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e041      	b.n	8005f6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d106      	bne.n	8005f00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7fb fe1e 	bl	8001b3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2202      	movs	r2, #2
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	3304      	adds	r3, #4
 8005f10:	4619      	mov	r1, r3
 8005f12:	4610      	mov	r0, r2
 8005f14:	f000 f9ce 	bl	80062b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3708      	adds	r7, #8
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
	...

08005f74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d001      	beq.n	8005f8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e04e      	b.n	800602a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68da      	ldr	r2, [r3, #12]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 0201 	orr.w	r2, r2, #1
 8005fa2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a23      	ldr	r2, [pc, #140]	; (8006038 <HAL_TIM_Base_Start_IT+0xc4>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d022      	beq.n	8005ff4 <HAL_TIM_Base_Start_IT+0x80>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fb6:	d01d      	beq.n	8005ff4 <HAL_TIM_Base_Start_IT+0x80>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a1f      	ldr	r2, [pc, #124]	; (800603c <HAL_TIM_Base_Start_IT+0xc8>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d018      	beq.n	8005ff4 <HAL_TIM_Base_Start_IT+0x80>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a1e      	ldr	r2, [pc, #120]	; (8006040 <HAL_TIM_Base_Start_IT+0xcc>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d013      	beq.n	8005ff4 <HAL_TIM_Base_Start_IT+0x80>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a1c      	ldr	r2, [pc, #112]	; (8006044 <HAL_TIM_Base_Start_IT+0xd0>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d00e      	beq.n	8005ff4 <HAL_TIM_Base_Start_IT+0x80>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1b      	ldr	r2, [pc, #108]	; (8006048 <HAL_TIM_Base_Start_IT+0xd4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d009      	beq.n	8005ff4 <HAL_TIM_Base_Start_IT+0x80>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a19      	ldr	r2, [pc, #100]	; (800604c <HAL_TIM_Base_Start_IT+0xd8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d004      	beq.n	8005ff4 <HAL_TIM_Base_Start_IT+0x80>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a18      	ldr	r2, [pc, #96]	; (8006050 <HAL_TIM_Base_Start_IT+0xdc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d111      	bne.n	8006018 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f003 0307 	and.w	r3, r3, #7
 8005ffe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2b06      	cmp	r3, #6
 8006004:	d010      	beq.n	8006028 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f042 0201 	orr.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006016:	e007      	b.n	8006028 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f042 0201 	orr.w	r2, r2, #1
 8006026:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	40010000 	.word	0x40010000
 800603c:	40000400 	.word	0x40000400
 8006040:	40000800 	.word	0x40000800
 8006044:	40000c00 	.word	0x40000c00
 8006048:	40010400 	.word	0x40010400
 800604c:	40014000 	.word	0x40014000
 8006050:	40001800 	.word	0x40001800

08006054 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b082      	sub	sp, #8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	f003 0302 	and.w	r3, r3, #2
 8006066:	2b02      	cmp	r3, #2
 8006068:	d122      	bne.n	80060b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b02      	cmp	r3, #2
 8006076:	d11b      	bne.n	80060b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f06f 0202 	mvn.w	r2, #2
 8006080:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	f003 0303 	and.w	r3, r3, #3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f8ee 	bl	8006278 <HAL_TIM_IC_CaptureCallback>
 800609c:	e005      	b.n	80060aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f8e0 	bl	8006264 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 f8f1 	bl	800628c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	f003 0304 	and.w	r3, r3, #4
 80060ba:	2b04      	cmp	r3, #4
 80060bc:	d122      	bne.n	8006104 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	f003 0304 	and.w	r3, r3, #4
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d11b      	bne.n	8006104 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f06f 0204 	mvn.w	r2, #4
 80060d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2202      	movs	r2, #2
 80060da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f8c4 	bl	8006278 <HAL_TIM_IC_CaptureCallback>
 80060f0:	e005      	b.n	80060fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f8b6 	bl	8006264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 f8c7 	bl	800628c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	f003 0308 	and.w	r3, r3, #8
 800610e:	2b08      	cmp	r3, #8
 8006110:	d122      	bne.n	8006158 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	f003 0308 	and.w	r3, r3, #8
 800611c:	2b08      	cmp	r3, #8
 800611e:	d11b      	bne.n	8006158 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f06f 0208 	mvn.w	r2, #8
 8006128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2204      	movs	r2, #4
 800612e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	69db      	ldr	r3, [r3, #28]
 8006136:	f003 0303 	and.w	r3, r3, #3
 800613a:	2b00      	cmp	r3, #0
 800613c:	d003      	beq.n	8006146 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f89a 	bl	8006278 <HAL_TIM_IC_CaptureCallback>
 8006144:	e005      	b.n	8006152 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 f88c 	bl	8006264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 f89d 	bl	800628c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	f003 0310 	and.w	r3, r3, #16
 8006162:	2b10      	cmp	r3, #16
 8006164:	d122      	bne.n	80061ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	f003 0310 	and.w	r3, r3, #16
 8006170:	2b10      	cmp	r3, #16
 8006172:	d11b      	bne.n	80061ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f06f 0210 	mvn.w	r2, #16
 800617c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2208      	movs	r2, #8
 8006182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800618e:	2b00      	cmp	r3, #0
 8006190:	d003      	beq.n	800619a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 f870 	bl	8006278 <HAL_TIM_IC_CaptureCallback>
 8006198:	e005      	b.n	80061a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 f862 	bl	8006264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 f873 	bl	800628c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d10e      	bne.n	80061d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d107      	bne.n	80061d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f06f 0201 	mvn.w	r2, #1
 80061d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fb fc3e 	bl	8001a54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061e2:	2b80      	cmp	r3, #128	; 0x80
 80061e4:	d10e      	bne.n	8006204 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f0:	2b80      	cmp	r3, #128	; 0x80
 80061f2:	d107      	bne.n	8006204 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 f902 	bl	8006408 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620e:	2b40      	cmp	r3, #64	; 0x40
 8006210:	d10e      	bne.n	8006230 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621c:	2b40      	cmp	r3, #64	; 0x40
 800621e:	d107      	bne.n	8006230 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f838 	bl	80062a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	f003 0320 	and.w	r3, r3, #32
 800623a:	2b20      	cmp	r3, #32
 800623c:	d10e      	bne.n	800625c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b20      	cmp	r3, #32
 800624a:	d107      	bne.n	800625c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f06f 0220 	mvn.w	r2, #32
 8006254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f8cc 	bl	80063f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800625c:	bf00      	nop
 800625e:	3708      	adds	r7, #8
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800626c:	bf00      	nop
 800626e:	370c      	adds	r7, #12
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062a8:	bf00      	nop
 80062aa:	370c      	adds	r7, #12
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a40      	ldr	r2, [pc, #256]	; (80063c8 <TIM_Base_SetConfig+0x114>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d013      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062d2:	d00f      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a3d      	ldr	r2, [pc, #244]	; (80063cc <TIM_Base_SetConfig+0x118>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d00b      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a3c      	ldr	r2, [pc, #240]	; (80063d0 <TIM_Base_SetConfig+0x11c>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d007      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a3b      	ldr	r2, [pc, #236]	; (80063d4 <TIM_Base_SetConfig+0x120>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d003      	beq.n	80062f4 <TIM_Base_SetConfig+0x40>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a3a      	ldr	r2, [pc, #232]	; (80063d8 <TIM_Base_SetConfig+0x124>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d108      	bne.n	8006306 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	4313      	orrs	r3, r2
 8006304:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a2f      	ldr	r2, [pc, #188]	; (80063c8 <TIM_Base_SetConfig+0x114>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d02b      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006314:	d027      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a2c      	ldr	r2, [pc, #176]	; (80063cc <TIM_Base_SetConfig+0x118>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d023      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a2b      	ldr	r2, [pc, #172]	; (80063d0 <TIM_Base_SetConfig+0x11c>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d01f      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a2a      	ldr	r2, [pc, #168]	; (80063d4 <TIM_Base_SetConfig+0x120>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d01b      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a29      	ldr	r2, [pc, #164]	; (80063d8 <TIM_Base_SetConfig+0x124>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d017      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a28      	ldr	r2, [pc, #160]	; (80063dc <TIM_Base_SetConfig+0x128>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d013      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a27      	ldr	r2, [pc, #156]	; (80063e0 <TIM_Base_SetConfig+0x12c>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d00f      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a26      	ldr	r2, [pc, #152]	; (80063e4 <TIM_Base_SetConfig+0x130>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d00b      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a25      	ldr	r2, [pc, #148]	; (80063e8 <TIM_Base_SetConfig+0x134>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d007      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a24      	ldr	r2, [pc, #144]	; (80063ec <TIM_Base_SetConfig+0x138>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d003      	beq.n	8006366 <TIM_Base_SetConfig+0xb2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a23      	ldr	r2, [pc, #140]	; (80063f0 <TIM_Base_SetConfig+0x13c>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d108      	bne.n	8006378 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800636c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	4313      	orrs	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	695b      	ldr	r3, [r3, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a0a      	ldr	r2, [pc, #40]	; (80063c8 <TIM_Base_SetConfig+0x114>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d003      	beq.n	80063ac <TIM_Base_SetConfig+0xf8>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a0c      	ldr	r2, [pc, #48]	; (80063d8 <TIM_Base_SetConfig+0x124>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d103      	bne.n	80063b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	691a      	ldr	r2, [r3, #16]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	615a      	str	r2, [r3, #20]
}
 80063ba:	bf00      	nop
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	40010000 	.word	0x40010000
 80063cc:	40000400 	.word	0x40000400
 80063d0:	40000800 	.word	0x40000800
 80063d4:	40000c00 	.word	0x40000c00
 80063d8:	40010400 	.word	0x40010400
 80063dc:	40014000 	.word	0x40014000
 80063e0:	40014400 	.word	0x40014400
 80063e4:	40014800 	.word	0x40014800
 80063e8:	40001800 	.word	0x40001800
 80063ec:	40001c00 	.word	0x40001c00
 80063f0:	40002000 	.word	0x40002000

080063f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063fc:	bf00      	nop
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d101      	bne.n	800642e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e03f      	b.n	80064ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006434:	b2db      	uxtb	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d106      	bne.n	8006448 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f7fb fd36 	bl	8001eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2224      	movs	r2, #36	; 0x24
 800644c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68da      	ldr	r2, [r3, #12]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800645e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 ffed 	bl	8007440 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	691a      	ldr	r2, [r3, #16]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006474:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	695a      	ldr	r2, [r3, #20]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006484:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68da      	ldr	r2, [r3, #12]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006494:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2220      	movs	r2, #32
 80064a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2220      	movs	r2, #32
 80064a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b08a      	sub	sp, #40	; 0x28
 80064ba:	af02      	add	r7, sp, #8
 80064bc:	60f8      	str	r0, [r7, #12]
 80064be:	60b9      	str	r1, [r7, #8]
 80064c0:	603b      	str	r3, [r7, #0]
 80064c2:	4613      	mov	r3, r2
 80064c4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064c6:	2300      	movs	r3, #0
 80064c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b20      	cmp	r3, #32
 80064d4:	d17c      	bne.n	80065d0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d002      	beq.n	80064e2 <HAL_UART_Transmit+0x2c>
 80064dc:	88fb      	ldrh	r3, [r7, #6]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e075      	b.n	80065d2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d101      	bne.n	80064f4 <HAL_UART_Transmit+0x3e>
 80064f0:	2302      	movs	r3, #2
 80064f2:	e06e      	b.n	80065d2 <HAL_UART_Transmit+0x11c>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2221      	movs	r2, #33	; 0x21
 8006506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800650a:	f7fc f87f 	bl	800260c <HAL_GetTick>
 800650e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	88fa      	ldrh	r2, [r7, #6]
 8006514:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	88fa      	ldrh	r2, [r7, #6]
 800651a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006524:	d108      	bne.n	8006538 <HAL_UART_Transmit+0x82>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d104      	bne.n	8006538 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800652e:	2300      	movs	r3, #0
 8006530:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	61bb      	str	r3, [r7, #24]
 8006536:	e003      	b.n	8006540 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800653c:	2300      	movs	r3, #0
 800653e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006548:	e02a      	b.n	80065a0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	2200      	movs	r2, #0
 8006552:	2180      	movs	r1, #128	; 0x80
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 fca9 	bl	8006eac <UART_WaitOnFlagUntilTimeout>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e036      	b.n	80065d2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d10b      	bne.n	8006582 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	881b      	ldrh	r3, [r3, #0]
 800656e:	461a      	mov	r2, r3
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006578:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	3302      	adds	r3, #2
 800657e:	61bb      	str	r3, [r7, #24]
 8006580:	e007      	b.n	8006592 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	781a      	ldrb	r2, [r3, #0]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	3301      	adds	r3, #1
 8006590:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006596:	b29b      	uxth	r3, r3
 8006598:	3b01      	subs	r3, #1
 800659a:	b29a      	uxth	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d1cf      	bne.n	800654a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	9300      	str	r3, [sp, #0]
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	2200      	movs	r2, #0
 80065b2:	2140      	movs	r1, #64	; 0x40
 80065b4:	68f8      	ldr	r0, [r7, #12]
 80065b6:	f000 fc79 	bl	8006eac <UART_WaitOnFlagUntilTimeout>
 80065ba:	4603      	mov	r3, r0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d001      	beq.n	80065c4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e006      	b.n	80065d2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	e000      	b.n	80065d2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80065d0:	2302      	movs	r3, #2
  }
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3720      	adds	r7, #32
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b084      	sub	sp, #16
 80065de:	af00      	add	r7, sp, #0
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	4613      	mov	r3, r2
 80065e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	2b20      	cmp	r3, #32
 80065f2:	d11d      	bne.n	8006630 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d002      	beq.n	8006600 <HAL_UART_Receive_DMA+0x26>
 80065fa:	88fb      	ldrh	r3, [r7, #6]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e016      	b.n	8006632 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800660a:	2b01      	cmp	r3, #1
 800660c:	d101      	bne.n	8006612 <HAL_UART_Receive_DMA+0x38>
 800660e:	2302      	movs	r3, #2
 8006610:	e00f      	b.n	8006632 <HAL_UART_Receive_DMA+0x58>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2201      	movs	r2, #1
 8006616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006620:	88fb      	ldrh	r3, [r7, #6]
 8006622:	461a      	mov	r2, r3
 8006624:	68b9      	ldr	r1, [r7, #8]
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 fcae 	bl	8006f88 <UART_Start_Receive_DMA>
 800662c:	4603      	mov	r3, r0
 800662e:	e000      	b.n	8006632 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006630:	2302      	movs	r3, #2
  }
}
 8006632:	4618      	mov	r0, r3
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}

0800663a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800663a:	b580      	push	{r7, lr}
 800663c:	b090      	sub	sp, #64	; 0x40
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006642:	2300      	movs	r3, #0
 8006644:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	695b      	ldr	r3, [r3, #20]
 800664c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006650:	2b80      	cmp	r3, #128	; 0x80
 8006652:	bf0c      	ite	eq
 8006654:	2301      	moveq	r3, #1
 8006656:	2300      	movne	r3, #0
 8006658:	b2db      	uxtb	r3, r3
 800665a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006662:	b2db      	uxtb	r3, r3
 8006664:	2b21      	cmp	r3, #33	; 0x21
 8006666:	d128      	bne.n	80066ba <HAL_UART_DMAStop+0x80>
 8006668:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800666a:	2b00      	cmp	r3, #0
 800666c:	d025      	beq.n	80066ba <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3314      	adds	r3, #20
 8006674:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006678:	e853 3f00 	ldrex	r3, [r3]
 800667c:	623b      	str	r3, [r7, #32]
   return(result);
 800667e:	6a3b      	ldr	r3, [r7, #32]
 8006680:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006684:	63bb      	str	r3, [r7, #56]	; 0x38
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3314      	adds	r3, #20
 800668c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800668e:	633a      	str	r2, [r7, #48]	; 0x30
 8006690:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006692:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006696:	e841 2300 	strex	r3, r2, [r1]
 800669a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800669c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e5      	bne.n	800666e <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d004      	beq.n	80066b4 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7fc f9bc 	bl	8002a2c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f000 fd01 	bl	80070bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	695b      	ldr	r3, [r3, #20]
 80066c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c4:	2b40      	cmp	r3, #64	; 0x40
 80066c6:	bf0c      	ite	eq
 80066c8:	2301      	moveq	r3, #1
 80066ca:	2300      	movne	r3, #0
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	2b22      	cmp	r3, #34	; 0x22
 80066da:	d128      	bne.n	800672e <HAL_UART_DMAStop+0xf4>
 80066dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d025      	beq.n	800672e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	3314      	adds	r3, #20
 80066e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	e853 3f00 	ldrex	r3, [r3]
 80066f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066f8:	637b      	str	r3, [r7, #52]	; 0x34
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3314      	adds	r3, #20
 8006700:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006702:	61fa      	str	r2, [r7, #28]
 8006704:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006706:	69b9      	ldr	r1, [r7, #24]
 8006708:	69fa      	ldr	r2, [r7, #28]
 800670a:	e841 2300 	strex	r3, r2, [r1]
 800670e:	617b      	str	r3, [r7, #20]
   return(result);
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1e5      	bne.n	80066e2 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671a:	2b00      	cmp	r3, #0
 800671c:	d004      	beq.n	8006728 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006722:	4618      	mov	r0, r3
 8006724:	f7fc f982 	bl	8002a2c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 fcef 	bl	800710c <UART_EndRxTransfer>
  }

  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3740      	adds	r7, #64	; 0x40
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b0ba      	sub	sp, #232	; 0xe8
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800675e:	2300      	movs	r3, #0
 8006760:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006764:	2300      	movs	r3, #0
 8006766:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800676a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800676e:	f003 030f 	and.w	r3, r3, #15
 8006772:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006776:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800677a:	2b00      	cmp	r3, #0
 800677c:	d10f      	bne.n	800679e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800677e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006782:	f003 0320 	and.w	r3, r3, #32
 8006786:	2b00      	cmp	r3, #0
 8006788:	d009      	beq.n	800679e <HAL_UART_IRQHandler+0x66>
 800678a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d003      	beq.n	800679e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 fd97 	bl	80072ca <UART_Receive_IT>
      return;
 800679c:	e256      	b.n	8006c4c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800679e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f000 80de 	beq.w	8006964 <HAL_UART_IRQHandler+0x22c>
 80067a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067ac:	f003 0301 	and.w	r3, r3, #1
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d106      	bne.n	80067c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80067b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067b8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f000 80d1 	beq.w	8006964 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80067c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00b      	beq.n	80067e6 <HAL_UART_IRQHandler+0xae>
 80067ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d005      	beq.n	80067e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067de:	f043 0201 	orr.w	r2, r3, #1
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ea:	f003 0304 	and.w	r3, r3, #4
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d00b      	beq.n	800680a <HAL_UART_IRQHandler+0xd2>
 80067f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d005      	beq.n	800680a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006802:	f043 0202 	orr.w	r2, r3, #2
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800680a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800680e:	f003 0302 	and.w	r3, r3, #2
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00b      	beq.n	800682e <HAL_UART_IRQHandler+0xf6>
 8006816:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	d005      	beq.n	800682e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006826:	f043 0204 	orr.w	r2, r3, #4
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800682e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006832:	f003 0308 	and.w	r3, r3, #8
 8006836:	2b00      	cmp	r3, #0
 8006838:	d011      	beq.n	800685e <HAL_UART_IRQHandler+0x126>
 800683a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800683e:	f003 0320 	and.w	r3, r3, #32
 8006842:	2b00      	cmp	r3, #0
 8006844:	d105      	bne.n	8006852 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d005      	beq.n	800685e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006856:	f043 0208 	orr.w	r2, r3, #8
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006862:	2b00      	cmp	r3, #0
 8006864:	f000 81ed 	beq.w	8006c42 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800686c:	f003 0320 	and.w	r3, r3, #32
 8006870:	2b00      	cmp	r3, #0
 8006872:	d008      	beq.n	8006886 <HAL_UART_IRQHandler+0x14e>
 8006874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006878:	f003 0320 	and.w	r3, r3, #32
 800687c:	2b00      	cmp	r3, #0
 800687e:	d002      	beq.n	8006886 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 fd22 	bl	80072ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	695b      	ldr	r3, [r3, #20]
 800688c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006890:	2b40      	cmp	r3, #64	; 0x40
 8006892:	bf0c      	ite	eq
 8006894:	2301      	moveq	r3, #1
 8006896:	2300      	movne	r3, #0
 8006898:	b2db      	uxtb	r3, r3
 800689a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a2:	f003 0308 	and.w	r3, r3, #8
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d103      	bne.n	80068b2 <HAL_UART_IRQHandler+0x17a>
 80068aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d04f      	beq.n	8006952 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 fc2a 	bl	800710c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068c2:	2b40      	cmp	r3, #64	; 0x40
 80068c4:	d141      	bne.n	800694a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	3314      	adds	r3, #20
 80068cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80068d4:	e853 3f00 	ldrex	r3, [r3]
 80068d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80068dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80068e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	3314      	adds	r3, #20
 80068ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80068f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80068f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80068fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006902:	e841 2300 	strex	r3, r2, [r1]
 8006906:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800690a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1d9      	bne.n	80068c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006916:	2b00      	cmp	r3, #0
 8006918:	d013      	beq.n	8006942 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800691e:	4a7d      	ldr	r2, [pc, #500]	; (8006b14 <HAL_UART_IRQHandler+0x3dc>)
 8006920:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006926:	4618      	mov	r0, r3
 8006928:	f7fc f8f0 	bl	8002b0c <HAL_DMA_Abort_IT>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d016      	beq.n	8006960 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800693c:	4610      	mov	r0, r2
 800693e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006940:	e00e      	b.n	8006960 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f9a4 	bl	8006c90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006948:	e00a      	b.n	8006960 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f9a0 	bl	8006c90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006950:	e006      	b.n	8006960 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 f99c 	bl	8006c90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800695e:	e170      	b.n	8006c42 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006960:	bf00      	nop
    return;
 8006962:	e16e      	b.n	8006c42 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006968:	2b01      	cmp	r3, #1
 800696a:	f040 814a 	bne.w	8006c02 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800696e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006972:	f003 0310 	and.w	r3, r3, #16
 8006976:	2b00      	cmp	r3, #0
 8006978:	f000 8143 	beq.w	8006c02 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800697c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006980:	f003 0310 	and.w	r3, r3, #16
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 813c 	beq.w	8006c02 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800698a:	2300      	movs	r3, #0
 800698c:	60bb      	str	r3, [r7, #8]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	60bb      	str	r3, [r7, #8]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	60bb      	str	r3, [r7, #8]
 800699e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	695b      	ldr	r3, [r3, #20]
 80069a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069aa:	2b40      	cmp	r3, #64	; 0x40
 80069ac:	f040 80b4 	bne.w	8006b18 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	f000 8140 	beq.w	8006c46 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80069ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80069ce:	429a      	cmp	r2, r3
 80069d0:	f080 8139 	bcs.w	8006c46 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80069da:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e0:	69db      	ldr	r3, [r3, #28]
 80069e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069e6:	f000 8088 	beq.w	8006afa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	330c      	adds	r3, #12
 80069f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80069f8:	e853 3f00 	ldrex	r3, [r3]
 80069fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006a00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	330c      	adds	r3, #12
 8006a12:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006a16:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006a22:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006a26:	e841 2300 	strex	r3, r2, [r1]
 8006a2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006a2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1d9      	bne.n	80069ea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	3314      	adds	r3, #20
 8006a3c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a40:	e853 3f00 	ldrex	r3, [r3]
 8006a44:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006a46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a48:	f023 0301 	bic.w	r3, r3, #1
 8006a4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	3314      	adds	r3, #20
 8006a56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006a5a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006a5e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a60:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006a62:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006a66:	e841 2300 	strex	r3, r2, [r1]
 8006a6a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006a6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1e1      	bne.n	8006a36 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	3314      	adds	r3, #20
 8006a78:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a7c:	e853 3f00 	ldrex	r3, [r3]
 8006a80:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006a82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	3314      	adds	r3, #20
 8006a92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006a96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006a98:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006a9c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006a9e:	e841 2300 	strex	r3, r2, [r1]
 8006aa2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006aa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1e3      	bne.n	8006a72 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2220      	movs	r2, #32
 8006aae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	330c      	adds	r3, #12
 8006abe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ac2:	e853 3f00 	ldrex	r3, [r3]
 8006ac6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006ac8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006aca:	f023 0310 	bic.w	r3, r3, #16
 8006ace:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	330c      	adds	r3, #12
 8006ad8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006adc:	65ba      	str	r2, [r7, #88]	; 0x58
 8006ade:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006ae2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ae4:	e841 2300 	strex	r3, r2, [r1]
 8006ae8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006aea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d1e3      	bne.n	8006ab8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7fb ff99 	bl	8002a2c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 f8ca 	bl	8006ca4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b10:	e099      	b.n	8006c46 <HAL_UART_IRQHandler+0x50e>
 8006b12:	bf00      	nop
 8006b14:	080071d3 	.word	0x080071d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	1ad3      	subs	r3, r2, r3
 8006b24:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 808b 	beq.w	8006c4a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006b34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f000 8086 	beq.w	8006c4a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	330c      	adds	r3, #12
 8006b44:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b48:	e853 3f00 	ldrex	r3, [r3]
 8006b4c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	330c      	adds	r3, #12
 8006b5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006b62:	647a      	str	r2, [r7, #68]	; 0x44
 8006b64:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b6a:	e841 2300 	strex	r3, r2, [r1]
 8006b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1e3      	bne.n	8006b3e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	3314      	adds	r3, #20
 8006b7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b80:	e853 3f00 	ldrex	r3, [r3]
 8006b84:	623b      	str	r3, [r7, #32]
   return(result);
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	f023 0301 	bic.w	r3, r3, #1
 8006b8c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3314      	adds	r3, #20
 8006b96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006b9a:	633a      	str	r2, [r7, #48]	; 0x30
 8006b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ba2:	e841 2300 	strex	r3, r2, [r1]
 8006ba6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1e3      	bne.n	8006b76 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	330c      	adds	r3, #12
 8006bc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	e853 3f00 	ldrex	r3, [r3]
 8006bca:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f023 0310 	bic.w	r3, r3, #16
 8006bd2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	330c      	adds	r3, #12
 8006bdc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006be0:	61fa      	str	r2, [r7, #28]
 8006be2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be4:	69b9      	ldr	r1, [r7, #24]
 8006be6:	69fa      	ldr	r2, [r7, #28]
 8006be8:	e841 2300 	strex	r3, r2, [r1]
 8006bec:	617b      	str	r3, [r7, #20]
   return(result);
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1e3      	bne.n	8006bbc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006bf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f852 	bl	8006ca4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c00:	e023      	b.n	8006c4a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d009      	beq.n	8006c22 <HAL_UART_IRQHandler+0x4ea>
 8006c0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d003      	beq.n	8006c22 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 faed 	bl	80071fa <UART_Transmit_IT>
    return;
 8006c20:	e014      	b.n	8006c4c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00e      	beq.n	8006c4c <HAL_UART_IRQHandler+0x514>
 8006c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d008      	beq.n	8006c4c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 fb2d 	bl	800729a <UART_EndTransmit_IT>
    return;
 8006c40:	e004      	b.n	8006c4c <HAL_UART_IRQHandler+0x514>
    return;
 8006c42:	bf00      	nop
 8006c44:	e002      	b.n	8006c4c <HAL_UART_IRQHandler+0x514>
      return;
 8006c46:	bf00      	nop
 8006c48:	e000      	b.n	8006c4c <HAL_UART_IRQHandler+0x514>
      return;
 8006c4a:	bf00      	nop
  }
}
 8006c4c:	37e8      	adds	r7, #232	; 0xe8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop

08006c54 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	460b      	mov	r3, r1
 8006cae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b09c      	sub	sp, #112	; 0x70
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc8:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d172      	bne.n	8006dbe <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006cd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cda:	2200      	movs	r2, #0
 8006cdc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	330c      	adds	r3, #12
 8006ce4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006cee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cf4:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	330c      	adds	r3, #12
 8006cfc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006cfe:	65ba      	str	r2, [r7, #88]	; 0x58
 8006d00:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d02:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d06:	e841 2300 	strex	r3, r2, [r1]
 8006d0a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006d0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e5      	bne.n	8006cde <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	3314      	adds	r3, #20
 8006d18:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d24:	f023 0301 	bic.w	r3, r3, #1
 8006d28:	667b      	str	r3, [r7, #100]	; 0x64
 8006d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3314      	adds	r3, #20
 8006d30:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006d32:	647a      	str	r2, [r7, #68]	; 0x44
 8006d34:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d36:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d3a:	e841 2300 	strex	r3, r2, [r1]
 8006d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1e5      	bne.n	8006d12 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	3314      	adds	r3, #20
 8006d4c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d50:	e853 3f00 	ldrex	r3, [r3]
 8006d54:	623b      	str	r3, [r7, #32]
   return(result);
 8006d56:	6a3b      	ldr	r3, [r7, #32]
 8006d58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d5c:	663b      	str	r3, [r7, #96]	; 0x60
 8006d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	3314      	adds	r3, #20
 8006d64:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006d66:	633a      	str	r2, [r7, #48]	; 0x30
 8006d68:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d6e:	e841 2300 	strex	r3, r2, [r1]
 8006d72:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1e5      	bne.n	8006d46 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d119      	bne.n	8006dbe <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	330c      	adds	r3, #12
 8006d90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	e853 3f00 	ldrex	r3, [r3]
 8006d98:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f023 0310 	bic.w	r3, r3, #16
 8006da0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006da2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	330c      	adds	r3, #12
 8006da8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006daa:	61fa      	str	r2, [r7, #28]
 8006dac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dae:	69b9      	ldr	r1, [r7, #24]
 8006db0:	69fa      	ldr	r2, [r7, #28]
 8006db2:	e841 2300 	strex	r3, r2, [r1]
 8006db6:	617b      	str	r3, [r7, #20]
   return(result);
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1e5      	bne.n	8006d8a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d106      	bne.n	8006dd4 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dc8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006dca:	4619      	mov	r1, r3
 8006dcc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006dce:	f7ff ff69 	bl	8006ca4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006dd2:	e002      	b.n	8006dda <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006dd4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006dd6:	f7ff ff47 	bl	8006c68 <HAL_UART_RxCpltCallback>
}
 8006dda:	bf00      	nop
 8006ddc:	3770      	adds	r7, #112	; 0x70
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b084      	sub	sp, #16
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d108      	bne.n	8006e0a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006dfc:	085b      	lsrs	r3, r3, #1
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	4619      	mov	r1, r3
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f7ff ff4e 	bl	8006ca4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e08:	e002      	b.n	8006e10 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f7ff ff36 	bl	8006c7c <HAL_UART_RxHalfCpltCallback>
}
 8006e10:	bf00      	nop
 8006e12:	3710      	adds	r7, #16
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006e20:	2300      	movs	r3, #0
 8006e22:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e28:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	695b      	ldr	r3, [r3, #20]
 8006e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e34:	2b80      	cmp	r3, #128	; 0x80
 8006e36:	bf0c      	ite	eq
 8006e38:	2301      	moveq	r3, #1
 8006e3a:	2300      	movne	r3, #0
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	2b21      	cmp	r3, #33	; 0x21
 8006e4a:	d108      	bne.n	8006e5e <UART_DMAError+0x46>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d005      	beq.n	8006e5e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	2200      	movs	r2, #0
 8006e56:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006e58:	68b8      	ldr	r0, [r7, #8]
 8006e5a:	f000 f92f 	bl	80070bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	695b      	ldr	r3, [r3, #20]
 8006e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e68:	2b40      	cmp	r3, #64	; 0x40
 8006e6a:	bf0c      	ite	eq
 8006e6c:	2301      	moveq	r3, #1
 8006e6e:	2300      	movne	r3, #0
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	2b22      	cmp	r3, #34	; 0x22
 8006e7e:	d108      	bne.n	8006e92 <UART_DMAError+0x7a>
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d005      	beq.n	8006e92 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006e8c:	68b8      	ldr	r0, [r7, #8]
 8006e8e:	f000 f93d 	bl	800710c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e96:	f043 0210 	orr.w	r2, r3, #16
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e9e:	68b8      	ldr	r0, [r7, #8]
 8006ea0:	f7ff fef6 	bl	8006c90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ea4:	bf00      	nop
 8006ea6:	3710      	adds	r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b090      	sub	sp, #64	; 0x40
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	603b      	str	r3, [r7, #0]
 8006eb8:	4613      	mov	r3, r2
 8006eba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ebc:	e050      	b.n	8006f60 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ebe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ec4:	d04c      	beq.n	8006f60 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006ec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d007      	beq.n	8006edc <UART_WaitOnFlagUntilTimeout+0x30>
 8006ecc:	f7fb fb9e 	bl	800260c <HAL_GetTick>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d241      	bcs.n	8006f60 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	330c      	adds	r3, #12
 8006ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee6:	e853 3f00 	ldrex	r3, [r3]
 8006eea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	330c      	adds	r3, #12
 8006efa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006efc:	637a      	str	r2, [r7, #52]	; 0x34
 8006efe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f04:	e841 2300 	strex	r3, r2, [r1]
 8006f08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d1e5      	bne.n	8006edc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	3314      	adds	r3, #20
 8006f16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	e853 3f00 	ldrex	r3, [r3]
 8006f1e:	613b      	str	r3, [r7, #16]
   return(result);
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	f023 0301 	bic.w	r3, r3, #1
 8006f26:	63bb      	str	r3, [r7, #56]	; 0x38
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	3314      	adds	r3, #20
 8006f2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f30:	623a      	str	r2, [r7, #32]
 8006f32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f34:	69f9      	ldr	r1, [r7, #28]
 8006f36:	6a3a      	ldr	r2, [r7, #32]
 8006f38:	e841 2300 	strex	r3, r2, [r1]
 8006f3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d1e5      	bne.n	8006f10 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2220      	movs	r2, #32
 8006f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2220      	movs	r2, #32
 8006f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006f5c:	2303      	movs	r3, #3
 8006f5e:	e00f      	b.n	8006f80 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	4013      	ands	r3, r2
 8006f6a:	68ba      	ldr	r2, [r7, #8]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	bf0c      	ite	eq
 8006f70:	2301      	moveq	r3, #1
 8006f72:	2300      	movne	r3, #0
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	461a      	mov	r2, r3
 8006f78:	79fb      	ldrb	r3, [r7, #7]
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	d09f      	beq.n	8006ebe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3740      	adds	r7, #64	; 0x40
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b098      	sub	sp, #96	; 0x60
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	4613      	mov	r3, r2
 8006f94:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	88fa      	ldrh	r2, [r7, #6]
 8006fa0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2222      	movs	r2, #34	; 0x22
 8006fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb4:	4a3e      	ldr	r2, [pc, #248]	; (80070b0 <UART_Start_Receive_DMA+0x128>)
 8006fb6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fbc:	4a3d      	ldr	r2, [pc, #244]	; (80070b4 <UART_Start_Receive_DMA+0x12c>)
 8006fbe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc4:	4a3c      	ldr	r2, [pc, #240]	; (80070b8 <UART_Start_Receive_DMA+0x130>)
 8006fc6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fcc:	2200      	movs	r2, #0
 8006fce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006fd0:	f107 0308 	add.w	r3, r7, #8
 8006fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	3304      	adds	r3, #4
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	88fb      	ldrh	r3, [r7, #6]
 8006fe8:	f7fb fcc8 	bl	800297c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006fec:	2300      	movs	r3, #0
 8006fee:	613b      	str	r3, [r7, #16]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	613b      	str	r3, [r7, #16]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	613b      	str	r3, [r7, #16]
 8007000:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	330c      	adds	r3, #12
 8007010:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007012:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007014:	e853 3f00 	ldrex	r3, [r3]
 8007018:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800701a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800701c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007020:	65bb      	str	r3, [r7, #88]	; 0x58
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	330c      	adds	r3, #12
 8007028:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800702a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800702c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007030:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007032:	e841 2300 	strex	r3, r2, [r1]
 8007036:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1e5      	bne.n	800700a <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	3314      	adds	r3, #20
 8007044:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007048:	e853 3f00 	ldrex	r3, [r3]
 800704c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800704e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007050:	f043 0301 	orr.w	r3, r3, #1
 8007054:	657b      	str	r3, [r7, #84]	; 0x54
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	3314      	adds	r3, #20
 800705c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800705e:	63ba      	str	r2, [r7, #56]	; 0x38
 8007060:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007062:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007064:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007066:	e841 2300 	strex	r3, r2, [r1]
 800706a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800706c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800706e:	2b00      	cmp	r3, #0
 8007070:	d1e5      	bne.n	800703e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	3314      	adds	r3, #20
 8007078:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	e853 3f00 	ldrex	r3, [r3]
 8007080:	617b      	str	r3, [r7, #20]
   return(result);
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007088:	653b      	str	r3, [r7, #80]	; 0x50
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	3314      	adds	r3, #20
 8007090:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007092:	627a      	str	r2, [r7, #36]	; 0x24
 8007094:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	6a39      	ldr	r1, [r7, #32]
 8007098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800709a:	e841 2300 	strex	r3, r2, [r1]
 800709e:	61fb      	str	r3, [r7, #28]
   return(result);
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1e5      	bne.n	8007072 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3760      	adds	r7, #96	; 0x60
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}
 80070b0:	08006cbd 	.word	0x08006cbd
 80070b4:	08006de3 	.word	0x08006de3
 80070b8:	08006e19 	.word	0x08006e19

080070bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80070bc:	b480      	push	{r7}
 80070be:	b089      	sub	sp, #36	; 0x24
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	330c      	adds	r3, #12
 80070ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	e853 3f00 	ldrex	r3, [r3]
 80070d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80070da:	61fb      	str	r3, [r7, #28]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	330c      	adds	r3, #12
 80070e2:	69fa      	ldr	r2, [r7, #28]
 80070e4:	61ba      	str	r2, [r7, #24]
 80070e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e8:	6979      	ldr	r1, [r7, #20]
 80070ea:	69ba      	ldr	r2, [r7, #24]
 80070ec:	e841 2300 	strex	r3, r2, [r1]
 80070f0:	613b      	str	r3, [r7, #16]
   return(result);
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1e5      	bne.n	80070c4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2220      	movs	r2, #32
 80070fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007100:	bf00      	nop
 8007102:	3724      	adds	r7, #36	; 0x24
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800710c:	b480      	push	{r7}
 800710e:	b095      	sub	sp, #84	; 0x54
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	330c      	adds	r3, #12
 800711a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800711e:	e853 3f00 	ldrex	r3, [r3]
 8007122:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007126:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800712a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	330c      	adds	r3, #12
 8007132:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007134:	643a      	str	r2, [r7, #64]	; 0x40
 8007136:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007138:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800713a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800713c:	e841 2300 	strex	r3, r2, [r1]
 8007140:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1e5      	bne.n	8007114 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	3314      	adds	r3, #20
 800714e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007150:	6a3b      	ldr	r3, [r7, #32]
 8007152:	e853 3f00 	ldrex	r3, [r3]
 8007156:	61fb      	str	r3, [r7, #28]
   return(result);
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	f023 0301 	bic.w	r3, r3, #1
 800715e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	3314      	adds	r3, #20
 8007166:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007168:	62fa      	str	r2, [r7, #44]	; 0x2c
 800716a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800716e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007170:	e841 2300 	strex	r3, r2, [r1]
 8007174:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007178:	2b00      	cmp	r3, #0
 800717a:	d1e5      	bne.n	8007148 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007180:	2b01      	cmp	r3, #1
 8007182:	d119      	bne.n	80071b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	330c      	adds	r3, #12
 800718a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	e853 3f00 	ldrex	r3, [r3]
 8007192:	60bb      	str	r3, [r7, #8]
   return(result);
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f023 0310 	bic.w	r3, r3, #16
 800719a:	647b      	str	r3, [r7, #68]	; 0x44
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	330c      	adds	r3, #12
 80071a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071a4:	61ba      	str	r2, [r7, #24]
 80071a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a8:	6979      	ldr	r1, [r7, #20]
 80071aa:	69ba      	ldr	r2, [r7, #24]
 80071ac:	e841 2300 	strex	r3, r2, [r1]
 80071b0:	613b      	str	r3, [r7, #16]
   return(result);
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1e5      	bne.n	8007184 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2220      	movs	r2, #32
 80071bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80071c6:	bf00      	nop
 80071c8:	3754      	adds	r7, #84	; 0x54
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr

080071d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b084      	sub	sp, #16
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2200      	movs	r2, #0
 80071e4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2200      	movs	r2, #0
 80071ea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071ec:	68f8      	ldr	r0, [r7, #12]
 80071ee:	f7ff fd4f 	bl	8006c90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071f2:	bf00      	nop
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80071fa:	b480      	push	{r7}
 80071fc:	b085      	sub	sp, #20
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007208:	b2db      	uxtb	r3, r3
 800720a:	2b21      	cmp	r3, #33	; 0x21
 800720c:	d13e      	bne.n	800728c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007216:	d114      	bne.n	8007242 <UART_Transmit_IT+0x48>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	691b      	ldr	r3, [r3, #16]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d110      	bne.n	8007242 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a1b      	ldr	r3, [r3, #32]
 8007224:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	881b      	ldrh	r3, [r3, #0]
 800722a:	461a      	mov	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007234:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	1c9a      	adds	r2, r3, #2
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	621a      	str	r2, [r3, #32]
 8007240:	e008      	b.n	8007254 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a1b      	ldr	r3, [r3, #32]
 8007246:	1c59      	adds	r1, r3, #1
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	6211      	str	r1, [r2, #32]
 800724c:	781a      	ldrb	r2, [r3, #0]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007258:	b29b      	uxth	r3, r3
 800725a:	3b01      	subs	r3, #1
 800725c:	b29b      	uxth	r3, r3
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	4619      	mov	r1, r3
 8007262:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007264:	2b00      	cmp	r3, #0
 8007266:	d10f      	bne.n	8007288 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68da      	ldr	r2, [r3, #12]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007276:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68da      	ldr	r2, [r3, #12]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007286:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007288:	2300      	movs	r3, #0
 800728a:	e000      	b.n	800728e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800728c:	2302      	movs	r3, #2
  }
}
 800728e:	4618      	mov	r0, r3
 8007290:	3714      	adds	r7, #20
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr

0800729a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b082      	sub	sp, #8
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	68da      	ldr	r2, [r3, #12]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f7ff fcca 	bl	8006c54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80072c0:	2300      	movs	r3, #0
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3708      	adds	r7, #8
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}

080072ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80072ca:	b580      	push	{r7, lr}
 80072cc:	b08c      	sub	sp, #48	; 0x30
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b22      	cmp	r3, #34	; 0x22
 80072dc:	f040 80ab 	bne.w	8007436 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072e8:	d117      	bne.n	800731a <UART_Receive_IT+0x50>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d113      	bne.n	800731a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80072f2:	2300      	movs	r3, #0
 80072f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072fa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	b29b      	uxth	r3, r3
 8007304:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007308:	b29a      	uxth	r2, r3
 800730a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800730c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007312:	1c9a      	adds	r2, r3, #2
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	629a      	str	r2, [r3, #40]	; 0x28
 8007318:	e026      	b.n	8007368 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800731e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007320:	2300      	movs	r3, #0
 8007322:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800732c:	d007      	beq.n	800733e <UART_Receive_IT+0x74>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d10a      	bne.n	800734c <UART_Receive_IT+0x82>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d106      	bne.n	800734c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	b2da      	uxtb	r2, r3
 8007346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007348:	701a      	strb	r2, [r3, #0]
 800734a:	e008      	b.n	800735e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	b2db      	uxtb	r3, r3
 8007354:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007358:	b2da      	uxtb	r2, r3
 800735a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800735c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800736c:	b29b      	uxth	r3, r3
 800736e:	3b01      	subs	r3, #1
 8007370:	b29b      	uxth	r3, r3
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	4619      	mov	r1, r3
 8007376:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007378:	2b00      	cmp	r3, #0
 800737a:	d15a      	bne.n	8007432 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68da      	ldr	r2, [r3, #12]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 0220 	bic.w	r2, r2, #32
 800738a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68da      	ldr	r2, [r3, #12]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800739a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	695a      	ldr	r2, [r3, #20]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 0201 	bic.w	r2, r2, #1
 80073aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2220      	movs	r2, #32
 80073b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d135      	bne.n	8007428 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2200      	movs	r2, #0
 80073c0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	330c      	adds	r3, #12
 80073c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	e853 3f00 	ldrex	r3, [r3]
 80073d0:	613b      	str	r3, [r7, #16]
   return(result);
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	f023 0310 	bic.w	r3, r3, #16
 80073d8:	627b      	str	r3, [r7, #36]	; 0x24
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	330c      	adds	r3, #12
 80073e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073e2:	623a      	str	r2, [r7, #32]
 80073e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e6:	69f9      	ldr	r1, [r7, #28]
 80073e8:	6a3a      	ldr	r2, [r7, #32]
 80073ea:	e841 2300 	strex	r3, r2, [r1]
 80073ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1e5      	bne.n	80073c2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b10      	cmp	r3, #16
 8007402:	d10a      	bne.n	800741a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007404:	2300      	movs	r3, #0
 8007406:	60fb      	str	r3, [r7, #12]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800741e:	4619      	mov	r1, r3
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f7ff fc3f 	bl	8006ca4 <HAL_UARTEx_RxEventCallback>
 8007426:	e002      	b.n	800742e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f7ff fc1d 	bl	8006c68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800742e:	2300      	movs	r3, #0
 8007430:	e002      	b.n	8007438 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007432:	2300      	movs	r3, #0
 8007434:	e000      	b.n	8007438 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007436:	2302      	movs	r3, #2
  }
}
 8007438:	4618      	mov	r0, r3
 800743a:	3730      	adds	r7, #48	; 0x30
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007444:	b0c0      	sub	sp, #256	; 0x100
 8007446:	af00      	add	r7, sp, #0
 8007448:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800744c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800745c:	68d9      	ldr	r1, [r3, #12]
 800745e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	ea40 0301 	orr.w	r3, r0, r1
 8007468:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800746a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800746e:	689a      	ldr	r2, [r3, #8]
 8007470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	431a      	orrs	r2, r3
 8007478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	431a      	orrs	r2, r3
 8007480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007484:	69db      	ldr	r3, [r3, #28]
 8007486:	4313      	orrs	r3, r2
 8007488:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800748c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007498:	f021 010c 	bic.w	r1, r1, #12
 800749c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80074a6:	430b      	orrs	r3, r1
 80074a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	695b      	ldr	r3, [r3, #20]
 80074b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80074b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ba:	6999      	ldr	r1, [r3, #24]
 80074bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	ea40 0301 	orr.w	r3, r0, r1
 80074c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	4b8f      	ldr	r3, [pc, #572]	; (800770c <UART_SetConfig+0x2cc>)
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d005      	beq.n	80074e0 <UART_SetConfig+0xa0>
 80074d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	4b8d      	ldr	r3, [pc, #564]	; (8007710 <UART_SetConfig+0x2d0>)
 80074dc:	429a      	cmp	r2, r3
 80074de:	d104      	bne.n	80074ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80074e0:	f7fe fb0a 	bl	8005af8 <HAL_RCC_GetPCLK2Freq>
 80074e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80074e8:	e003      	b.n	80074f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80074ea:	f7fe faf1 	bl	8005ad0 <HAL_RCC_GetPCLK1Freq>
 80074ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074f6:	69db      	ldr	r3, [r3, #28]
 80074f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074fc:	f040 810c 	bne.w	8007718 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007500:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007504:	2200      	movs	r2, #0
 8007506:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800750a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800750e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007512:	4622      	mov	r2, r4
 8007514:	462b      	mov	r3, r5
 8007516:	1891      	adds	r1, r2, r2
 8007518:	65b9      	str	r1, [r7, #88]	; 0x58
 800751a:	415b      	adcs	r3, r3
 800751c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800751e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007522:	4621      	mov	r1, r4
 8007524:	eb12 0801 	adds.w	r8, r2, r1
 8007528:	4629      	mov	r1, r5
 800752a:	eb43 0901 	adc.w	r9, r3, r1
 800752e:	f04f 0200 	mov.w	r2, #0
 8007532:	f04f 0300 	mov.w	r3, #0
 8007536:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800753a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800753e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007542:	4690      	mov	r8, r2
 8007544:	4699      	mov	r9, r3
 8007546:	4623      	mov	r3, r4
 8007548:	eb18 0303 	adds.w	r3, r8, r3
 800754c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007550:	462b      	mov	r3, r5
 8007552:	eb49 0303 	adc.w	r3, r9, r3
 8007556:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800755a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007566:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800756a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800756e:	460b      	mov	r3, r1
 8007570:	18db      	adds	r3, r3, r3
 8007572:	653b      	str	r3, [r7, #80]	; 0x50
 8007574:	4613      	mov	r3, r2
 8007576:	eb42 0303 	adc.w	r3, r2, r3
 800757a:	657b      	str	r3, [r7, #84]	; 0x54
 800757c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007580:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007584:	f7f9 fb20 	bl	8000bc8 <__aeabi_uldivmod>
 8007588:	4602      	mov	r2, r0
 800758a:	460b      	mov	r3, r1
 800758c:	4b61      	ldr	r3, [pc, #388]	; (8007714 <UART_SetConfig+0x2d4>)
 800758e:	fba3 2302 	umull	r2, r3, r3, r2
 8007592:	095b      	lsrs	r3, r3, #5
 8007594:	011c      	lsls	r4, r3, #4
 8007596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800759a:	2200      	movs	r2, #0
 800759c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80075a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80075a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80075a8:	4642      	mov	r2, r8
 80075aa:	464b      	mov	r3, r9
 80075ac:	1891      	adds	r1, r2, r2
 80075ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80075b0:	415b      	adcs	r3, r3
 80075b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80075b8:	4641      	mov	r1, r8
 80075ba:	eb12 0a01 	adds.w	sl, r2, r1
 80075be:	4649      	mov	r1, r9
 80075c0:	eb43 0b01 	adc.w	fp, r3, r1
 80075c4:	f04f 0200 	mov.w	r2, #0
 80075c8:	f04f 0300 	mov.w	r3, #0
 80075cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80075d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80075d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075d8:	4692      	mov	sl, r2
 80075da:	469b      	mov	fp, r3
 80075dc:	4643      	mov	r3, r8
 80075de:	eb1a 0303 	adds.w	r3, sl, r3
 80075e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80075e6:	464b      	mov	r3, r9
 80075e8:	eb4b 0303 	adc.w	r3, fp, r3
 80075ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80075f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80075fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007600:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007604:	460b      	mov	r3, r1
 8007606:	18db      	adds	r3, r3, r3
 8007608:	643b      	str	r3, [r7, #64]	; 0x40
 800760a:	4613      	mov	r3, r2
 800760c:	eb42 0303 	adc.w	r3, r2, r3
 8007610:	647b      	str	r3, [r7, #68]	; 0x44
 8007612:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007616:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800761a:	f7f9 fad5 	bl	8000bc8 <__aeabi_uldivmod>
 800761e:	4602      	mov	r2, r0
 8007620:	460b      	mov	r3, r1
 8007622:	4611      	mov	r1, r2
 8007624:	4b3b      	ldr	r3, [pc, #236]	; (8007714 <UART_SetConfig+0x2d4>)
 8007626:	fba3 2301 	umull	r2, r3, r3, r1
 800762a:	095b      	lsrs	r3, r3, #5
 800762c:	2264      	movs	r2, #100	; 0x64
 800762e:	fb02 f303 	mul.w	r3, r2, r3
 8007632:	1acb      	subs	r3, r1, r3
 8007634:	00db      	lsls	r3, r3, #3
 8007636:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800763a:	4b36      	ldr	r3, [pc, #216]	; (8007714 <UART_SetConfig+0x2d4>)
 800763c:	fba3 2302 	umull	r2, r3, r3, r2
 8007640:	095b      	lsrs	r3, r3, #5
 8007642:	005b      	lsls	r3, r3, #1
 8007644:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007648:	441c      	add	r4, r3
 800764a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800764e:	2200      	movs	r2, #0
 8007650:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007654:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007658:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800765c:	4642      	mov	r2, r8
 800765e:	464b      	mov	r3, r9
 8007660:	1891      	adds	r1, r2, r2
 8007662:	63b9      	str	r1, [r7, #56]	; 0x38
 8007664:	415b      	adcs	r3, r3
 8007666:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007668:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800766c:	4641      	mov	r1, r8
 800766e:	1851      	adds	r1, r2, r1
 8007670:	6339      	str	r1, [r7, #48]	; 0x30
 8007672:	4649      	mov	r1, r9
 8007674:	414b      	adcs	r3, r1
 8007676:	637b      	str	r3, [r7, #52]	; 0x34
 8007678:	f04f 0200 	mov.w	r2, #0
 800767c:	f04f 0300 	mov.w	r3, #0
 8007680:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007684:	4659      	mov	r1, fp
 8007686:	00cb      	lsls	r3, r1, #3
 8007688:	4651      	mov	r1, sl
 800768a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800768e:	4651      	mov	r1, sl
 8007690:	00ca      	lsls	r2, r1, #3
 8007692:	4610      	mov	r0, r2
 8007694:	4619      	mov	r1, r3
 8007696:	4603      	mov	r3, r0
 8007698:	4642      	mov	r2, r8
 800769a:	189b      	adds	r3, r3, r2
 800769c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80076a0:	464b      	mov	r3, r9
 80076a2:	460a      	mov	r2, r1
 80076a4:	eb42 0303 	adc.w	r3, r2, r3
 80076a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80076ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80076b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80076bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80076c0:	460b      	mov	r3, r1
 80076c2:	18db      	adds	r3, r3, r3
 80076c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80076c6:	4613      	mov	r3, r2
 80076c8:	eb42 0303 	adc.w	r3, r2, r3
 80076cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80076ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80076d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80076d6:	f7f9 fa77 	bl	8000bc8 <__aeabi_uldivmod>
 80076da:	4602      	mov	r2, r0
 80076dc:	460b      	mov	r3, r1
 80076de:	4b0d      	ldr	r3, [pc, #52]	; (8007714 <UART_SetConfig+0x2d4>)
 80076e0:	fba3 1302 	umull	r1, r3, r3, r2
 80076e4:	095b      	lsrs	r3, r3, #5
 80076e6:	2164      	movs	r1, #100	; 0x64
 80076e8:	fb01 f303 	mul.w	r3, r1, r3
 80076ec:	1ad3      	subs	r3, r2, r3
 80076ee:	00db      	lsls	r3, r3, #3
 80076f0:	3332      	adds	r3, #50	; 0x32
 80076f2:	4a08      	ldr	r2, [pc, #32]	; (8007714 <UART_SetConfig+0x2d4>)
 80076f4:	fba2 2303 	umull	r2, r3, r2, r3
 80076f8:	095b      	lsrs	r3, r3, #5
 80076fa:	f003 0207 	and.w	r2, r3, #7
 80076fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4422      	add	r2, r4
 8007706:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007708:	e105      	b.n	8007916 <UART_SetConfig+0x4d6>
 800770a:	bf00      	nop
 800770c:	40011000 	.word	0x40011000
 8007710:	40011400 	.word	0x40011400
 8007714:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007718:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800771c:	2200      	movs	r2, #0
 800771e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007722:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007726:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800772a:	4642      	mov	r2, r8
 800772c:	464b      	mov	r3, r9
 800772e:	1891      	adds	r1, r2, r2
 8007730:	6239      	str	r1, [r7, #32]
 8007732:	415b      	adcs	r3, r3
 8007734:	627b      	str	r3, [r7, #36]	; 0x24
 8007736:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800773a:	4641      	mov	r1, r8
 800773c:	1854      	adds	r4, r2, r1
 800773e:	4649      	mov	r1, r9
 8007740:	eb43 0501 	adc.w	r5, r3, r1
 8007744:	f04f 0200 	mov.w	r2, #0
 8007748:	f04f 0300 	mov.w	r3, #0
 800774c:	00eb      	lsls	r3, r5, #3
 800774e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007752:	00e2      	lsls	r2, r4, #3
 8007754:	4614      	mov	r4, r2
 8007756:	461d      	mov	r5, r3
 8007758:	4643      	mov	r3, r8
 800775a:	18e3      	adds	r3, r4, r3
 800775c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007760:	464b      	mov	r3, r9
 8007762:	eb45 0303 	adc.w	r3, r5, r3
 8007766:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800776a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007776:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800777a:	f04f 0200 	mov.w	r2, #0
 800777e:	f04f 0300 	mov.w	r3, #0
 8007782:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007786:	4629      	mov	r1, r5
 8007788:	008b      	lsls	r3, r1, #2
 800778a:	4621      	mov	r1, r4
 800778c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007790:	4621      	mov	r1, r4
 8007792:	008a      	lsls	r2, r1, #2
 8007794:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007798:	f7f9 fa16 	bl	8000bc8 <__aeabi_uldivmod>
 800779c:	4602      	mov	r2, r0
 800779e:	460b      	mov	r3, r1
 80077a0:	4b60      	ldr	r3, [pc, #384]	; (8007924 <UART_SetConfig+0x4e4>)
 80077a2:	fba3 2302 	umull	r2, r3, r3, r2
 80077a6:	095b      	lsrs	r3, r3, #5
 80077a8:	011c      	lsls	r4, r3, #4
 80077aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077ae:	2200      	movs	r2, #0
 80077b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80077b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80077b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80077bc:	4642      	mov	r2, r8
 80077be:	464b      	mov	r3, r9
 80077c0:	1891      	adds	r1, r2, r2
 80077c2:	61b9      	str	r1, [r7, #24]
 80077c4:	415b      	adcs	r3, r3
 80077c6:	61fb      	str	r3, [r7, #28]
 80077c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077cc:	4641      	mov	r1, r8
 80077ce:	1851      	adds	r1, r2, r1
 80077d0:	6139      	str	r1, [r7, #16]
 80077d2:	4649      	mov	r1, r9
 80077d4:	414b      	adcs	r3, r1
 80077d6:	617b      	str	r3, [r7, #20]
 80077d8:	f04f 0200 	mov.w	r2, #0
 80077dc:	f04f 0300 	mov.w	r3, #0
 80077e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80077e4:	4659      	mov	r1, fp
 80077e6:	00cb      	lsls	r3, r1, #3
 80077e8:	4651      	mov	r1, sl
 80077ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077ee:	4651      	mov	r1, sl
 80077f0:	00ca      	lsls	r2, r1, #3
 80077f2:	4610      	mov	r0, r2
 80077f4:	4619      	mov	r1, r3
 80077f6:	4603      	mov	r3, r0
 80077f8:	4642      	mov	r2, r8
 80077fa:	189b      	adds	r3, r3, r2
 80077fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007800:	464b      	mov	r3, r9
 8007802:	460a      	mov	r2, r1
 8007804:	eb42 0303 	adc.w	r3, r2, r3
 8007808:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800780c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	2200      	movs	r2, #0
 8007814:	67bb      	str	r3, [r7, #120]	; 0x78
 8007816:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007818:	f04f 0200 	mov.w	r2, #0
 800781c:	f04f 0300 	mov.w	r3, #0
 8007820:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007824:	4649      	mov	r1, r9
 8007826:	008b      	lsls	r3, r1, #2
 8007828:	4641      	mov	r1, r8
 800782a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800782e:	4641      	mov	r1, r8
 8007830:	008a      	lsls	r2, r1, #2
 8007832:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007836:	f7f9 f9c7 	bl	8000bc8 <__aeabi_uldivmod>
 800783a:	4602      	mov	r2, r0
 800783c:	460b      	mov	r3, r1
 800783e:	4b39      	ldr	r3, [pc, #228]	; (8007924 <UART_SetConfig+0x4e4>)
 8007840:	fba3 1302 	umull	r1, r3, r3, r2
 8007844:	095b      	lsrs	r3, r3, #5
 8007846:	2164      	movs	r1, #100	; 0x64
 8007848:	fb01 f303 	mul.w	r3, r1, r3
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	011b      	lsls	r3, r3, #4
 8007850:	3332      	adds	r3, #50	; 0x32
 8007852:	4a34      	ldr	r2, [pc, #208]	; (8007924 <UART_SetConfig+0x4e4>)
 8007854:	fba2 2303 	umull	r2, r3, r2, r3
 8007858:	095b      	lsrs	r3, r3, #5
 800785a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800785e:	441c      	add	r4, r3
 8007860:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007864:	2200      	movs	r2, #0
 8007866:	673b      	str	r3, [r7, #112]	; 0x70
 8007868:	677a      	str	r2, [r7, #116]	; 0x74
 800786a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800786e:	4642      	mov	r2, r8
 8007870:	464b      	mov	r3, r9
 8007872:	1891      	adds	r1, r2, r2
 8007874:	60b9      	str	r1, [r7, #8]
 8007876:	415b      	adcs	r3, r3
 8007878:	60fb      	str	r3, [r7, #12]
 800787a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800787e:	4641      	mov	r1, r8
 8007880:	1851      	adds	r1, r2, r1
 8007882:	6039      	str	r1, [r7, #0]
 8007884:	4649      	mov	r1, r9
 8007886:	414b      	adcs	r3, r1
 8007888:	607b      	str	r3, [r7, #4]
 800788a:	f04f 0200 	mov.w	r2, #0
 800788e:	f04f 0300 	mov.w	r3, #0
 8007892:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007896:	4659      	mov	r1, fp
 8007898:	00cb      	lsls	r3, r1, #3
 800789a:	4651      	mov	r1, sl
 800789c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078a0:	4651      	mov	r1, sl
 80078a2:	00ca      	lsls	r2, r1, #3
 80078a4:	4610      	mov	r0, r2
 80078a6:	4619      	mov	r1, r3
 80078a8:	4603      	mov	r3, r0
 80078aa:	4642      	mov	r2, r8
 80078ac:	189b      	adds	r3, r3, r2
 80078ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80078b0:	464b      	mov	r3, r9
 80078b2:	460a      	mov	r2, r1
 80078b4:	eb42 0303 	adc.w	r3, r2, r3
 80078b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80078ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	663b      	str	r3, [r7, #96]	; 0x60
 80078c4:	667a      	str	r2, [r7, #100]	; 0x64
 80078c6:	f04f 0200 	mov.w	r2, #0
 80078ca:	f04f 0300 	mov.w	r3, #0
 80078ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80078d2:	4649      	mov	r1, r9
 80078d4:	008b      	lsls	r3, r1, #2
 80078d6:	4641      	mov	r1, r8
 80078d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078dc:	4641      	mov	r1, r8
 80078de:	008a      	lsls	r2, r1, #2
 80078e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80078e4:	f7f9 f970 	bl	8000bc8 <__aeabi_uldivmod>
 80078e8:	4602      	mov	r2, r0
 80078ea:	460b      	mov	r3, r1
 80078ec:	4b0d      	ldr	r3, [pc, #52]	; (8007924 <UART_SetConfig+0x4e4>)
 80078ee:	fba3 1302 	umull	r1, r3, r3, r2
 80078f2:	095b      	lsrs	r3, r3, #5
 80078f4:	2164      	movs	r1, #100	; 0x64
 80078f6:	fb01 f303 	mul.w	r3, r1, r3
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	011b      	lsls	r3, r3, #4
 80078fe:	3332      	adds	r3, #50	; 0x32
 8007900:	4a08      	ldr	r2, [pc, #32]	; (8007924 <UART_SetConfig+0x4e4>)
 8007902:	fba2 2303 	umull	r2, r3, r2, r3
 8007906:	095b      	lsrs	r3, r3, #5
 8007908:	f003 020f 	and.w	r2, r3, #15
 800790c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4422      	add	r2, r4
 8007914:	609a      	str	r2, [r3, #8]
}
 8007916:	bf00      	nop
 8007918:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800791c:	46bd      	mov	sp, r7
 800791e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007922:	bf00      	nop
 8007924:	51eb851f 	.word	0x51eb851f

08007928 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007928:	b480      	push	{r7}
 800792a:	b085      	sub	sp, #20
 800792c:	af00      	add	r7, sp, #0
 800792e:	4603      	mov	r3, r0
 8007930:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007932:	2300      	movs	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007936:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800793a:	2b84      	cmp	r3, #132	; 0x84
 800793c:	d005      	beq.n	800794a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800793e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	4413      	add	r3, r2
 8007946:	3303      	adds	r3, #3
 8007948:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800794a:	68fb      	ldr	r3, [r7, #12]
}
 800794c:	4618      	mov	r0, r3
 800794e:	3714      	adds	r7, #20
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800795c:	f001 fbf8 	bl	8009150 <vTaskStartScheduler>
  
  return osOK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	bd80      	pop	{r7, pc}

08007966 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007966:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007968:	b089      	sub	sp, #36	; 0x24
 800796a:	af04      	add	r7, sp, #16
 800796c:	6078      	str	r0, [r7, #4]
 800796e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	695b      	ldr	r3, [r3, #20]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d020      	beq.n	80079ba <osThreadCreate+0x54>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	699b      	ldr	r3, [r3, #24]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d01c      	beq.n	80079ba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685c      	ldr	r4, [r3, #4]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681d      	ldr	r5, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	691e      	ldr	r6, [r3, #16]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007992:	4618      	mov	r0, r3
 8007994:	f7ff ffc8 	bl	8007928 <makeFreeRtosPriority>
 8007998:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	695b      	ldr	r3, [r3, #20]
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80079a2:	9202      	str	r2, [sp, #8]
 80079a4:	9301      	str	r3, [sp, #4]
 80079a6:	9100      	str	r1, [sp, #0]
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	4632      	mov	r2, r6
 80079ac:	4629      	mov	r1, r5
 80079ae:	4620      	mov	r0, r4
 80079b0:	f001 f992 	bl	8008cd8 <xTaskCreateStatic>
 80079b4:	4603      	mov	r3, r0
 80079b6:	60fb      	str	r3, [r7, #12]
 80079b8:	e01c      	b.n	80079f4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685c      	ldr	r4, [r3, #4]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80079c6:	b29e      	uxth	r6, r3
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80079ce:	4618      	mov	r0, r3
 80079d0:	f7ff ffaa 	bl	8007928 <makeFreeRtosPriority>
 80079d4:	4602      	mov	r2, r0
 80079d6:	f107 030c 	add.w	r3, r7, #12
 80079da:	9301      	str	r3, [sp, #4]
 80079dc:	9200      	str	r2, [sp, #0]
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	4632      	mov	r2, r6
 80079e2:	4629      	mov	r1, r5
 80079e4:	4620      	mov	r0, r4
 80079e6:	f001 f9d4 	bl	8008d92 <xTaskCreate>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d001      	beq.n	80079f4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80079f0:	2300      	movs	r3, #0
 80079f2:	e000      	b.n	80079f6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80079f4:	68fb      	ldr	r3, [r7, #12]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3714      	adds	r7, #20
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080079fe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b084      	sub	sp, #16
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d001      	beq.n	8007a14 <osDelay+0x16>
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	e000      	b.n	8007a16 <osDelay+0x18>
 8007a14:	2301      	movs	r3, #1
 8007a16:	4618      	mov	r0, r3
 8007a18:	f001 fb00 	bl	800901c <vTaskDelay>
  
  return osOK;
 8007a1c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3710      	adds	r7, #16
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b082      	sub	sp, #8
 8007a2a:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007a2c:	2020      	movs	r0, #32
 8007a2e:	f003 faf3 	bl	800b018 <pvPortMalloc>
 8007a32:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00a      	beq.n	8007a50 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	3304      	adds	r3, #4
 8007a44:	4618      	mov	r0, r3
 8007a46:	f000 f9bc 	bl	8007dc2 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8007a50:	687b      	ldr	r3, [r7, #4]
	}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3708      	adds	r7, #8
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
	...

08007a5c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b090      	sub	sp, #64	; 0x40
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
 8007a68:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8007a72:	2300      	movs	r3, #0
 8007a74:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d10a      	bne.n	8007a92 <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a80:	f383 8811 	msr	BASEPRI, r3
 8007a84:	f3bf 8f6f 	isb	sy
 8007a88:	f3bf 8f4f 	dsb	sy
 8007a8c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007a8e:	bf00      	nop
 8007a90:	e7fe      	b.n	8007a90 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00a      	beq.n	8007ab2 <xEventGroupWaitBits+0x56>
	__asm volatile
 8007a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa0:	f383 8811 	msr	BASEPRI, r3
 8007aa4:	f3bf 8f6f 	isb	sy
 8007aa8:	f3bf 8f4f 	dsb	sy
 8007aac:	61fb      	str	r3, [r7, #28]
}
 8007aae:	bf00      	nop
 8007ab0:	e7fe      	b.n	8007ab0 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d10a      	bne.n	8007ace <xEventGroupWaitBits+0x72>
	__asm volatile
 8007ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007abc:	f383 8811 	msr	BASEPRI, r3
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	61bb      	str	r3, [r7, #24]
}
 8007aca:	bf00      	nop
 8007acc:	e7fe      	b.n	8007acc <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ace:	f002 f9e3 	bl	8009e98 <xTaskGetSchedulerState>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d102      	bne.n	8007ade <xEventGroupWaitBits+0x82>
 8007ad8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d101      	bne.n	8007ae2 <xEventGroupWaitBits+0x86>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e000      	b.n	8007ae4 <xEventGroupWaitBits+0x88>
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10a      	bne.n	8007afe <xEventGroupWaitBits+0xa2>
	__asm volatile
 8007ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aec:	f383 8811 	msr	BASEPRI, r3
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	617b      	str	r3, [r7, #20]
}
 8007afa:	bf00      	nop
 8007afc:	e7fe      	b.n	8007afc <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8007afe:	f001 fb8f 	bl	8009220 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8007b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8007b08:	683a      	ldr	r2, [r7, #0]
 8007b0a:	68b9      	ldr	r1, [r7, #8]
 8007b0c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007b0e:	f000 f936 	bl	8007d7e <prvTestWaitCondition>
 8007b12:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8007b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d00e      	beq.n	8007b38 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8007b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d028      	beq.n	8007b7a <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007b28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	43db      	mvns	r3, r3
 8007b30:	401a      	ands	r2, r3
 8007b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b34:	601a      	str	r2, [r3, #0]
 8007b36:	e020      	b.n	8007b7a <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8007b38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d104      	bne.n	8007b48 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8007b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b40:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8007b42:	2301      	movs	r3, #1
 8007b44:	633b      	str	r3, [r7, #48]	; 0x30
 8007b46:	e018      	b.n	8007b7a <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d003      	beq.n	8007b56 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8007b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007b54:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d003      	beq.n	8007b64 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8007b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007b62:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8007b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b66:	1d18      	adds	r0, r3, #4
 8007b68:	68ba      	ldr	r2, [r7, #8]
 8007b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b70:	4619      	mov	r1, r3
 8007b72:	f001 fe19 	bl	80097a8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8007b76:	2300      	movs	r3, #0
 8007b78:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007b7a:	f001 fb5f 	bl	800923c <xTaskResumeAll>
 8007b7e:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8007b80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d031      	beq.n	8007bea <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8007b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d107      	bne.n	8007b9c <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8007b8c:	4b19      	ldr	r3, [pc, #100]	; (8007bf4 <xEventGroupWaitBits+0x198>)
 8007b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b92:	601a      	str	r2, [r3, #0]
 8007b94:	f3bf 8f4f 	dsb	sy
 8007b98:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8007b9c:	f002 fbce 	bl	800a33c <uxTaskResetEventItemValue>
 8007ba0:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8007ba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ba4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d11a      	bne.n	8007be2 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8007bac:	f003 f912 	bl	800add4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8007bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8007bb6:	683a      	ldr	r2, [r7, #0]
 8007bb8:	68b9      	ldr	r1, [r7, #8]
 8007bba:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007bbc:	f000 f8df 	bl	8007d7e <prvTestWaitCondition>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d009      	beq.n	8007bda <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d006      	beq.n	8007bda <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	43db      	mvns	r3, r3
 8007bd4:	401a      	ands	r2, r3
 8007bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bd8:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8007bde:	f003 f929 	bl	800ae34 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007be4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007be8:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8007bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3740      	adds	r7, #64	; 0x40
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	e000ed04 	.word	0xe000ed04

08007bf8 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b086      	sub	sp, #24
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10a      	bne.n	8007c22 <xEventGroupClearBits+0x2a>
	__asm volatile
 8007c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	60fb      	str	r3, [r7, #12]
}
 8007c1e:	bf00      	nop
 8007c20:	e7fe      	b.n	8007c20 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00a      	beq.n	8007c42 <xEventGroupClearBits+0x4a>
	__asm volatile
 8007c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c30:	f383 8811 	msr	BASEPRI, r3
 8007c34:	f3bf 8f6f 	isb	sy
 8007c38:	f3bf 8f4f 	dsb	sy
 8007c3c:	60bb      	str	r3, [r7, #8]
}
 8007c3e:	bf00      	nop
 8007c40:	e7fe      	b.n	8007c40 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8007c42:	f003 f8c7 	bl	800add4 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	43db      	mvns	r3, r3
 8007c54:	401a      	ands	r2, r3
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8007c5a:	f003 f8eb 	bl	800ae34 <vPortExitCritical>

	return uxReturn;
 8007c5e:	693b      	ldr	r3, [r7, #16]
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3718      	adds	r7, #24
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}

08007c68 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b08e      	sub	sp, #56	; 0x38
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8007c72:	2300      	movs	r3, #0
 8007c74:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10a      	bne.n	8007c9a <xEventGroupSetBits+0x32>
	__asm volatile
 8007c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c88:	f383 8811 	msr	BASEPRI, r3
 8007c8c:	f3bf 8f6f 	isb	sy
 8007c90:	f3bf 8f4f 	dsb	sy
 8007c94:	613b      	str	r3, [r7, #16]
}
 8007c96:	bf00      	nop
 8007c98:	e7fe      	b.n	8007c98 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d00a      	beq.n	8007cba <xEventGroupSetBits+0x52>
	__asm volatile
 8007ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca8:	f383 8811 	msr	BASEPRI, r3
 8007cac:	f3bf 8f6f 	isb	sy
 8007cb0:	f3bf 8f4f 	dsb	sy
 8007cb4:	60fb      	str	r3, [r7, #12]
}
 8007cb6:	bf00      	nop
 8007cb8:	e7fe      	b.n	8007cb8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8007cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cbc:	3304      	adds	r3, #4
 8007cbe:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc2:	3308      	adds	r3, #8
 8007cc4:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8007cc6:	f001 faab 	bl	8009220 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8007cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	431a      	orrs	r2, r3
 8007cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cda:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007cdc:	e03c      	b.n	8007d58 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8007ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8007cea:	2300      	movs	r3, #0
 8007cec:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007cf4:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007cf6:	69bb      	ldr	r3, [r7, #24]
 8007cf8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007cfc:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d108      	bne.n	8007d1a <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8007d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	4013      	ands	r3, r2
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00b      	beq.n	8007d2c <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8007d14:	2301      	movs	r3, #1
 8007d16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d18:	e008      	b.n	8007d2c <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8007d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	4013      	ands	r3, r2
 8007d22:	69ba      	ldr	r2, [r7, #24]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d101      	bne.n	8007d2c <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d010      	beq.n	8007d54 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d003      	beq.n	8007d44 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8007d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007d50:	f001 fdf4 	bl	800993c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8007d58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d1be      	bne.n	8007cde <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d66:	43db      	mvns	r3, r3
 8007d68:	401a      	ands	r2, r3
 8007d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d6c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8007d6e:	f001 fa65 	bl	800923c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8007d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d74:	681b      	ldr	r3, [r3, #0]
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3738      	adds	r7, #56	; 0x38
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}

08007d7e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8007d7e:	b480      	push	{r7}
 8007d80:	b087      	sub	sp, #28
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	60f8      	str	r0, [r7, #12]
 8007d86:	60b9      	str	r1, [r7, #8]
 8007d88:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d107      	bne.n	8007da4 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	4013      	ands	r3, r2
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00a      	beq.n	8007db4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	617b      	str	r3, [r7, #20]
 8007da2:	e007      	b.n	8007db4 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	4013      	ands	r3, r2
 8007daa:	68ba      	ldr	r2, [r7, #8]
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d101      	bne.n	8007db4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007db0:	2301      	movs	r3, #1
 8007db2:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007db4:	697b      	ldr	r3, [r7, #20]
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	371c      	adds	r7, #28
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007dc2:	b480      	push	{r7}
 8007dc4:	b083      	sub	sp, #12
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f103 0208 	add.w	r2, r3, #8
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8007dda:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f103 0208 	add.w	r2, r3, #8
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f103 0208 	add.w	r2, r3, #8
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2200      	movs	r2, #0
 8007df4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007df6:	bf00      	nop
 8007df8:	370c      	adds	r7, #12
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr

08007e02 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007e02:	b480      	push	{r7}
 8007e04:	b083      	sub	sp, #12
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007e10:	bf00      	nop
 8007e12:	370c      	adds	r7, #12
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr

08007e1c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b085      	sub	sp, #20
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
 8007e24:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	689a      	ldr	r2, [r3, #8]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	683a      	ldr	r2, [r7, #0]
 8007e46:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	1c5a      	adds	r2, r3, #1
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	601a      	str	r2, [r3, #0]
}
 8007e58:	bf00      	nop
 8007e5a:	3714      	adds	r7, #20
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e62:	4770      	bx	lr

08007e64 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e7a:	d103      	bne.n	8007e84 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	60fb      	str	r3, [r7, #12]
 8007e82:	e00c      	b.n	8007e9e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	3308      	adds	r3, #8
 8007e88:	60fb      	str	r3, [r7, #12]
 8007e8a:	e002      	b.n	8007e92 <vListInsert+0x2e>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	60fb      	str	r3, [r7, #12]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d2f6      	bcs.n	8007e8c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	685a      	ldr	r2, [r3, #4]
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	683a      	ldr	r2, [r7, #0]
 8007eac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	68fa      	ldr	r2, [r7, #12]
 8007eb2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	683a      	ldr	r2, [r7, #0]
 8007eb8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	1c5a      	adds	r2, r3, #1
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	601a      	str	r2, [r3, #0]
}
 8007eca:	bf00      	nop
 8007ecc:	3714      	adds	r7, #20
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr

08007ed6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007ed6:	b480      	push	{r7}
 8007ed8:	b085      	sub	sp, #20
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	6892      	ldr	r2, [r2, #8]
 8007eec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	6852      	ldr	r2, [r2, #4]
 8007ef6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d103      	bne.n	8007f0a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	689a      	ldr	r2, [r3, #8]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	1e5a      	subs	r2, r3, #1
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3714      	adds	r7, #20
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr
	...

08007f2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d10a      	bne.n	8007f56 <xQueueGenericReset+0x2a>
	__asm volatile
 8007f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f44:	f383 8811 	msr	BASEPRI, r3
 8007f48:	f3bf 8f6f 	isb	sy
 8007f4c:	f3bf 8f4f 	dsb	sy
 8007f50:	60bb      	str	r3, [r7, #8]
}
 8007f52:	bf00      	nop
 8007f54:	e7fe      	b.n	8007f54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007f56:	f002 ff3d 	bl	800add4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f62:	68f9      	ldr	r1, [r7, #12]
 8007f64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007f66:	fb01 f303 	mul.w	r3, r1, r3
 8007f6a:	441a      	add	r2, r3
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f86:	3b01      	subs	r3, #1
 8007f88:	68f9      	ldr	r1, [r7, #12]
 8007f8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007f8c:	fb01 f303 	mul.w	r3, r1, r3
 8007f90:	441a      	add	r2, r3
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	22ff      	movs	r2, #255	; 0xff
 8007f9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	22ff      	movs	r2, #255	; 0xff
 8007fa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d114      	bne.n	8007fd6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d01a      	beq.n	8007fea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	3310      	adds	r3, #16
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f001 fc5d 	bl	8009878 <xTaskRemoveFromEventList>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d012      	beq.n	8007fea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007fc4:	4b0c      	ldr	r3, [pc, #48]	; (8007ff8 <xQueueGenericReset+0xcc>)
 8007fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fca:	601a      	str	r2, [r3, #0]
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	f3bf 8f6f 	isb	sy
 8007fd4:	e009      	b.n	8007fea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	3310      	adds	r3, #16
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f7ff fef1 	bl	8007dc2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	3324      	adds	r3, #36	; 0x24
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7ff feec 	bl	8007dc2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007fea:	f002 ff23 	bl	800ae34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007fee:	2301      	movs	r3, #1
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3710      	adds	r7, #16
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}
 8007ff8:	e000ed04 	.word	0xe000ed04

08007ffc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b08e      	sub	sp, #56	; 0x38
 8008000:	af02      	add	r7, sp, #8
 8008002:	60f8      	str	r0, [r7, #12]
 8008004:	60b9      	str	r1, [r7, #8]
 8008006:	607a      	str	r2, [r7, #4]
 8008008:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10a      	bne.n	8008026 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008022:	bf00      	nop
 8008024:	e7fe      	b.n	8008024 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10a      	bne.n	8008042 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800803e:	bf00      	nop
 8008040:	e7fe      	b.n	8008040 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d002      	beq.n	800804e <xQueueGenericCreateStatic+0x52>
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d001      	beq.n	8008052 <xQueueGenericCreateStatic+0x56>
 800804e:	2301      	movs	r3, #1
 8008050:	e000      	b.n	8008054 <xQueueGenericCreateStatic+0x58>
 8008052:	2300      	movs	r3, #0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d10a      	bne.n	800806e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800805c:	f383 8811 	msr	BASEPRI, r3
 8008060:	f3bf 8f6f 	isb	sy
 8008064:	f3bf 8f4f 	dsb	sy
 8008068:	623b      	str	r3, [r7, #32]
}
 800806a:	bf00      	nop
 800806c:	e7fe      	b.n	800806c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d102      	bne.n	800807a <xQueueGenericCreateStatic+0x7e>
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d101      	bne.n	800807e <xQueueGenericCreateStatic+0x82>
 800807a:	2301      	movs	r3, #1
 800807c:	e000      	b.n	8008080 <xQueueGenericCreateStatic+0x84>
 800807e:	2300      	movs	r3, #0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d10a      	bne.n	800809a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008088:	f383 8811 	msr	BASEPRI, r3
 800808c:	f3bf 8f6f 	isb	sy
 8008090:	f3bf 8f4f 	dsb	sy
 8008094:	61fb      	str	r3, [r7, #28]
}
 8008096:	bf00      	nop
 8008098:	e7fe      	b.n	8008098 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800809a:	2350      	movs	r3, #80	; 0x50
 800809c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	2b50      	cmp	r3, #80	; 0x50
 80080a2:	d00a      	beq.n	80080ba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80080a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a8:	f383 8811 	msr	BASEPRI, r3
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	f3bf 8f4f 	dsb	sy
 80080b4:	61bb      	str	r3, [r7, #24]
}
 80080b6:	bf00      	nop
 80080b8:	e7fe      	b.n	80080b8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80080ba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80080c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00d      	beq.n	80080e2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80080c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c8:	2201      	movs	r2, #1
 80080ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80080ce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80080d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d4:	9300      	str	r3, [sp, #0]
 80080d6:	4613      	mov	r3, r2
 80080d8:	687a      	ldr	r2, [r7, #4]
 80080da:	68b9      	ldr	r1, [r7, #8]
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f000 f83f 	bl	8008160 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80080e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3730      	adds	r7, #48	; 0x30
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b08a      	sub	sp, #40	; 0x28
 80080f0:	af02      	add	r7, sp, #8
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	4613      	mov	r3, r2
 80080f8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10a      	bne.n	8008116 <xQueueGenericCreate+0x2a>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	613b      	str	r3, [r7, #16]
}
 8008112:	bf00      	nop
 8008114:	e7fe      	b.n	8008114 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	68ba      	ldr	r2, [r7, #8]
 800811a:	fb02 f303 	mul.w	r3, r2, r3
 800811e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	3350      	adds	r3, #80	; 0x50
 8008124:	4618      	mov	r0, r3
 8008126:	f002 ff77 	bl	800b018 <pvPortMalloc>
 800812a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d011      	beq.n	8008156 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	3350      	adds	r3, #80	; 0x50
 800813a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008144:	79fa      	ldrb	r2, [r7, #7]
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	4613      	mov	r3, r2
 800814c:	697a      	ldr	r2, [r7, #20]
 800814e:	68b9      	ldr	r1, [r7, #8]
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f000 f805 	bl	8008160 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008156:	69bb      	ldr	r3, [r7, #24]
	}
 8008158:	4618      	mov	r0, r3
 800815a:	3720      	adds	r7, #32
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
 800816c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d103      	bne.n	800817c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	69ba      	ldr	r2, [r7, #24]
 8008178:	601a      	str	r2, [r3, #0]
 800817a:	e002      	b.n	8008182 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	68fa      	ldr	r2, [r7, #12]
 8008186:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	68ba      	ldr	r2, [r7, #8]
 800818c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800818e:	2101      	movs	r1, #1
 8008190:	69b8      	ldr	r0, [r7, #24]
 8008192:	f7ff fecb 	bl	8007f2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	78fa      	ldrb	r2, [r7, #3]
 800819a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800819e:	bf00      	nop
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b08e      	sub	sp, #56	; 0x38
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	607a      	str	r2, [r7, #4]
 80081b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80081b6:	2300      	movs	r3, #0
 80081b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80081be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d10a      	bne.n	80081da <xQueueGenericSend+0x32>
	__asm volatile
 80081c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c8:	f383 8811 	msr	BASEPRI, r3
 80081cc:	f3bf 8f6f 	isb	sy
 80081d0:	f3bf 8f4f 	dsb	sy
 80081d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80081d6:	bf00      	nop
 80081d8:	e7fe      	b.n	80081d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d103      	bne.n	80081e8 <xQueueGenericSend+0x40>
 80081e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d101      	bne.n	80081ec <xQueueGenericSend+0x44>
 80081e8:	2301      	movs	r3, #1
 80081ea:	e000      	b.n	80081ee <xQueueGenericSend+0x46>
 80081ec:	2300      	movs	r3, #0
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d10a      	bne.n	8008208 <xQueueGenericSend+0x60>
	__asm volatile
 80081f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008204:	bf00      	nop
 8008206:	e7fe      	b.n	8008206 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	2b02      	cmp	r3, #2
 800820c:	d103      	bne.n	8008216 <xQueueGenericSend+0x6e>
 800820e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008212:	2b01      	cmp	r3, #1
 8008214:	d101      	bne.n	800821a <xQueueGenericSend+0x72>
 8008216:	2301      	movs	r3, #1
 8008218:	e000      	b.n	800821c <xQueueGenericSend+0x74>
 800821a:	2300      	movs	r3, #0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d10a      	bne.n	8008236 <xQueueGenericSend+0x8e>
	__asm volatile
 8008220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008224:	f383 8811 	msr	BASEPRI, r3
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	623b      	str	r3, [r7, #32]
}
 8008232:	bf00      	nop
 8008234:	e7fe      	b.n	8008234 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008236:	f001 fe2f 	bl	8009e98 <xTaskGetSchedulerState>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d102      	bne.n	8008246 <xQueueGenericSend+0x9e>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d101      	bne.n	800824a <xQueueGenericSend+0xa2>
 8008246:	2301      	movs	r3, #1
 8008248:	e000      	b.n	800824c <xQueueGenericSend+0xa4>
 800824a:	2300      	movs	r3, #0
 800824c:	2b00      	cmp	r3, #0
 800824e:	d10a      	bne.n	8008266 <xQueueGenericSend+0xbe>
	__asm volatile
 8008250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008254:	f383 8811 	msr	BASEPRI, r3
 8008258:	f3bf 8f6f 	isb	sy
 800825c:	f3bf 8f4f 	dsb	sy
 8008260:	61fb      	str	r3, [r7, #28]
}
 8008262:	bf00      	nop
 8008264:	e7fe      	b.n	8008264 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008266:	f002 fdb5 	bl	800add4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800826a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800826c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800826e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008272:	429a      	cmp	r2, r3
 8008274:	d302      	bcc.n	800827c <xQueueGenericSend+0xd4>
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	2b02      	cmp	r3, #2
 800827a:	d129      	bne.n	80082d0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800827c:	683a      	ldr	r2, [r7, #0]
 800827e:	68b9      	ldr	r1, [r7, #8]
 8008280:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008282:	f000 fbbb 	bl	80089fc <prvCopyDataToQueue>
 8008286:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800828a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828c:	2b00      	cmp	r3, #0
 800828e:	d010      	beq.n	80082b2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008292:	3324      	adds	r3, #36	; 0x24
 8008294:	4618      	mov	r0, r3
 8008296:	f001 faef 	bl	8009878 <xTaskRemoveFromEventList>
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d013      	beq.n	80082c8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80082a0:	4b3f      	ldr	r3, [pc, #252]	; (80083a0 <xQueueGenericSend+0x1f8>)
 80082a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082a6:	601a      	str	r2, [r3, #0]
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	f3bf 8f6f 	isb	sy
 80082b0:	e00a      	b.n	80082c8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80082b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d007      	beq.n	80082c8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80082b8:	4b39      	ldr	r3, [pc, #228]	; (80083a0 <xQueueGenericSend+0x1f8>)
 80082ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082be:	601a      	str	r2, [r3, #0]
 80082c0:	f3bf 8f4f 	dsb	sy
 80082c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80082c8:	f002 fdb4 	bl	800ae34 <vPortExitCritical>
				return pdPASS;
 80082cc:	2301      	movs	r3, #1
 80082ce:	e063      	b.n	8008398 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d103      	bne.n	80082de <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80082d6:	f002 fdad 	bl	800ae34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80082da:	2300      	movs	r3, #0
 80082dc:	e05c      	b.n	8008398 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d106      	bne.n	80082f2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80082e4:	f107 0314 	add.w	r3, r7, #20
 80082e8:	4618      	mov	r0, r3
 80082ea:	f001 fb89 	bl	8009a00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80082ee:	2301      	movs	r3, #1
 80082f0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80082f2:	f002 fd9f 	bl	800ae34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80082f6:	f000 ff93 	bl	8009220 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80082fa:	f002 fd6b 	bl	800add4 <vPortEnterCritical>
 80082fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008300:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008304:	b25b      	sxtb	r3, r3
 8008306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800830a:	d103      	bne.n	8008314 <xQueueGenericSend+0x16c>
 800830c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800830e:	2200      	movs	r2, #0
 8008310:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008316:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800831a:	b25b      	sxtb	r3, r3
 800831c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008320:	d103      	bne.n	800832a <xQueueGenericSend+0x182>
 8008322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008324:	2200      	movs	r2, #0
 8008326:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800832a:	f002 fd83 	bl	800ae34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800832e:	1d3a      	adds	r2, r7, #4
 8008330:	f107 0314 	add.w	r3, r7, #20
 8008334:	4611      	mov	r1, r2
 8008336:	4618      	mov	r0, r3
 8008338:	f001 fb78 	bl	8009a2c <xTaskCheckForTimeOut>
 800833c:	4603      	mov	r3, r0
 800833e:	2b00      	cmp	r3, #0
 8008340:	d124      	bne.n	800838c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008342:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008344:	f000 fc52 	bl	8008bec <prvIsQueueFull>
 8008348:	4603      	mov	r3, r0
 800834a:	2b00      	cmp	r3, #0
 800834c:	d018      	beq.n	8008380 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800834e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008350:	3310      	adds	r3, #16
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	4611      	mov	r1, r2
 8008356:	4618      	mov	r0, r3
 8008358:	f001 fa02 	bl	8009760 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800835c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800835e:	f000 fbdd 	bl	8008b1c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008362:	f000 ff6b 	bl	800923c <xTaskResumeAll>
 8008366:	4603      	mov	r3, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	f47f af7c 	bne.w	8008266 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800836e:	4b0c      	ldr	r3, [pc, #48]	; (80083a0 <xQueueGenericSend+0x1f8>)
 8008370:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008374:	601a      	str	r2, [r3, #0]
 8008376:	f3bf 8f4f 	dsb	sy
 800837a:	f3bf 8f6f 	isb	sy
 800837e:	e772      	b.n	8008266 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008380:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008382:	f000 fbcb 	bl	8008b1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008386:	f000 ff59 	bl	800923c <xTaskResumeAll>
 800838a:	e76c      	b.n	8008266 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800838c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800838e:	f000 fbc5 	bl	8008b1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008392:	f000 ff53 	bl	800923c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008396:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008398:	4618      	mov	r0, r3
 800839a:	3738      	adds	r7, #56	; 0x38
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	e000ed04 	.word	0xe000ed04

080083a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b090      	sub	sp, #64	; 0x40
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	60b9      	str	r1, [r7, #8]
 80083ae:	607a      	str	r2, [r7, #4]
 80083b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80083b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d10a      	bne.n	80083d2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80083bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c0:	f383 8811 	msr	BASEPRI, r3
 80083c4:	f3bf 8f6f 	isb	sy
 80083c8:	f3bf 8f4f 	dsb	sy
 80083cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80083ce:	bf00      	nop
 80083d0:	e7fe      	b.n	80083d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d103      	bne.n	80083e0 <xQueueGenericSendFromISR+0x3c>
 80083d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d101      	bne.n	80083e4 <xQueueGenericSendFromISR+0x40>
 80083e0:	2301      	movs	r3, #1
 80083e2:	e000      	b.n	80083e6 <xQueueGenericSendFromISR+0x42>
 80083e4:	2300      	movs	r3, #0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10a      	bne.n	8008400 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80083ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ee:	f383 8811 	msr	BASEPRI, r3
 80083f2:	f3bf 8f6f 	isb	sy
 80083f6:	f3bf 8f4f 	dsb	sy
 80083fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80083fc:	bf00      	nop
 80083fe:	e7fe      	b.n	80083fe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	2b02      	cmp	r3, #2
 8008404:	d103      	bne.n	800840e <xQueueGenericSendFromISR+0x6a>
 8008406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800840a:	2b01      	cmp	r3, #1
 800840c:	d101      	bne.n	8008412 <xQueueGenericSendFromISR+0x6e>
 800840e:	2301      	movs	r3, #1
 8008410:	e000      	b.n	8008414 <xQueueGenericSendFromISR+0x70>
 8008412:	2300      	movs	r3, #0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d10a      	bne.n	800842e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	623b      	str	r3, [r7, #32]
}
 800842a:	bf00      	nop
 800842c:	e7fe      	b.n	800842c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800842e:	f002 fdb3 	bl	800af98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008432:	f3ef 8211 	mrs	r2, BASEPRI
 8008436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800843a:	f383 8811 	msr	BASEPRI, r3
 800843e:	f3bf 8f6f 	isb	sy
 8008442:	f3bf 8f4f 	dsb	sy
 8008446:	61fa      	str	r2, [r7, #28]
 8008448:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800844a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800844c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800844e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008450:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008456:	429a      	cmp	r2, r3
 8008458:	d302      	bcc.n	8008460 <xQueueGenericSendFromISR+0xbc>
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	2b02      	cmp	r3, #2
 800845e:	d12f      	bne.n	80084c0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008462:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008466:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800846a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800846c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	68b9      	ldr	r1, [r7, #8]
 8008474:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008476:	f000 fac1 	bl	80089fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800847a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800847e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008482:	d112      	bne.n	80084aa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008488:	2b00      	cmp	r3, #0
 800848a:	d016      	beq.n	80084ba <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800848c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800848e:	3324      	adds	r3, #36	; 0x24
 8008490:	4618      	mov	r0, r3
 8008492:	f001 f9f1 	bl	8009878 <xTaskRemoveFromEventList>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00e      	beq.n	80084ba <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d00b      	beq.n	80084ba <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2201      	movs	r2, #1
 80084a6:	601a      	str	r2, [r3, #0]
 80084a8:	e007      	b.n	80084ba <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80084ae:	3301      	adds	r3, #1
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	b25a      	sxtb	r2, r3
 80084b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80084ba:	2301      	movs	r3, #1
 80084bc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80084be:	e001      	b.n	80084c4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084c0:	2300      	movs	r3, #0
 80084c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80084c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084c6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80084ce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80084d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3740      	adds	r7, #64	; 0x40
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b08e      	sub	sp, #56	; 0x38
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
 80084e2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80084e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d10a      	bne.n	8008504 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	623b      	str	r3, [r7, #32]
}
 8008500:	bf00      	nop
 8008502:	e7fe      	b.n	8008502 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008508:	2b00      	cmp	r3, #0
 800850a:	d00a      	beq.n	8008522 <xQueueGiveFromISR+0x48>
	__asm volatile
 800850c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008510:	f383 8811 	msr	BASEPRI, r3
 8008514:	f3bf 8f6f 	isb	sy
 8008518:	f3bf 8f4f 	dsb	sy
 800851c:	61fb      	str	r3, [r7, #28]
}
 800851e:	bf00      	nop
 8008520:	e7fe      	b.n	8008520 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d103      	bne.n	8008532 <xQueueGiveFromISR+0x58>
 800852a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d101      	bne.n	8008536 <xQueueGiveFromISR+0x5c>
 8008532:	2301      	movs	r3, #1
 8008534:	e000      	b.n	8008538 <xQueueGiveFromISR+0x5e>
 8008536:	2300      	movs	r3, #0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d10a      	bne.n	8008552 <xQueueGiveFromISR+0x78>
	__asm volatile
 800853c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008540:	f383 8811 	msr	BASEPRI, r3
 8008544:	f3bf 8f6f 	isb	sy
 8008548:	f3bf 8f4f 	dsb	sy
 800854c:	61bb      	str	r3, [r7, #24]
}
 800854e:	bf00      	nop
 8008550:	e7fe      	b.n	8008550 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008552:	f002 fd21 	bl	800af98 <vPortValidateInterruptPriority>
	__asm volatile
 8008556:	f3ef 8211 	mrs	r2, BASEPRI
 800855a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855e:	f383 8811 	msr	BASEPRI, r3
 8008562:	f3bf 8f6f 	isb	sy
 8008566:	f3bf 8f4f 	dsb	sy
 800856a:	617a      	str	r2, [r7, #20]
 800856c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800856e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008570:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008576:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800857a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800857c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800857e:	429a      	cmp	r2, r3
 8008580:	d22b      	bcs.n	80085da <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008584:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008588:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800858c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800858e:	1c5a      	adds	r2, r3, #1
 8008590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008592:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008594:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800859c:	d112      	bne.n	80085c4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800859e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d016      	beq.n	80085d4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a8:	3324      	adds	r3, #36	; 0x24
 80085aa:	4618      	mov	r0, r3
 80085ac:	f001 f964 	bl	8009878 <xTaskRemoveFromEventList>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00e      	beq.n	80085d4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d00b      	beq.n	80085d4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	2201      	movs	r2, #1
 80085c0:	601a      	str	r2, [r3, #0]
 80085c2:	e007      	b.n	80085d4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80085c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80085c8:	3301      	adds	r3, #1
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	b25a      	sxtb	r2, r3
 80085ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80085d4:	2301      	movs	r3, #1
 80085d6:	637b      	str	r3, [r7, #52]	; 0x34
 80085d8:	e001      	b.n	80085de <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80085da:	2300      	movs	r3, #0
 80085dc:	637b      	str	r3, [r7, #52]	; 0x34
 80085de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085e0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f383 8811 	msr	BASEPRI, r3
}
 80085e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80085ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3738      	adds	r7, #56	; 0x38
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b08c      	sub	sp, #48	; 0x30
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008600:	2300      	movs	r3, #0
 8008602:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800860a:	2b00      	cmp	r3, #0
 800860c:	d10a      	bne.n	8008624 <xQueueReceive+0x30>
	__asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	623b      	str	r3, [r7, #32]
}
 8008620:	bf00      	nop
 8008622:	e7fe      	b.n	8008622 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d103      	bne.n	8008632 <xQueueReceive+0x3e>
 800862a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800862c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800862e:	2b00      	cmp	r3, #0
 8008630:	d101      	bne.n	8008636 <xQueueReceive+0x42>
 8008632:	2301      	movs	r3, #1
 8008634:	e000      	b.n	8008638 <xQueueReceive+0x44>
 8008636:	2300      	movs	r3, #0
 8008638:	2b00      	cmp	r3, #0
 800863a:	d10a      	bne.n	8008652 <xQueueReceive+0x5e>
	__asm volatile
 800863c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008640:	f383 8811 	msr	BASEPRI, r3
 8008644:	f3bf 8f6f 	isb	sy
 8008648:	f3bf 8f4f 	dsb	sy
 800864c:	61fb      	str	r3, [r7, #28]
}
 800864e:	bf00      	nop
 8008650:	e7fe      	b.n	8008650 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008652:	f001 fc21 	bl	8009e98 <xTaskGetSchedulerState>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d102      	bne.n	8008662 <xQueueReceive+0x6e>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d101      	bne.n	8008666 <xQueueReceive+0x72>
 8008662:	2301      	movs	r3, #1
 8008664:	e000      	b.n	8008668 <xQueueReceive+0x74>
 8008666:	2300      	movs	r3, #0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d10a      	bne.n	8008682 <xQueueReceive+0x8e>
	__asm volatile
 800866c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008670:	f383 8811 	msr	BASEPRI, r3
 8008674:	f3bf 8f6f 	isb	sy
 8008678:	f3bf 8f4f 	dsb	sy
 800867c:	61bb      	str	r3, [r7, #24]
}
 800867e:	bf00      	nop
 8008680:	e7fe      	b.n	8008680 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008682:	f002 fba7 	bl	800add4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800868c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800868e:	2b00      	cmp	r3, #0
 8008690:	d01f      	beq.n	80086d2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008692:	68b9      	ldr	r1, [r7, #8]
 8008694:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008696:	f000 fa1b 	bl	8008ad0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800869a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869c:	1e5a      	subs	r2, r3, #1
 800869e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00f      	beq.n	80086ca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ac:	3310      	adds	r3, #16
 80086ae:	4618      	mov	r0, r3
 80086b0:	f001 f8e2 	bl	8009878 <xTaskRemoveFromEventList>
 80086b4:	4603      	mov	r3, r0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d007      	beq.n	80086ca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80086ba:	4b3d      	ldr	r3, [pc, #244]	; (80087b0 <xQueueReceive+0x1bc>)
 80086bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086c0:	601a      	str	r2, [r3, #0]
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80086ca:	f002 fbb3 	bl	800ae34 <vPortExitCritical>
				return pdPASS;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e069      	b.n	80087a6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d103      	bne.n	80086e0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086d8:	f002 fbac 	bl	800ae34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80086dc:	2300      	movs	r3, #0
 80086de:	e062      	b.n	80087a6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d106      	bne.n	80086f4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086e6:	f107 0310 	add.w	r3, r7, #16
 80086ea:	4618      	mov	r0, r3
 80086ec:	f001 f988 	bl	8009a00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086f0:	2301      	movs	r3, #1
 80086f2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086f4:	f002 fb9e 	bl	800ae34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80086f8:	f000 fd92 	bl	8009220 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80086fc:	f002 fb6a 	bl	800add4 <vPortEnterCritical>
 8008700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008702:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008706:	b25b      	sxtb	r3, r3
 8008708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800870c:	d103      	bne.n	8008716 <xQueueReceive+0x122>
 800870e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008710:	2200      	movs	r2, #0
 8008712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800871c:	b25b      	sxtb	r3, r3
 800871e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008722:	d103      	bne.n	800872c <xQueueReceive+0x138>
 8008724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008726:	2200      	movs	r2, #0
 8008728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800872c:	f002 fb82 	bl	800ae34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008730:	1d3a      	adds	r2, r7, #4
 8008732:	f107 0310 	add.w	r3, r7, #16
 8008736:	4611      	mov	r1, r2
 8008738:	4618      	mov	r0, r3
 800873a:	f001 f977 	bl	8009a2c <xTaskCheckForTimeOut>
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d123      	bne.n	800878c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008744:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008746:	f000 fa3b 	bl	8008bc0 <prvIsQueueEmpty>
 800874a:	4603      	mov	r3, r0
 800874c:	2b00      	cmp	r3, #0
 800874e:	d017      	beq.n	8008780 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008752:	3324      	adds	r3, #36	; 0x24
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	4611      	mov	r1, r2
 8008758:	4618      	mov	r0, r3
 800875a:	f001 f801 	bl	8009760 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800875e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008760:	f000 f9dc 	bl	8008b1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008764:	f000 fd6a 	bl	800923c <xTaskResumeAll>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d189      	bne.n	8008682 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800876e:	4b10      	ldr	r3, [pc, #64]	; (80087b0 <xQueueReceive+0x1bc>)
 8008770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008774:	601a      	str	r2, [r3, #0]
 8008776:	f3bf 8f4f 	dsb	sy
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	e780      	b.n	8008682 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008782:	f000 f9cb 	bl	8008b1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008786:	f000 fd59 	bl	800923c <xTaskResumeAll>
 800878a:	e77a      	b.n	8008682 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800878c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800878e:	f000 f9c5 	bl	8008b1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008792:	f000 fd53 	bl	800923c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008796:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008798:	f000 fa12 	bl	8008bc0 <prvIsQueueEmpty>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f43f af6f 	beq.w	8008682 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80087a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3730      	adds	r7, #48	; 0x30
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	e000ed04 	.word	0xe000ed04

080087b4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b08e      	sub	sp, #56	; 0x38
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80087be:	2300      	movs	r3, #0
 80087c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80087c6:	2300      	movs	r3, #0
 80087c8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80087ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d10a      	bne.n	80087e6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80087d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d4:	f383 8811 	msr	BASEPRI, r3
 80087d8:	f3bf 8f6f 	isb	sy
 80087dc:	f3bf 8f4f 	dsb	sy
 80087e0:	623b      	str	r3, [r7, #32]
}
 80087e2:	bf00      	nop
 80087e4:	e7fe      	b.n	80087e4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80087e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00a      	beq.n	8008804 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80087ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087f2:	f383 8811 	msr	BASEPRI, r3
 80087f6:	f3bf 8f6f 	isb	sy
 80087fa:	f3bf 8f4f 	dsb	sy
 80087fe:	61fb      	str	r3, [r7, #28]
}
 8008800:	bf00      	nop
 8008802:	e7fe      	b.n	8008802 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008804:	f001 fb48 	bl	8009e98 <xTaskGetSchedulerState>
 8008808:	4603      	mov	r3, r0
 800880a:	2b00      	cmp	r3, #0
 800880c:	d102      	bne.n	8008814 <xQueueSemaphoreTake+0x60>
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <xQueueSemaphoreTake+0x64>
 8008814:	2301      	movs	r3, #1
 8008816:	e000      	b.n	800881a <xQueueSemaphoreTake+0x66>
 8008818:	2300      	movs	r3, #0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d10a      	bne.n	8008834 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800881e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008822:	f383 8811 	msr	BASEPRI, r3
 8008826:	f3bf 8f6f 	isb	sy
 800882a:	f3bf 8f4f 	dsb	sy
 800882e:	61bb      	str	r3, [r7, #24]
}
 8008830:	bf00      	nop
 8008832:	e7fe      	b.n	8008832 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008834:	f002 face 	bl	800add4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800883a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800883e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008840:	2b00      	cmp	r3, #0
 8008842:	d024      	beq.n	800888e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008846:	1e5a      	subs	r2, r3, #1
 8008848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800884a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800884c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d104      	bne.n	800885e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008854:	f001 fd8a 	bl	800a36c <pvTaskIncrementMutexHeldCount>
 8008858:	4602      	mov	r2, r0
 800885a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800885c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800885e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008860:	691b      	ldr	r3, [r3, #16]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00f      	beq.n	8008886 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008868:	3310      	adds	r3, #16
 800886a:	4618      	mov	r0, r3
 800886c:	f001 f804 	bl	8009878 <xTaskRemoveFromEventList>
 8008870:	4603      	mov	r3, r0
 8008872:	2b00      	cmp	r3, #0
 8008874:	d007      	beq.n	8008886 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008876:	4b54      	ldr	r3, [pc, #336]	; (80089c8 <xQueueSemaphoreTake+0x214>)
 8008878:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800887c:	601a      	str	r2, [r3, #0]
 800887e:	f3bf 8f4f 	dsb	sy
 8008882:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008886:	f002 fad5 	bl	800ae34 <vPortExitCritical>
				return pdPASS;
 800888a:	2301      	movs	r3, #1
 800888c:	e097      	b.n	80089be <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d111      	bne.n	80088b8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00a      	beq.n	80088b0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800889a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800889e:	f383 8811 	msr	BASEPRI, r3
 80088a2:	f3bf 8f6f 	isb	sy
 80088a6:	f3bf 8f4f 	dsb	sy
 80088aa:	617b      	str	r3, [r7, #20]
}
 80088ac:	bf00      	nop
 80088ae:	e7fe      	b.n	80088ae <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80088b0:	f002 fac0 	bl	800ae34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80088b4:	2300      	movs	r3, #0
 80088b6:	e082      	b.n	80089be <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80088b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d106      	bne.n	80088cc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80088be:	f107 030c 	add.w	r3, r7, #12
 80088c2:	4618      	mov	r0, r3
 80088c4:	f001 f89c 	bl	8009a00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80088c8:	2301      	movs	r3, #1
 80088ca:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80088cc:	f002 fab2 	bl	800ae34 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80088d0:	f000 fca6 	bl	8009220 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80088d4:	f002 fa7e 	bl	800add4 <vPortEnterCritical>
 80088d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088de:	b25b      	sxtb	r3, r3
 80088e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088e4:	d103      	bne.n	80088ee <xQueueSemaphoreTake+0x13a>
 80088e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088f4:	b25b      	sxtb	r3, r3
 80088f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088fa:	d103      	bne.n	8008904 <xQueueSemaphoreTake+0x150>
 80088fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088fe:	2200      	movs	r2, #0
 8008900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008904:	f002 fa96 	bl	800ae34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008908:	463a      	mov	r2, r7
 800890a:	f107 030c 	add.w	r3, r7, #12
 800890e:	4611      	mov	r1, r2
 8008910:	4618      	mov	r0, r3
 8008912:	f001 f88b 	bl	8009a2c <xTaskCheckForTimeOut>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d132      	bne.n	8008982 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800891c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800891e:	f000 f94f 	bl	8008bc0 <prvIsQueueEmpty>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d026      	beq.n	8008976 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d109      	bne.n	8008944 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008930:	f002 fa50 	bl	800add4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	4618      	mov	r0, r3
 800893a:	f001 facb 	bl	8009ed4 <xTaskPriorityInherit>
 800893e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008940:	f002 fa78 	bl	800ae34 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008946:	3324      	adds	r3, #36	; 0x24
 8008948:	683a      	ldr	r2, [r7, #0]
 800894a:	4611      	mov	r1, r2
 800894c:	4618      	mov	r0, r3
 800894e:	f000 ff07 	bl	8009760 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008952:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008954:	f000 f8e2 	bl	8008b1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008958:	f000 fc70 	bl	800923c <xTaskResumeAll>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	f47f af68 	bne.w	8008834 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008964:	4b18      	ldr	r3, [pc, #96]	; (80089c8 <xQueueSemaphoreTake+0x214>)
 8008966:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800896a:	601a      	str	r2, [r3, #0]
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	f3bf 8f6f 	isb	sy
 8008974:	e75e      	b.n	8008834 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008976:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008978:	f000 f8d0 	bl	8008b1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800897c:	f000 fc5e 	bl	800923c <xTaskResumeAll>
 8008980:	e758      	b.n	8008834 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008982:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008984:	f000 f8ca 	bl	8008b1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008988:	f000 fc58 	bl	800923c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800898c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800898e:	f000 f917 	bl	8008bc0 <prvIsQueueEmpty>
 8008992:	4603      	mov	r3, r0
 8008994:	2b00      	cmp	r3, #0
 8008996:	f43f af4d 	beq.w	8008834 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800899a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800899c:	2b00      	cmp	r3, #0
 800899e:	d00d      	beq.n	80089bc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80089a0:	f002 fa18 	bl	800add4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80089a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80089a6:	f000 f811 	bl	80089cc <prvGetDisinheritPriorityAfterTimeout>
 80089aa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80089ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80089b2:	4618      	mov	r0, r3
 80089b4:	f001 fb8a 	bl	800a0cc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80089b8:	f002 fa3c 	bl	800ae34 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80089bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3738      	adds	r7, #56	; 0x38
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	bf00      	nop
 80089c8:	e000ed04 	.word	0xe000ed04

080089cc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d006      	beq.n	80089ea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f1c3 0307 	rsb	r3, r3, #7
 80089e6:	60fb      	str	r3, [r7, #12]
 80089e8:	e001      	b.n	80089ee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80089ea:	2300      	movs	r3, #0
 80089ec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80089ee:	68fb      	ldr	r3, [r7, #12]
	}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3714      	adds	r7, #20
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b086      	sub	sp, #24
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	60b9      	str	r1, [r7, #8]
 8008a06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a10:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d10d      	bne.n	8008a36 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d14d      	bne.n	8008abe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	4618      	mov	r0, r3
 8008a28:	f001 faca 	bl	8009fc0 <xTaskPriorityDisinherit>
 8008a2c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	609a      	str	r2, [r3, #8]
 8008a34:	e043      	b.n	8008abe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d119      	bne.n	8008a70 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6858      	ldr	r0, [r3, #4]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a44:	461a      	mov	r2, r3
 8008a46:	68b9      	ldr	r1, [r7, #8]
 8008a48:	f002 fd0a 	bl	800b460 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a54:	441a      	add	r2, r3
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	685a      	ldr	r2, [r3, #4]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d32b      	bcc.n	8008abe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	605a      	str	r2, [r3, #4]
 8008a6e:	e026      	b.n	8008abe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	68d8      	ldr	r0, [r3, #12]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a78:	461a      	mov	r2, r3
 8008a7a:	68b9      	ldr	r1, [r7, #8]
 8008a7c:	f002 fcf0 	bl	800b460 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	68da      	ldr	r2, [r3, #12]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a88:	425b      	negs	r3, r3
 8008a8a:	441a      	add	r2, r3
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	68da      	ldr	r2, [r3, #12]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d207      	bcs.n	8008aac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	689a      	ldr	r2, [r3, #8]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aa4:	425b      	negs	r3, r3
 8008aa6:	441a      	add	r2, r3
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2b02      	cmp	r3, #2
 8008ab0:	d105      	bne.n	8008abe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d002      	beq.n	8008abe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	3b01      	subs	r3, #1
 8008abc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	1c5a      	adds	r2, r3, #1
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008ac6:	697b      	ldr	r3, [r7, #20]
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3718      	adds	r7, #24
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d018      	beq.n	8008b14 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	68da      	ldr	r2, [r3, #12]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aea:	441a      	add	r2, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	68da      	ldr	r2, [r3, #12]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	689b      	ldr	r3, [r3, #8]
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d303      	bcc.n	8008b04 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	68d9      	ldr	r1, [r3, #12]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	6838      	ldr	r0, [r7, #0]
 8008b10:	f002 fca6 	bl	800b460 <memcpy>
	}
}
 8008b14:	bf00      	nop
 8008b16:	3708      	adds	r7, #8
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008b24:	f002 f956 	bl	800add4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b2e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b30:	e011      	b.n	8008b56 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d012      	beq.n	8008b60 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	3324      	adds	r3, #36	; 0x24
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f000 fe9a 	bl	8009878 <xTaskRemoveFromEventList>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d001      	beq.n	8008b4e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008b4a:	f000 ffd1 	bl	8009af0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008b4e:	7bfb      	ldrb	r3, [r7, #15]
 8008b50:	3b01      	subs	r3, #1
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	dce9      	bgt.n	8008b32 <prvUnlockQueue+0x16>
 8008b5e:	e000      	b.n	8008b62 <prvUnlockQueue+0x46>
					break;
 8008b60:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	22ff      	movs	r2, #255	; 0xff
 8008b66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008b6a:	f002 f963 	bl	800ae34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008b6e:	f002 f931 	bl	800add4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008b78:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b7a:	e011      	b.n	8008ba0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d012      	beq.n	8008baa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	3310      	adds	r3, #16
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f000 fe75 	bl	8009878 <xTaskRemoveFromEventList>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d001      	beq.n	8008b98 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008b94:	f000 ffac 	bl	8009af0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008b98:	7bbb      	ldrb	r3, [r7, #14]
 8008b9a:	3b01      	subs	r3, #1
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ba0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	dce9      	bgt.n	8008b7c <prvUnlockQueue+0x60>
 8008ba8:	e000      	b.n	8008bac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008baa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	22ff      	movs	r2, #255	; 0xff
 8008bb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008bb4:	f002 f93e 	bl	800ae34 <vPortExitCritical>
}
 8008bb8:	bf00      	nop
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b084      	sub	sp, #16
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008bc8:	f002 f904 	bl	800add4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d102      	bne.n	8008bda <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	60fb      	str	r3, [r7, #12]
 8008bd8:	e001      	b.n	8008bde <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008bde:	f002 f929 	bl	800ae34 <vPortExitCritical>

	return xReturn;
 8008be2:	68fb      	ldr	r3, [r7, #12]
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3710      	adds	r7, #16
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008bf4:	f002 f8ee 	bl	800add4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d102      	bne.n	8008c0a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008c04:	2301      	movs	r3, #1
 8008c06:	60fb      	str	r3, [r7, #12]
 8008c08:	e001      	b.n	8008c0e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c0e:	f002 f911 	bl	800ae34 <vPortExitCritical>

	return xReturn;
 8008c12:	68fb      	ldr	r3, [r7, #12]
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b085      	sub	sp, #20
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c26:	2300      	movs	r3, #0
 8008c28:	60fb      	str	r3, [r7, #12]
 8008c2a:	e014      	b.n	8008c56 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008c2c:	4a0f      	ldr	r2, [pc, #60]	; (8008c6c <vQueueAddToRegistry+0x50>)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d10b      	bne.n	8008c50 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008c38:	490c      	ldr	r1, [pc, #48]	; (8008c6c <vQueueAddToRegistry+0x50>)
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	683a      	ldr	r2, [r7, #0]
 8008c3e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008c42:	4a0a      	ldr	r2, [pc, #40]	; (8008c6c <vQueueAddToRegistry+0x50>)
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	00db      	lsls	r3, r3, #3
 8008c48:	4413      	add	r3, r2
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008c4e:	e006      	b.n	8008c5e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	3301      	adds	r3, #1
 8008c54:	60fb      	str	r3, [r7, #12]
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2b07      	cmp	r3, #7
 8008c5a:	d9e7      	bls.n	8008c2c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008c5c:	bf00      	nop
 8008c5e:	bf00      	nop
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	20000db8 	.word	0x20000db8

08008c70 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b086      	sub	sp, #24
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008c80:	f002 f8a8 	bl	800add4 <vPortEnterCritical>
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c8a:	b25b      	sxtb	r3, r3
 8008c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c90:	d103      	bne.n	8008c9a <vQueueWaitForMessageRestricted+0x2a>
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	2200      	movs	r2, #0
 8008c96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ca0:	b25b      	sxtb	r3, r3
 8008ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca6:	d103      	bne.n	8008cb0 <vQueueWaitForMessageRestricted+0x40>
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	2200      	movs	r2, #0
 8008cac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008cb0:	f002 f8c0 	bl	800ae34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d106      	bne.n	8008cca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	3324      	adds	r3, #36	; 0x24
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	68b9      	ldr	r1, [r7, #8]
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f000 fdab 	bl	8009820 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008cca:	6978      	ldr	r0, [r7, #20]
 8008ccc:	f7ff ff26 	bl	8008b1c <prvUnlockQueue>
	}
 8008cd0:	bf00      	nop
 8008cd2:	3718      	adds	r7, #24
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b08e      	sub	sp, #56	; 0x38
 8008cdc:	af04      	add	r7, sp, #16
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	607a      	str	r2, [r7, #4]
 8008ce4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008ce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d10a      	bne.n	8008d02 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf0:	f383 8811 	msr	BASEPRI, r3
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	623b      	str	r3, [r7, #32]
}
 8008cfe:	bf00      	nop
 8008d00:	e7fe      	b.n	8008d00 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d10a      	bne.n	8008d1e <xTaskCreateStatic+0x46>
	__asm volatile
 8008d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0c:	f383 8811 	msr	BASEPRI, r3
 8008d10:	f3bf 8f6f 	isb	sy
 8008d14:	f3bf 8f4f 	dsb	sy
 8008d18:	61fb      	str	r3, [r7, #28]
}
 8008d1a:	bf00      	nop
 8008d1c:	e7fe      	b.n	8008d1c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008d1e:	2360      	movs	r3, #96	; 0x60
 8008d20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	2b60      	cmp	r3, #96	; 0x60
 8008d26:	d00a      	beq.n	8008d3e <xTaskCreateStatic+0x66>
	__asm volatile
 8008d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d2c:	f383 8811 	msr	BASEPRI, r3
 8008d30:	f3bf 8f6f 	isb	sy
 8008d34:	f3bf 8f4f 	dsb	sy
 8008d38:	61bb      	str	r3, [r7, #24]
}
 8008d3a:	bf00      	nop
 8008d3c:	e7fe      	b.n	8008d3c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008d3e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d01e      	beq.n	8008d84 <xTaskCreateStatic+0xac>
 8008d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d01b      	beq.n	8008d84 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d54:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d58:	2202      	movs	r2, #2
 8008d5a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008d5e:	2300      	movs	r3, #0
 8008d60:	9303      	str	r3, [sp, #12]
 8008d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d64:	9302      	str	r3, [sp, #8]
 8008d66:	f107 0314 	add.w	r3, r7, #20
 8008d6a:	9301      	str	r3, [sp, #4]
 8008d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d6e:	9300      	str	r3, [sp, #0]
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	687a      	ldr	r2, [r7, #4]
 8008d74:	68b9      	ldr	r1, [r7, #8]
 8008d76:	68f8      	ldr	r0, [r7, #12]
 8008d78:	f000 f850 	bl	8008e1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d7e:	f000 f8df 	bl	8008f40 <prvAddNewTaskToReadyList>
 8008d82:	e001      	b.n	8008d88 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008d84:	2300      	movs	r3, #0
 8008d86:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008d88:	697b      	ldr	r3, [r7, #20]
	}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3728      	adds	r7, #40	; 0x28
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b08c      	sub	sp, #48	; 0x30
 8008d96:	af04      	add	r7, sp, #16
 8008d98:	60f8      	str	r0, [r7, #12]
 8008d9a:	60b9      	str	r1, [r7, #8]
 8008d9c:	603b      	str	r3, [r7, #0]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008da2:	88fb      	ldrh	r3, [r7, #6]
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	4618      	mov	r0, r3
 8008da8:	f002 f936 	bl	800b018 <pvPortMalloc>
 8008dac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d00e      	beq.n	8008dd2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008db4:	2060      	movs	r0, #96	; 0x60
 8008db6:	f002 f92f 	bl	800b018 <pvPortMalloc>
 8008dba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008dbc:	69fb      	ldr	r3, [r7, #28]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d003      	beq.n	8008dca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	697a      	ldr	r2, [r7, #20]
 8008dc6:	631a      	str	r2, [r3, #48]	; 0x30
 8008dc8:	e005      	b.n	8008dd6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008dca:	6978      	ldr	r0, [r7, #20]
 8008dcc:	f002 f9f4 	bl	800b1b8 <vPortFree>
 8008dd0:	e001      	b.n	8008dd6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d017      	beq.n	8008e0c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008de4:	88fa      	ldrh	r2, [r7, #6]
 8008de6:	2300      	movs	r3, #0
 8008de8:	9303      	str	r3, [sp, #12]
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	9302      	str	r3, [sp, #8]
 8008dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008df0:	9301      	str	r3, [sp, #4]
 8008df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df4:	9300      	str	r3, [sp, #0]
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	68b9      	ldr	r1, [r7, #8]
 8008dfa:	68f8      	ldr	r0, [r7, #12]
 8008dfc:	f000 f80e 	bl	8008e1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e00:	69f8      	ldr	r0, [r7, #28]
 8008e02:	f000 f89d 	bl	8008f40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008e06:	2301      	movs	r3, #1
 8008e08:	61bb      	str	r3, [r7, #24]
 8008e0a:	e002      	b.n	8008e12 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008e12:	69bb      	ldr	r3, [r7, #24]
	}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3720      	adds	r7, #32
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b088      	sub	sp, #32
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	607a      	str	r2, [r7, #4]
 8008e28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	009b      	lsls	r3, r3, #2
 8008e32:	461a      	mov	r2, r3
 8008e34:	21a5      	movs	r1, #165	; 0xa5
 8008e36:	f002 fb21 	bl	800b47c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008e44:	3b01      	subs	r3, #1
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	4413      	add	r3, r2
 8008e4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008e4c:	69bb      	ldr	r3, [r7, #24]
 8008e4e:	f023 0307 	bic.w	r3, r3, #7
 8008e52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e54:	69bb      	ldr	r3, [r7, #24]
 8008e56:	f003 0307 	and.w	r3, r3, #7
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00a      	beq.n	8008e74 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e62:	f383 8811 	msr	BASEPRI, r3
 8008e66:	f3bf 8f6f 	isb	sy
 8008e6a:	f3bf 8f4f 	dsb	sy
 8008e6e:	617b      	str	r3, [r7, #20]
}
 8008e70:	bf00      	nop
 8008e72:	e7fe      	b.n	8008e72 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d01f      	beq.n	8008eba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	61fb      	str	r3, [r7, #28]
 8008e7e:	e012      	b.n	8008ea6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e80:	68ba      	ldr	r2, [r7, #8]
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	4413      	add	r3, r2
 8008e86:	7819      	ldrb	r1, [r3, #0]
 8008e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e8a:	69fb      	ldr	r3, [r7, #28]
 8008e8c:	4413      	add	r3, r2
 8008e8e:	3334      	adds	r3, #52	; 0x34
 8008e90:	460a      	mov	r2, r1
 8008e92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	4413      	add	r3, r2
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d006      	beq.n	8008eae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ea0:	69fb      	ldr	r3, [r7, #28]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	61fb      	str	r3, [r7, #28]
 8008ea6:	69fb      	ldr	r3, [r7, #28]
 8008ea8:	2b0f      	cmp	r3, #15
 8008eaa:	d9e9      	bls.n	8008e80 <prvInitialiseNewTask+0x64>
 8008eac:	e000      	b.n	8008eb0 <prvInitialiseNewTask+0x94>
			{
				break;
 8008eae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008eb8:	e003      	b.n	8008ec2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec4:	2b06      	cmp	r3, #6
 8008ec6:	d901      	bls.n	8008ecc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008ec8:	2306      	movs	r3, #6
 8008eca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ece:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ed0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ed6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eda:	2200      	movs	r2, #0
 8008edc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee0:	3304      	adds	r3, #4
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f7fe ff8d 	bl	8007e02 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eea:	3318      	adds	r3, #24
 8008eec:	4618      	mov	r0, r3
 8008eee:	f7fe ff88 	bl	8007e02 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ef6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008efa:	f1c3 0207 	rsb	r2, r3, #7
 8008efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8008f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f10:	2200      	movs	r2, #0
 8008f12:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008f1c:	683a      	ldr	r2, [r7, #0]
 8008f1e:	68f9      	ldr	r1, [r7, #12]
 8008f20:	69b8      	ldr	r0, [r7, #24]
 8008f22:	f001 fe2b 	bl	800ab7c <pxPortInitialiseStack>
 8008f26:	4602      	mov	r2, r0
 8008f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f2a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d002      	beq.n	8008f38 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f36:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f38:	bf00      	nop
 8008f3a:	3720      	adds	r7, #32
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f48:	f001 ff44 	bl	800add4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f4c:	4b2c      	ldr	r3, [pc, #176]	; (8009000 <prvAddNewTaskToReadyList+0xc0>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	3301      	adds	r3, #1
 8008f52:	4a2b      	ldr	r2, [pc, #172]	; (8009000 <prvAddNewTaskToReadyList+0xc0>)
 8008f54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f56:	4b2b      	ldr	r3, [pc, #172]	; (8009004 <prvAddNewTaskToReadyList+0xc4>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d109      	bne.n	8008f72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f5e:	4a29      	ldr	r2, [pc, #164]	; (8009004 <prvAddNewTaskToReadyList+0xc4>)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f64:	4b26      	ldr	r3, [pc, #152]	; (8009000 <prvAddNewTaskToReadyList+0xc0>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d110      	bne.n	8008f8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f6c:	f000 fde6 	bl	8009b3c <prvInitialiseTaskLists>
 8008f70:	e00d      	b.n	8008f8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f72:	4b25      	ldr	r3, [pc, #148]	; (8009008 <prvAddNewTaskToReadyList+0xc8>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d109      	bne.n	8008f8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f7a:	4b22      	ldr	r3, [pc, #136]	; (8009004 <prvAddNewTaskToReadyList+0xc4>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d802      	bhi.n	8008f8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f88:	4a1e      	ldr	r2, [pc, #120]	; (8009004 <prvAddNewTaskToReadyList+0xc4>)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f8e:	4b1f      	ldr	r3, [pc, #124]	; (800900c <prvAddNewTaskToReadyList+0xcc>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	3301      	adds	r3, #1
 8008f94:	4a1d      	ldr	r2, [pc, #116]	; (800900c <prvAddNewTaskToReadyList+0xcc>)
 8008f96:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008f98:	4b1c      	ldr	r3, [pc, #112]	; (800900c <prvAddNewTaskToReadyList+0xcc>)
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	409a      	lsls	r2, r3
 8008fa8:	4b19      	ldr	r3, [pc, #100]	; (8009010 <prvAddNewTaskToReadyList+0xd0>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4313      	orrs	r3, r2
 8008fae:	4a18      	ldr	r2, [pc, #96]	; (8009010 <prvAddNewTaskToReadyList+0xd0>)
 8008fb0:	6013      	str	r3, [r2, #0]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fb6:	4613      	mov	r3, r2
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	4413      	add	r3, r2
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	4a15      	ldr	r2, [pc, #84]	; (8009014 <prvAddNewTaskToReadyList+0xd4>)
 8008fc0:	441a      	add	r2, r3
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	3304      	adds	r3, #4
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	4610      	mov	r0, r2
 8008fca:	f7fe ff27 	bl	8007e1c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008fce:	f001 ff31 	bl	800ae34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008fd2:	4b0d      	ldr	r3, [pc, #52]	; (8009008 <prvAddNewTaskToReadyList+0xc8>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d00e      	beq.n	8008ff8 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008fda:	4b0a      	ldr	r3, [pc, #40]	; (8009004 <prvAddNewTaskToReadyList+0xc4>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d207      	bcs.n	8008ff8 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008fe8:	4b0b      	ldr	r3, [pc, #44]	; (8009018 <prvAddNewTaskToReadyList+0xd8>)
 8008fea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fee:	601a      	str	r2, [r3, #0]
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ff8:	bf00      	nop
 8008ffa:	3708      	adds	r7, #8
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	20000ef8 	.word	0x20000ef8
 8009004:	20000df8 	.word	0x20000df8
 8009008:	20000f04 	.word	0x20000f04
 800900c:	20000f14 	.word	0x20000f14
 8009010:	20000f00 	.word	0x20000f00
 8009014:	20000dfc 	.word	0x20000dfc
 8009018:	e000ed04 	.word	0xe000ed04

0800901c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009024:	2300      	movs	r3, #0
 8009026:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d017      	beq.n	800905e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800902e:	4b13      	ldr	r3, [pc, #76]	; (800907c <vTaskDelay+0x60>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00a      	beq.n	800904c <vTaskDelay+0x30>
	__asm volatile
 8009036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	60bb      	str	r3, [r7, #8]
}
 8009048:	bf00      	nop
 800904a:	e7fe      	b.n	800904a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800904c:	f000 f8e8 	bl	8009220 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009050:	2100      	movs	r1, #0
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f001 f99e 	bl	800a394 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009058:	f000 f8f0 	bl	800923c <xTaskResumeAll>
 800905c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d107      	bne.n	8009074 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009064:	4b06      	ldr	r3, [pc, #24]	; (8009080 <vTaskDelay+0x64>)
 8009066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800906a:	601a      	str	r2, [r3, #0]
 800906c:	f3bf 8f4f 	dsb	sy
 8009070:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009074:	bf00      	nop
 8009076:	3710      	adds	r7, #16
 8009078:	46bd      	mov	sp, r7
 800907a:	bd80      	pop	{r7, pc}
 800907c:	20000f20 	.word	0x20000f20
 8009080:	e000ed04 	.word	0xe000ed04

08009084 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8009084:	b580      	push	{r7, lr}
 8009086:	b088      	sub	sp, #32
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8009090:	69bb      	ldr	r3, [r7, #24]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d10a      	bne.n	80090ac <eTaskGetState+0x28>
	__asm volatile
 8009096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800909a:	f383 8811 	msr	BASEPRI, r3
 800909e:	f3bf 8f6f 	isb	sy
 80090a2:	f3bf 8f4f 	dsb	sy
 80090a6:	60bb      	str	r3, [r7, #8]
}
 80090a8:	bf00      	nop
 80090aa:	e7fe      	b.n	80090aa <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80090ac:	4b23      	ldr	r3, [pc, #140]	; (800913c <eTaskGetState+0xb8>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	69ba      	ldr	r2, [r7, #24]
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d102      	bne.n	80090bc <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80090b6:	2300      	movs	r3, #0
 80090b8:	77fb      	strb	r3, [r7, #31]
 80090ba:	e03a      	b.n	8009132 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 80090bc:	f001 fe8a 	bl	800add4 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80090c0:	69bb      	ldr	r3, [r7, #24]
 80090c2:	695b      	ldr	r3, [r3, #20]
 80090c4:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 80090c6:	4b1e      	ldr	r3, [pc, #120]	; (8009140 <eTaskGetState+0xbc>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80090cc:	4b1d      	ldr	r3, [pc, #116]	; (8009144 <eTaskGetState+0xc0>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80090d2:	f001 feaf 	bl	800ae34 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80090d6:	697a      	ldr	r2, [r7, #20]
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d003      	beq.n	80090e6 <eTaskGetState+0x62>
 80090de:	697a      	ldr	r2, [r7, #20]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d102      	bne.n	80090ec <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 80090e6:	2302      	movs	r3, #2
 80090e8:	77fb      	strb	r3, [r7, #31]
 80090ea:	e022      	b.n	8009132 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	4a16      	ldr	r2, [pc, #88]	; (8009148 <eTaskGetState+0xc4>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d112      	bne.n	800911a <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d10b      	bne.n	8009114 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b01      	cmp	r3, #1
 8009106:	d102      	bne.n	800910e <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8009108:	2302      	movs	r3, #2
 800910a:	77fb      	strb	r3, [r7, #31]
 800910c:	e011      	b.n	8009132 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 800910e:	2303      	movs	r3, #3
 8009110:	77fb      	strb	r3, [r7, #31]
 8009112:	e00e      	b.n	8009132 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8009114:	2302      	movs	r3, #2
 8009116:	77fb      	strb	r3, [r7, #31]
 8009118:	e00b      	b.n	8009132 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	4a0b      	ldr	r2, [pc, #44]	; (800914c <eTaskGetState+0xc8>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d002      	beq.n	8009128 <eTaskGetState+0xa4>
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d102      	bne.n	800912e <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8009128:	2304      	movs	r3, #4
 800912a:	77fb      	strb	r3, [r7, #31]
 800912c:	e001      	b.n	8009132 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800912e:	2301      	movs	r3, #1
 8009130:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8009132:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8009134:	4618      	mov	r0, r3
 8009136:	3720      	adds	r7, #32
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	20000df8 	.word	0x20000df8
 8009140:	20000eb0 	.word	0x20000eb0
 8009144:	20000eb4 	.word	0x20000eb4
 8009148:	20000ee4 	.word	0x20000ee4
 800914c:	20000ecc 	.word	0x20000ecc

08009150 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b08a      	sub	sp, #40	; 0x28
 8009154:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009156:	2300      	movs	r3, #0
 8009158:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800915a:	2300      	movs	r3, #0
 800915c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800915e:	463a      	mov	r2, r7
 8009160:	1d39      	adds	r1, r7, #4
 8009162:	f107 0308 	add.w	r3, r7, #8
 8009166:	4618      	mov	r0, r3
 8009168:	f7f7 feb0 	bl	8000ecc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800916c:	6839      	ldr	r1, [r7, #0]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	68ba      	ldr	r2, [r7, #8]
 8009172:	9202      	str	r2, [sp, #8]
 8009174:	9301      	str	r3, [sp, #4]
 8009176:	2300      	movs	r3, #0
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	2300      	movs	r3, #0
 800917c:	460a      	mov	r2, r1
 800917e:	4922      	ldr	r1, [pc, #136]	; (8009208 <vTaskStartScheduler+0xb8>)
 8009180:	4822      	ldr	r0, [pc, #136]	; (800920c <vTaskStartScheduler+0xbc>)
 8009182:	f7ff fda9 	bl	8008cd8 <xTaskCreateStatic>
 8009186:	4603      	mov	r3, r0
 8009188:	4a21      	ldr	r2, [pc, #132]	; (8009210 <vTaskStartScheduler+0xc0>)
 800918a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800918c:	4b20      	ldr	r3, [pc, #128]	; (8009210 <vTaskStartScheduler+0xc0>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009194:	2301      	movs	r3, #1
 8009196:	617b      	str	r3, [r7, #20]
 8009198:	e001      	b.n	800919e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800919a:	2300      	movs	r3, #0
 800919c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d102      	bne.n	80091aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80091a4:	f001 f95c 	bl	800a460 <xTimerCreateTimerTask>
 80091a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d118      	bne.n	80091e2 <vTaskStartScheduler+0x92>
	__asm volatile
 80091b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b4:	f383 8811 	msr	BASEPRI, r3
 80091b8:	f3bf 8f6f 	isb	sy
 80091bc:	f3bf 8f4f 	dsb	sy
 80091c0:	613b      	str	r3, [r7, #16]
}
 80091c2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091c4:	4b13      	ldr	r3, [pc, #76]	; (8009214 <vTaskStartScheduler+0xc4>)
 80091c6:	f04f 32ff 	mov.w	r2, #4294967295
 80091ca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091cc:	4b12      	ldr	r3, [pc, #72]	; (8009218 <vTaskStartScheduler+0xc8>)
 80091ce:	2201      	movs	r2, #1
 80091d0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80091d2:	4b12      	ldr	r3, [pc, #72]	; (800921c <vTaskStartScheduler+0xcc>)
 80091d4:	2200      	movs	r2, #0
 80091d6:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80091d8:	f7f7 feca 	bl	8000f70 <vConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80091dc:	f001 fd58 	bl	800ac90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80091e0:	e00e      	b.n	8009200 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e8:	d10a      	bne.n	8009200 <vTaskStartScheduler+0xb0>
	__asm volatile
 80091ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ee:	f383 8811 	msr	BASEPRI, r3
 80091f2:	f3bf 8f6f 	isb	sy
 80091f6:	f3bf 8f4f 	dsb	sy
 80091fa:	60fb      	str	r3, [r7, #12]
}
 80091fc:	bf00      	nop
 80091fe:	e7fe      	b.n	80091fe <vTaskStartScheduler+0xae>
}
 8009200:	bf00      	nop
 8009202:	3718      	adds	r7, #24
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	0800e5f4 	.word	0x0800e5f4
 800920c:	08009b09 	.word	0x08009b09
 8009210:	20000f1c 	.word	0x20000f1c
 8009214:	20000f18 	.word	0x20000f18
 8009218:	20000f04 	.word	0x20000f04
 800921c:	20000efc 	.word	0x20000efc

08009220 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009220:	b480      	push	{r7}
 8009222:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009224:	4b04      	ldr	r3, [pc, #16]	; (8009238 <vTaskSuspendAll+0x18>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	3301      	adds	r3, #1
 800922a:	4a03      	ldr	r2, [pc, #12]	; (8009238 <vTaskSuspendAll+0x18>)
 800922c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800922e:	bf00      	nop
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr
 8009238:	20000f20 	.word	0x20000f20

0800923c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009242:	2300      	movs	r3, #0
 8009244:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009246:	2300      	movs	r3, #0
 8009248:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800924a:	4b41      	ldr	r3, [pc, #260]	; (8009350 <xTaskResumeAll+0x114>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d10a      	bne.n	8009268 <xTaskResumeAll+0x2c>
	__asm volatile
 8009252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009256:	f383 8811 	msr	BASEPRI, r3
 800925a:	f3bf 8f6f 	isb	sy
 800925e:	f3bf 8f4f 	dsb	sy
 8009262:	603b      	str	r3, [r7, #0]
}
 8009264:	bf00      	nop
 8009266:	e7fe      	b.n	8009266 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009268:	f001 fdb4 	bl	800add4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800926c:	4b38      	ldr	r3, [pc, #224]	; (8009350 <xTaskResumeAll+0x114>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	3b01      	subs	r3, #1
 8009272:	4a37      	ldr	r2, [pc, #220]	; (8009350 <xTaskResumeAll+0x114>)
 8009274:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009276:	4b36      	ldr	r3, [pc, #216]	; (8009350 <xTaskResumeAll+0x114>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d161      	bne.n	8009342 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800927e:	4b35      	ldr	r3, [pc, #212]	; (8009354 <xTaskResumeAll+0x118>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d05d      	beq.n	8009342 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009286:	e02e      	b.n	80092e6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009288:	4b33      	ldr	r3, [pc, #204]	; (8009358 <xTaskResumeAll+0x11c>)
 800928a:	68db      	ldr	r3, [r3, #12]
 800928c:	68db      	ldr	r3, [r3, #12]
 800928e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	3318      	adds	r3, #24
 8009294:	4618      	mov	r0, r3
 8009296:	f7fe fe1e 	bl	8007ed6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	3304      	adds	r3, #4
 800929e:	4618      	mov	r0, r3
 80092a0:	f7fe fe19 	bl	8007ed6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a8:	2201      	movs	r2, #1
 80092aa:	409a      	lsls	r2, r3
 80092ac:	4b2b      	ldr	r3, [pc, #172]	; (800935c <xTaskResumeAll+0x120>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4313      	orrs	r3, r2
 80092b2:	4a2a      	ldr	r2, [pc, #168]	; (800935c <xTaskResumeAll+0x120>)
 80092b4:	6013      	str	r3, [r2, #0]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092ba:	4613      	mov	r3, r2
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	4413      	add	r3, r2
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	4a27      	ldr	r2, [pc, #156]	; (8009360 <xTaskResumeAll+0x124>)
 80092c4:	441a      	add	r2, r3
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	3304      	adds	r3, #4
 80092ca:	4619      	mov	r1, r3
 80092cc:	4610      	mov	r0, r2
 80092ce:	f7fe fda5 	bl	8007e1c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092d6:	4b23      	ldr	r3, [pc, #140]	; (8009364 <xTaskResumeAll+0x128>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092dc:	429a      	cmp	r2, r3
 80092de:	d302      	bcc.n	80092e6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80092e0:	4b21      	ldr	r3, [pc, #132]	; (8009368 <xTaskResumeAll+0x12c>)
 80092e2:	2201      	movs	r2, #1
 80092e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092e6:	4b1c      	ldr	r3, [pc, #112]	; (8009358 <xTaskResumeAll+0x11c>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d1cc      	bne.n	8009288 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d001      	beq.n	80092f8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80092f4:	f000 fdb0 	bl	8009e58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80092f8:	4b1c      	ldr	r3, [pc, #112]	; (800936c <xTaskResumeAll+0x130>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d010      	beq.n	8009326 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009304:	f000 f8d6 	bl	80094b4 <xTaskIncrementTick>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d002      	beq.n	8009314 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800930e:	4b16      	ldr	r3, [pc, #88]	; (8009368 <xTaskResumeAll+0x12c>)
 8009310:	2201      	movs	r2, #1
 8009312:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	3b01      	subs	r3, #1
 8009318:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d1f1      	bne.n	8009304 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8009320:	4b12      	ldr	r3, [pc, #72]	; (800936c <xTaskResumeAll+0x130>)
 8009322:	2200      	movs	r2, #0
 8009324:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009326:	4b10      	ldr	r3, [pc, #64]	; (8009368 <xTaskResumeAll+0x12c>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d009      	beq.n	8009342 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800932e:	2301      	movs	r3, #1
 8009330:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009332:	4b0f      	ldr	r3, [pc, #60]	; (8009370 <xTaskResumeAll+0x134>)
 8009334:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009338:	601a      	str	r2, [r3, #0]
 800933a:	f3bf 8f4f 	dsb	sy
 800933e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009342:	f001 fd77 	bl	800ae34 <vPortExitCritical>

	return xAlreadyYielded;
 8009346:	68bb      	ldr	r3, [r7, #8]
}
 8009348:	4618      	mov	r0, r3
 800934a:	3710      	adds	r7, #16
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	20000f20 	.word	0x20000f20
 8009354:	20000ef8 	.word	0x20000ef8
 8009358:	20000eb8 	.word	0x20000eb8
 800935c:	20000f00 	.word	0x20000f00
 8009360:	20000dfc 	.word	0x20000dfc
 8009364:	20000df8 	.word	0x20000df8
 8009368:	20000f0c 	.word	0x20000f0c
 800936c:	20000f08 	.word	0x20000f08
 8009370:	e000ed04 	.word	0xe000ed04

08009374 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800937a:	4b05      	ldr	r3, [pc, #20]	; (8009390 <xTaskGetTickCount+0x1c>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009380:	687b      	ldr	r3, [r7, #4]
}
 8009382:	4618      	mov	r0, r3
 8009384:	370c      	adds	r7, #12
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	20000efc 	.word	0x20000efc

08009394 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8009394:	b580      	push	{r7, lr}
 8009396:	b086      	sub	sp, #24
 8009398:	af00      	add	r7, sp, #0
 800939a:	60f8      	str	r0, [r7, #12]
 800939c:	60b9      	str	r1, [r7, #8]
 800939e:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80093a0:	2300      	movs	r3, #0
 80093a2:	617b      	str	r3, [r7, #20]
 80093a4:	2307      	movs	r3, #7
 80093a6:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 80093a8:	f7ff ff3a 	bl	8009220 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 80093ac:	4b3b      	ldr	r3, [pc, #236]	; (800949c <uxTaskGetSystemState+0x108>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	68ba      	ldr	r2, [r7, #8]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d36a      	bcc.n	800948c <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	3b01      	subs	r3, #1
 80093ba:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 80093bc:	697a      	ldr	r2, [r7, #20]
 80093be:	4613      	mov	r3, r2
 80093c0:	00db      	lsls	r3, r3, #3
 80093c2:	4413      	add	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	461a      	mov	r2, r3
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	1898      	adds	r0, r3, r2
 80093cc:	693a      	ldr	r2, [r7, #16]
 80093ce:	4613      	mov	r3, r2
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	4413      	add	r3, r2
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	4a32      	ldr	r2, [pc, #200]	; (80094a0 <uxTaskGetSystemState+0x10c>)
 80093d8:	4413      	add	r3, r2
 80093da:	2201      	movs	r2, #1
 80093dc:	4619      	mov	r1, r3
 80093de:	f000 fc81 	bl	8009ce4 <prvListTasksWithinSingleList>
 80093e2:	4602      	mov	r2, r0
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	4413      	add	r3, r2
 80093e8:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d1e2      	bne.n	80093b6 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 80093f0:	697a      	ldr	r2, [r7, #20]
 80093f2:	4613      	mov	r3, r2
 80093f4:	00db      	lsls	r3, r3, #3
 80093f6:	4413      	add	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	461a      	mov	r2, r3
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	4413      	add	r3, r2
 8009400:	4a28      	ldr	r2, [pc, #160]	; (80094a4 <uxTaskGetSystemState+0x110>)
 8009402:	6811      	ldr	r1, [r2, #0]
 8009404:	2202      	movs	r2, #2
 8009406:	4618      	mov	r0, r3
 8009408:	f000 fc6c 	bl	8009ce4 <prvListTasksWithinSingleList>
 800940c:	4602      	mov	r2, r0
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	4413      	add	r3, r2
 8009412:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8009414:	697a      	ldr	r2, [r7, #20]
 8009416:	4613      	mov	r3, r2
 8009418:	00db      	lsls	r3, r3, #3
 800941a:	4413      	add	r3, r2
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	461a      	mov	r2, r3
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	4413      	add	r3, r2
 8009424:	4a20      	ldr	r2, [pc, #128]	; (80094a8 <uxTaskGetSystemState+0x114>)
 8009426:	6811      	ldr	r1, [r2, #0]
 8009428:	2202      	movs	r2, #2
 800942a:	4618      	mov	r0, r3
 800942c:	f000 fc5a 	bl	8009ce4 <prvListTasksWithinSingleList>
 8009430:	4602      	mov	r2, r0
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	4413      	add	r3, r2
 8009436:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	4613      	mov	r3, r2
 800943c:	00db      	lsls	r3, r3, #3
 800943e:	4413      	add	r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	461a      	mov	r2, r3
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	4413      	add	r3, r2
 8009448:	2204      	movs	r2, #4
 800944a:	4918      	ldr	r1, [pc, #96]	; (80094ac <uxTaskGetSystemState+0x118>)
 800944c:	4618      	mov	r0, r3
 800944e:	f000 fc49 	bl	8009ce4 <prvListTasksWithinSingleList>
 8009452:	4602      	mov	r2, r0
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	4413      	add	r3, r2
 8009458:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800945a:	697a      	ldr	r2, [r7, #20]
 800945c:	4613      	mov	r3, r2
 800945e:	00db      	lsls	r3, r3, #3
 8009460:	4413      	add	r3, r2
 8009462:	009b      	lsls	r3, r3, #2
 8009464:	461a      	mov	r2, r3
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	4413      	add	r3, r2
 800946a:	2203      	movs	r2, #3
 800946c:	4910      	ldr	r1, [pc, #64]	; (80094b0 <uxTaskGetSystemState+0x11c>)
 800946e:	4618      	mov	r0, r3
 8009470:	f000 fc38 	bl	8009ce4 <prvListTasksWithinSingleList>
 8009474:	4602      	mov	r2, r0
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	4413      	add	r3, r2
 800947a:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d004      	beq.n	800948c <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009482:	f7f7 fd69 	bl	8000f58 <tim3_get_counter>
 8009486:	4602      	mov	r2, r0
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800948c:	f7ff fed6 	bl	800923c <xTaskResumeAll>

		return uxTask;
 8009490:	697b      	ldr	r3, [r7, #20]
	}
 8009492:	4618      	mov	r0, r3
 8009494:	3718      	adds	r7, #24
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	20000ef8 	.word	0x20000ef8
 80094a0:	20000dfc 	.word	0x20000dfc
 80094a4:	20000eb0 	.word	0x20000eb0
 80094a8:	20000eb4 	.word	0x20000eb4
 80094ac:	20000ecc 	.word	0x20000ecc
 80094b0:	20000ee4 	.word	0x20000ee4

080094b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b086      	sub	sp, #24
 80094b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80094ba:	2300      	movs	r3, #0
 80094bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094be:	4b4e      	ldr	r3, [pc, #312]	; (80095f8 <xTaskIncrementTick+0x144>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	f040 808e 	bne.w	80095e4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80094c8:	4b4c      	ldr	r3, [pc, #304]	; (80095fc <xTaskIncrementTick+0x148>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	3301      	adds	r3, #1
 80094ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80094d0:	4a4a      	ldr	r2, [pc, #296]	; (80095fc <xTaskIncrementTick+0x148>)
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80094d6:	693b      	ldr	r3, [r7, #16]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d120      	bne.n	800951e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80094dc:	4b48      	ldr	r3, [pc, #288]	; (8009600 <xTaskIncrementTick+0x14c>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d00a      	beq.n	80094fc <xTaskIncrementTick+0x48>
	__asm volatile
 80094e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ea:	f383 8811 	msr	BASEPRI, r3
 80094ee:	f3bf 8f6f 	isb	sy
 80094f2:	f3bf 8f4f 	dsb	sy
 80094f6:	603b      	str	r3, [r7, #0]
}
 80094f8:	bf00      	nop
 80094fa:	e7fe      	b.n	80094fa <xTaskIncrementTick+0x46>
 80094fc:	4b40      	ldr	r3, [pc, #256]	; (8009600 <xTaskIncrementTick+0x14c>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	60fb      	str	r3, [r7, #12]
 8009502:	4b40      	ldr	r3, [pc, #256]	; (8009604 <xTaskIncrementTick+0x150>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a3e      	ldr	r2, [pc, #248]	; (8009600 <xTaskIncrementTick+0x14c>)
 8009508:	6013      	str	r3, [r2, #0]
 800950a:	4a3e      	ldr	r2, [pc, #248]	; (8009604 <xTaskIncrementTick+0x150>)
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6013      	str	r3, [r2, #0]
 8009510:	4b3d      	ldr	r3, [pc, #244]	; (8009608 <xTaskIncrementTick+0x154>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	3301      	adds	r3, #1
 8009516:	4a3c      	ldr	r2, [pc, #240]	; (8009608 <xTaskIncrementTick+0x154>)
 8009518:	6013      	str	r3, [r2, #0]
 800951a:	f000 fc9d 	bl	8009e58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800951e:	4b3b      	ldr	r3, [pc, #236]	; (800960c <xTaskIncrementTick+0x158>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	693a      	ldr	r2, [r7, #16]
 8009524:	429a      	cmp	r2, r3
 8009526:	d348      	bcc.n	80095ba <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009528:	4b35      	ldr	r3, [pc, #212]	; (8009600 <xTaskIncrementTick+0x14c>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d104      	bne.n	800953c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009532:	4b36      	ldr	r3, [pc, #216]	; (800960c <xTaskIncrementTick+0x158>)
 8009534:	f04f 32ff 	mov.w	r2, #4294967295
 8009538:	601a      	str	r2, [r3, #0]
					break;
 800953a:	e03e      	b.n	80095ba <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800953c:	4b30      	ldr	r3, [pc, #192]	; (8009600 <xTaskIncrementTick+0x14c>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	68db      	ldr	r3, [r3, #12]
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800954c:	693a      	ldr	r2, [r7, #16]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	429a      	cmp	r2, r3
 8009552:	d203      	bcs.n	800955c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009554:	4a2d      	ldr	r2, [pc, #180]	; (800960c <xTaskIncrementTick+0x158>)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800955a:	e02e      	b.n	80095ba <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	3304      	adds	r3, #4
 8009560:	4618      	mov	r0, r3
 8009562:	f7fe fcb8 	bl	8007ed6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800956a:	2b00      	cmp	r3, #0
 800956c:	d004      	beq.n	8009578 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	3318      	adds	r3, #24
 8009572:	4618      	mov	r0, r3
 8009574:	f7fe fcaf 	bl	8007ed6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800957c:	2201      	movs	r2, #1
 800957e:	409a      	lsls	r2, r3
 8009580:	4b23      	ldr	r3, [pc, #140]	; (8009610 <xTaskIncrementTick+0x15c>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4313      	orrs	r3, r2
 8009586:	4a22      	ldr	r2, [pc, #136]	; (8009610 <xTaskIncrementTick+0x15c>)
 8009588:	6013      	str	r3, [r2, #0]
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800958e:	4613      	mov	r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	4413      	add	r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	4a1f      	ldr	r2, [pc, #124]	; (8009614 <xTaskIncrementTick+0x160>)
 8009598:	441a      	add	r2, r3
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	3304      	adds	r3, #4
 800959e:	4619      	mov	r1, r3
 80095a0:	4610      	mov	r0, r2
 80095a2:	f7fe fc3b 	bl	8007e1c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095aa:	4b1b      	ldr	r3, [pc, #108]	; (8009618 <xTaskIncrementTick+0x164>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d3b9      	bcc.n	8009528 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80095b4:	2301      	movs	r3, #1
 80095b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095b8:	e7b6      	b.n	8009528 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80095ba:	4b17      	ldr	r3, [pc, #92]	; (8009618 <xTaskIncrementTick+0x164>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095c0:	4914      	ldr	r1, [pc, #80]	; (8009614 <xTaskIncrementTick+0x160>)
 80095c2:	4613      	mov	r3, r2
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	4413      	add	r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	440b      	add	r3, r1
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	2b01      	cmp	r3, #1
 80095d0:	d901      	bls.n	80095d6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80095d2:	2301      	movs	r3, #1
 80095d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80095d6:	4b11      	ldr	r3, [pc, #68]	; (800961c <xTaskIncrementTick+0x168>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d007      	beq.n	80095ee <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80095de:	2301      	movs	r3, #1
 80095e0:	617b      	str	r3, [r7, #20]
 80095e2:	e004      	b.n	80095ee <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80095e4:	4b0e      	ldr	r3, [pc, #56]	; (8009620 <xTaskIncrementTick+0x16c>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	3301      	adds	r3, #1
 80095ea:	4a0d      	ldr	r2, [pc, #52]	; (8009620 <xTaskIncrementTick+0x16c>)
 80095ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80095ee:	697b      	ldr	r3, [r7, #20]
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3718      	adds	r7, #24
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	20000f20 	.word	0x20000f20
 80095fc:	20000efc 	.word	0x20000efc
 8009600:	20000eb0 	.word	0x20000eb0
 8009604:	20000eb4 	.word	0x20000eb4
 8009608:	20000f10 	.word	0x20000f10
 800960c:	20000f18 	.word	0x20000f18
 8009610:	20000f00 	.word	0x20000f00
 8009614:	20000dfc 	.word	0x20000dfc
 8009618:	20000df8 	.word	0x20000df8
 800961c:	20000f0c 	.word	0x20000f0c
 8009620:	20000f08 	.word	0x20000f08

08009624 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b088      	sub	sp, #32
 8009628:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800962a:	4b46      	ldr	r3, [pc, #280]	; (8009744 <vTaskSwitchContext+0x120>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d003      	beq.n	800963a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009632:	4b45      	ldr	r3, [pc, #276]	; (8009748 <vTaskSwitchContext+0x124>)
 8009634:	2201      	movs	r2, #1
 8009636:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009638:	e07f      	b.n	800973a <vTaskSwitchContext+0x116>
		xYieldPending = pdFALSE;
 800963a:	4b43      	ldr	r3, [pc, #268]	; (8009748 <vTaskSwitchContext+0x124>)
 800963c:	2200      	movs	r2, #0
 800963e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009640:	f7f7 fc8a 	bl	8000f58 <tim3_get_counter>
 8009644:	4603      	mov	r3, r0
 8009646:	4a41      	ldr	r2, [pc, #260]	; (800974c <vTaskSwitchContext+0x128>)
 8009648:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800964a:	4b40      	ldr	r3, [pc, #256]	; (800974c <vTaskSwitchContext+0x128>)
 800964c:	681a      	ldr	r2, [r3, #0]
 800964e:	4b40      	ldr	r3, [pc, #256]	; (8009750 <vTaskSwitchContext+0x12c>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	429a      	cmp	r2, r3
 8009654:	d909      	bls.n	800966a <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009656:	4b3f      	ldr	r3, [pc, #252]	; (8009754 <vTaskSwitchContext+0x130>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800965c:	4a3b      	ldr	r2, [pc, #236]	; (800974c <vTaskSwitchContext+0x128>)
 800965e:	6810      	ldr	r0, [r2, #0]
 8009660:	4a3b      	ldr	r2, [pc, #236]	; (8009750 <vTaskSwitchContext+0x12c>)
 8009662:	6812      	ldr	r2, [r2, #0]
 8009664:	1a82      	subs	r2, r0, r2
 8009666:	440a      	add	r2, r1
 8009668:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800966a:	4b38      	ldr	r3, [pc, #224]	; (800974c <vTaskSwitchContext+0x128>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	4a38      	ldr	r2, [pc, #224]	; (8009750 <vTaskSwitchContext+0x12c>)
 8009670:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8009672:	4b38      	ldr	r3, [pc, #224]	; (8009754 <vTaskSwitchContext+0x130>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009678:	61fb      	str	r3, [r7, #28]
 800967a:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800967e:	61bb      	str	r3, [r7, #24]
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	69ba      	ldr	r2, [r7, #24]
 8009686:	429a      	cmp	r2, r3
 8009688:	d111      	bne.n	80096ae <vTaskSwitchContext+0x8a>
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	3304      	adds	r3, #4
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	69ba      	ldr	r2, [r7, #24]
 8009692:	429a      	cmp	r2, r3
 8009694:	d10b      	bne.n	80096ae <vTaskSwitchContext+0x8a>
 8009696:	69fb      	ldr	r3, [r7, #28]
 8009698:	3308      	adds	r3, #8
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	69ba      	ldr	r2, [r7, #24]
 800969e:	429a      	cmp	r2, r3
 80096a0:	d105      	bne.n	80096ae <vTaskSwitchContext+0x8a>
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	330c      	adds	r3, #12
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	69ba      	ldr	r2, [r7, #24]
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d008      	beq.n	80096c0 <vTaskSwitchContext+0x9c>
 80096ae:	4b29      	ldr	r3, [pc, #164]	; (8009754 <vTaskSwitchContext+0x130>)
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	4b28      	ldr	r3, [pc, #160]	; (8009754 <vTaskSwitchContext+0x130>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	3334      	adds	r3, #52	; 0x34
 80096b8:	4619      	mov	r1, r3
 80096ba:	4610      	mov	r0, r2
 80096bc:	f7f7 fc94 	bl	8000fe8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096c0:	4b25      	ldr	r3, [pc, #148]	; (8009758 <vTaskSwitchContext+0x134>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	fab3 f383 	clz	r3, r3
 80096cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80096ce:	7afb      	ldrb	r3, [r7, #11]
 80096d0:	f1c3 031f 	rsb	r3, r3, #31
 80096d4:	617b      	str	r3, [r7, #20]
 80096d6:	4921      	ldr	r1, [pc, #132]	; (800975c <vTaskSwitchContext+0x138>)
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	4613      	mov	r3, r2
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	4413      	add	r3, r2
 80096e0:	009b      	lsls	r3, r3, #2
 80096e2:	440b      	add	r3, r1
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d10a      	bne.n	8009700 <vTaskSwitchContext+0xdc>
	__asm volatile
 80096ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ee:	f383 8811 	msr	BASEPRI, r3
 80096f2:	f3bf 8f6f 	isb	sy
 80096f6:	f3bf 8f4f 	dsb	sy
 80096fa:	607b      	str	r3, [r7, #4]
}
 80096fc:	bf00      	nop
 80096fe:	e7fe      	b.n	80096fe <vTaskSwitchContext+0xda>
 8009700:	697a      	ldr	r2, [r7, #20]
 8009702:	4613      	mov	r3, r2
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	4413      	add	r3, r2
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	4a14      	ldr	r2, [pc, #80]	; (800975c <vTaskSwitchContext+0x138>)
 800970c:	4413      	add	r3, r2
 800970e:	613b      	str	r3, [r7, #16]
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	685a      	ldr	r2, [r3, #4]
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	605a      	str	r2, [r3, #4]
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	685a      	ldr	r2, [r3, #4]
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	3308      	adds	r3, #8
 8009722:	429a      	cmp	r2, r3
 8009724:	d104      	bne.n	8009730 <vTaskSwitchContext+0x10c>
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	685b      	ldr	r3, [r3, #4]
 800972a:	685a      	ldr	r2, [r3, #4]
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	605a      	str	r2, [r3, #4]
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	68db      	ldr	r3, [r3, #12]
 8009736:	4a07      	ldr	r2, [pc, #28]	; (8009754 <vTaskSwitchContext+0x130>)
 8009738:	6013      	str	r3, [r2, #0]
}
 800973a:	bf00      	nop
 800973c:	3720      	adds	r7, #32
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	20000f20 	.word	0x20000f20
 8009748:	20000f0c 	.word	0x20000f0c
 800974c:	20000f28 	.word	0x20000f28
 8009750:	20000f24 	.word	0x20000f24
 8009754:	20000df8 	.word	0x20000df8
 8009758:	20000f00 	.word	0x20000f00
 800975c:	20000dfc 	.word	0x20000dfc

08009760 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b084      	sub	sp, #16
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d10a      	bne.n	8009786 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009774:	f383 8811 	msr	BASEPRI, r3
 8009778:	f3bf 8f6f 	isb	sy
 800977c:	f3bf 8f4f 	dsb	sy
 8009780:	60fb      	str	r3, [r7, #12]
}
 8009782:	bf00      	nop
 8009784:	e7fe      	b.n	8009784 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009786:	4b07      	ldr	r3, [pc, #28]	; (80097a4 <vTaskPlaceOnEventList+0x44>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	3318      	adds	r3, #24
 800978c:	4619      	mov	r1, r3
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f7fe fb68 	bl	8007e64 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009794:	2101      	movs	r1, #1
 8009796:	6838      	ldr	r0, [r7, #0]
 8009798:	f000 fdfc 	bl	800a394 <prvAddCurrentTaskToDelayedList>
}
 800979c:	bf00      	nop
 800979e:	3710      	adds	r7, #16
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	20000df8 	.word	0x20000df8

080097a8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d10a      	bne.n	80097d0 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80097ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097be:	f383 8811 	msr	BASEPRI, r3
 80097c2:	f3bf 8f6f 	isb	sy
 80097c6:	f3bf 8f4f 	dsb	sy
 80097ca:	617b      	str	r3, [r7, #20]
}
 80097cc:	bf00      	nop
 80097ce:	e7fe      	b.n	80097ce <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80097d0:	4b11      	ldr	r3, [pc, #68]	; (8009818 <vTaskPlaceOnUnorderedEventList+0x70>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d10a      	bne.n	80097ee <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80097d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097dc:	f383 8811 	msr	BASEPRI, r3
 80097e0:	f3bf 8f6f 	isb	sy
 80097e4:	f3bf 8f4f 	dsb	sy
 80097e8:	613b      	str	r3, [r7, #16]
}
 80097ea:	bf00      	nop
 80097ec:	e7fe      	b.n	80097ec <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80097ee:	4b0b      	ldr	r3, [pc, #44]	; (800981c <vTaskPlaceOnUnorderedEventList+0x74>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	68ba      	ldr	r2, [r7, #8]
 80097f4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80097f8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80097fa:	4b08      	ldr	r3, [pc, #32]	; (800981c <vTaskPlaceOnUnorderedEventList+0x74>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	3318      	adds	r3, #24
 8009800:	4619      	mov	r1, r3
 8009802:	68f8      	ldr	r0, [r7, #12]
 8009804:	f7fe fb0a 	bl	8007e1c <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009808:	2101      	movs	r1, #1
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 fdc2 	bl	800a394 <prvAddCurrentTaskToDelayedList>
}
 8009810:	bf00      	nop
 8009812:	3718      	adds	r7, #24
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	20000f20 	.word	0x20000f20
 800981c:	20000df8 	.word	0x20000df8

08009820 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009820:	b580      	push	{r7, lr}
 8009822:	b086      	sub	sp, #24
 8009824:	af00      	add	r7, sp, #0
 8009826:	60f8      	str	r0, [r7, #12]
 8009828:	60b9      	str	r1, [r7, #8]
 800982a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d10a      	bne.n	8009848 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009836:	f383 8811 	msr	BASEPRI, r3
 800983a:	f3bf 8f6f 	isb	sy
 800983e:	f3bf 8f4f 	dsb	sy
 8009842:	617b      	str	r3, [r7, #20]
}
 8009844:	bf00      	nop
 8009846:	e7fe      	b.n	8009846 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009848:	4b0a      	ldr	r3, [pc, #40]	; (8009874 <vTaskPlaceOnEventListRestricted+0x54>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	3318      	adds	r3, #24
 800984e:	4619      	mov	r1, r3
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f7fe fae3 	bl	8007e1c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d002      	beq.n	8009862 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800985c:	f04f 33ff 	mov.w	r3, #4294967295
 8009860:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009862:	6879      	ldr	r1, [r7, #4]
 8009864:	68b8      	ldr	r0, [r7, #8]
 8009866:	f000 fd95 	bl	800a394 <prvAddCurrentTaskToDelayedList>
	}
 800986a:	bf00      	nop
 800986c:	3718      	adds	r7, #24
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	20000df8 	.word	0x20000df8

08009878 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b086      	sub	sp, #24
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	68db      	ldr	r3, [r3, #12]
 8009886:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d10a      	bne.n	80098a4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800988e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009892:	f383 8811 	msr	BASEPRI, r3
 8009896:	f3bf 8f6f 	isb	sy
 800989a:	f3bf 8f4f 	dsb	sy
 800989e:	60fb      	str	r3, [r7, #12]
}
 80098a0:	bf00      	nop
 80098a2:	e7fe      	b.n	80098a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	3318      	adds	r3, #24
 80098a8:	4618      	mov	r0, r3
 80098aa:	f7fe fb14 	bl	8007ed6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098ae:	4b1d      	ldr	r3, [pc, #116]	; (8009924 <xTaskRemoveFromEventList+0xac>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d11c      	bne.n	80098f0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	3304      	adds	r3, #4
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7fe fb0b 	bl	8007ed6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c4:	2201      	movs	r2, #1
 80098c6:	409a      	lsls	r2, r3
 80098c8:	4b17      	ldr	r3, [pc, #92]	; (8009928 <xTaskRemoveFromEventList+0xb0>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4313      	orrs	r3, r2
 80098ce:	4a16      	ldr	r2, [pc, #88]	; (8009928 <xTaskRemoveFromEventList+0xb0>)
 80098d0:	6013      	str	r3, [r2, #0]
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098d6:	4613      	mov	r3, r2
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	4413      	add	r3, r2
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	4a13      	ldr	r2, [pc, #76]	; (800992c <xTaskRemoveFromEventList+0xb4>)
 80098e0:	441a      	add	r2, r3
 80098e2:	693b      	ldr	r3, [r7, #16]
 80098e4:	3304      	adds	r3, #4
 80098e6:	4619      	mov	r1, r3
 80098e8:	4610      	mov	r0, r2
 80098ea:	f7fe fa97 	bl	8007e1c <vListInsertEnd>
 80098ee:	e005      	b.n	80098fc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	3318      	adds	r3, #24
 80098f4:	4619      	mov	r1, r3
 80098f6:	480e      	ldr	r0, [pc, #56]	; (8009930 <xTaskRemoveFromEventList+0xb8>)
 80098f8:	f7fe fa90 	bl	8007e1c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009900:	4b0c      	ldr	r3, [pc, #48]	; (8009934 <xTaskRemoveFromEventList+0xbc>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009906:	429a      	cmp	r2, r3
 8009908:	d905      	bls.n	8009916 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800990a:	2301      	movs	r3, #1
 800990c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800990e:	4b0a      	ldr	r3, [pc, #40]	; (8009938 <xTaskRemoveFromEventList+0xc0>)
 8009910:	2201      	movs	r2, #1
 8009912:	601a      	str	r2, [r3, #0]
 8009914:	e001      	b.n	800991a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009916:	2300      	movs	r3, #0
 8009918:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800991a:	697b      	ldr	r3, [r7, #20]
}
 800991c:	4618      	mov	r0, r3
 800991e:	3718      	adds	r7, #24
 8009920:	46bd      	mov	sp, r7
 8009922:	bd80      	pop	{r7, pc}
 8009924:	20000f20 	.word	0x20000f20
 8009928:	20000f00 	.word	0x20000f00
 800992c:	20000dfc 	.word	0x20000dfc
 8009930:	20000eb8 	.word	0x20000eb8
 8009934:	20000df8 	.word	0x20000df8
 8009938:	20000f0c 	.word	0x20000f0c

0800993c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b086      	sub	sp, #24
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009946:	4b29      	ldr	r3, [pc, #164]	; (80099ec <vTaskRemoveFromUnorderedEventList+0xb0>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d10a      	bne.n	8009964 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800994e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009952:	f383 8811 	msr	BASEPRI, r3
 8009956:	f3bf 8f6f 	isb	sy
 800995a:	f3bf 8f4f 	dsb	sy
 800995e:	613b      	str	r3, [r7, #16]
}
 8009960:	bf00      	nop
 8009962:	e7fe      	b.n	8009962 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	68db      	ldr	r3, [r3, #12]
 8009972:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10a      	bne.n	8009990 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800997a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800997e:	f383 8811 	msr	BASEPRI, r3
 8009982:	f3bf 8f6f 	isb	sy
 8009986:	f3bf 8f4f 	dsb	sy
 800998a:	60fb      	str	r3, [r7, #12]
}
 800998c:	bf00      	nop
 800998e:	e7fe      	b.n	800998e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f7fe faa0 	bl	8007ed6 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	3304      	adds	r3, #4
 800999a:	4618      	mov	r0, r3
 800999c:	f7fe fa9b 	bl	8007ed6 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099a4:	2201      	movs	r2, #1
 80099a6:	409a      	lsls	r2, r3
 80099a8:	4b11      	ldr	r3, [pc, #68]	; (80099f0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4313      	orrs	r3, r2
 80099ae:	4a10      	ldr	r2, [pc, #64]	; (80099f0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80099b0:	6013      	str	r3, [r2, #0]
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099b6:	4613      	mov	r3, r2
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	4413      	add	r3, r2
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	4a0d      	ldr	r2, [pc, #52]	; (80099f4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80099c0:	441a      	add	r2, r3
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	3304      	adds	r3, #4
 80099c6:	4619      	mov	r1, r3
 80099c8:	4610      	mov	r0, r2
 80099ca:	f7fe fa27 	bl	8007e1c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099d2:	4b09      	ldr	r3, [pc, #36]	; (80099f8 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099d8:	429a      	cmp	r2, r3
 80099da:	d902      	bls.n	80099e2 <vTaskRemoveFromUnorderedEventList+0xa6>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80099dc:	4b07      	ldr	r3, [pc, #28]	; (80099fc <vTaskRemoveFromUnorderedEventList+0xc0>)
 80099de:	2201      	movs	r2, #1
 80099e0:	601a      	str	r2, [r3, #0]
	}
}
 80099e2:	bf00      	nop
 80099e4:	3718      	adds	r7, #24
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	20000f20 	.word	0x20000f20
 80099f0:	20000f00 	.word	0x20000f00
 80099f4:	20000dfc 	.word	0x20000dfc
 80099f8:	20000df8 	.word	0x20000df8
 80099fc:	20000f0c 	.word	0x20000f0c

08009a00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009a00:	b480      	push	{r7}
 8009a02:	b083      	sub	sp, #12
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009a08:	4b06      	ldr	r3, [pc, #24]	; (8009a24 <vTaskInternalSetTimeOutState+0x24>)
 8009a0a:	681a      	ldr	r2, [r3, #0]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009a10:	4b05      	ldr	r3, [pc, #20]	; (8009a28 <vTaskInternalSetTimeOutState+0x28>)
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	605a      	str	r2, [r3, #4]
}
 8009a18:	bf00      	nop
 8009a1a:	370c      	adds	r7, #12
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a22:	4770      	bx	lr
 8009a24:	20000f10 	.word	0x20000f10
 8009a28:	20000efc 	.word	0x20000efc

08009a2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b088      	sub	sp, #32
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d10a      	bne.n	8009a52 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a40:	f383 8811 	msr	BASEPRI, r3
 8009a44:	f3bf 8f6f 	isb	sy
 8009a48:	f3bf 8f4f 	dsb	sy
 8009a4c:	613b      	str	r3, [r7, #16]
}
 8009a4e:	bf00      	nop
 8009a50:	e7fe      	b.n	8009a50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d10a      	bne.n	8009a6e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a5c:	f383 8811 	msr	BASEPRI, r3
 8009a60:	f3bf 8f6f 	isb	sy
 8009a64:	f3bf 8f4f 	dsb	sy
 8009a68:	60fb      	str	r3, [r7, #12]
}
 8009a6a:	bf00      	nop
 8009a6c:	e7fe      	b.n	8009a6c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009a6e:	f001 f9b1 	bl	800add4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009a72:	4b1d      	ldr	r3, [pc, #116]	; (8009ae8 <xTaskCheckForTimeOut+0xbc>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	69ba      	ldr	r2, [r7, #24]
 8009a7e:	1ad3      	subs	r3, r2, r3
 8009a80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a8a:	d102      	bne.n	8009a92 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	61fb      	str	r3, [r7, #28]
 8009a90:	e023      	b.n	8009ada <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681a      	ldr	r2, [r3, #0]
 8009a96:	4b15      	ldr	r3, [pc, #84]	; (8009aec <xTaskCheckForTimeOut+0xc0>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	d007      	beq.n	8009aae <xTaskCheckForTimeOut+0x82>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	685b      	ldr	r3, [r3, #4]
 8009aa2:	69ba      	ldr	r2, [r7, #24]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d302      	bcc.n	8009aae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	61fb      	str	r3, [r7, #28]
 8009aac:	e015      	b.n	8009ada <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	697a      	ldr	r2, [r7, #20]
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d20b      	bcs.n	8009ad0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	1ad2      	subs	r2, r2, r3
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f7ff ff9b 	bl	8009a00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009aca:	2300      	movs	r3, #0
 8009acc:	61fb      	str	r3, [r7, #28]
 8009ace:	e004      	b.n	8009ada <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009ada:	f001 f9ab 	bl	800ae34 <vPortExitCritical>

	return xReturn;
 8009ade:	69fb      	ldr	r3, [r7, #28]
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3720      	adds	r7, #32
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	20000efc 	.word	0x20000efc
 8009aec:	20000f10 	.word	0x20000f10

08009af0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009af0:	b480      	push	{r7}
 8009af2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009af4:	4b03      	ldr	r3, [pc, #12]	; (8009b04 <vTaskMissedYield+0x14>)
 8009af6:	2201      	movs	r2, #1
 8009af8:	601a      	str	r2, [r3, #0]
}
 8009afa:	bf00      	nop
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr
 8009b04:	20000f0c 	.word	0x20000f0c

08009b08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b082      	sub	sp, #8
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009b10:	f000 f854 	bl	8009bbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009b14:	4b07      	ldr	r3, [pc, #28]	; (8009b34 <prvIdleTask+0x2c>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d907      	bls.n	8009b2c <prvIdleTask+0x24>
			{
				taskYIELD();
 8009b1c:	4b06      	ldr	r3, [pc, #24]	; (8009b38 <prvIdleTask+0x30>)
 8009b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b22:	601a      	str	r2, [r3, #0]
 8009b24:	f3bf 8f4f 	dsb	sy
 8009b28:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8009b2c:	f7f7 fa68 	bl	8001000 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8009b30:	e7ee      	b.n	8009b10 <prvIdleTask+0x8>
 8009b32:	bf00      	nop
 8009b34:	20000dfc 	.word	0x20000dfc
 8009b38:	e000ed04 	.word	0xe000ed04

08009b3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b082      	sub	sp, #8
 8009b40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009b42:	2300      	movs	r3, #0
 8009b44:	607b      	str	r3, [r7, #4]
 8009b46:	e00c      	b.n	8009b62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009b48:	687a      	ldr	r2, [r7, #4]
 8009b4a:	4613      	mov	r3, r2
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	4413      	add	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	4a12      	ldr	r2, [pc, #72]	; (8009b9c <prvInitialiseTaskLists+0x60>)
 8009b54:	4413      	add	r3, r2
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7fe f933 	bl	8007dc2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	3301      	adds	r3, #1
 8009b60:	607b      	str	r3, [r7, #4]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2b06      	cmp	r3, #6
 8009b66:	d9ef      	bls.n	8009b48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009b68:	480d      	ldr	r0, [pc, #52]	; (8009ba0 <prvInitialiseTaskLists+0x64>)
 8009b6a:	f7fe f92a 	bl	8007dc2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009b6e:	480d      	ldr	r0, [pc, #52]	; (8009ba4 <prvInitialiseTaskLists+0x68>)
 8009b70:	f7fe f927 	bl	8007dc2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009b74:	480c      	ldr	r0, [pc, #48]	; (8009ba8 <prvInitialiseTaskLists+0x6c>)
 8009b76:	f7fe f924 	bl	8007dc2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009b7a:	480c      	ldr	r0, [pc, #48]	; (8009bac <prvInitialiseTaskLists+0x70>)
 8009b7c:	f7fe f921 	bl	8007dc2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009b80:	480b      	ldr	r0, [pc, #44]	; (8009bb0 <prvInitialiseTaskLists+0x74>)
 8009b82:	f7fe f91e 	bl	8007dc2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009b86:	4b0b      	ldr	r3, [pc, #44]	; (8009bb4 <prvInitialiseTaskLists+0x78>)
 8009b88:	4a05      	ldr	r2, [pc, #20]	; (8009ba0 <prvInitialiseTaskLists+0x64>)
 8009b8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009b8c:	4b0a      	ldr	r3, [pc, #40]	; (8009bb8 <prvInitialiseTaskLists+0x7c>)
 8009b8e:	4a05      	ldr	r2, [pc, #20]	; (8009ba4 <prvInitialiseTaskLists+0x68>)
 8009b90:	601a      	str	r2, [r3, #0]
}
 8009b92:	bf00      	nop
 8009b94:	3708      	adds	r7, #8
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	20000dfc 	.word	0x20000dfc
 8009ba0:	20000e88 	.word	0x20000e88
 8009ba4:	20000e9c 	.word	0x20000e9c
 8009ba8:	20000eb8 	.word	0x20000eb8
 8009bac:	20000ecc 	.word	0x20000ecc
 8009bb0:	20000ee4 	.word	0x20000ee4
 8009bb4:	20000eb0 	.word	0x20000eb0
 8009bb8:	20000eb4 	.word	0x20000eb4

08009bbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009bc2:	e019      	b.n	8009bf8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009bc4:	f001 f906 	bl	800add4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bc8:	4b10      	ldr	r3, [pc, #64]	; (8009c0c <prvCheckTasksWaitingTermination+0x50>)
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	3304      	adds	r3, #4
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7fe f97e 	bl	8007ed6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009bda:	4b0d      	ldr	r3, [pc, #52]	; (8009c10 <prvCheckTasksWaitingTermination+0x54>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	3b01      	subs	r3, #1
 8009be0:	4a0b      	ldr	r2, [pc, #44]	; (8009c10 <prvCheckTasksWaitingTermination+0x54>)
 8009be2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009be4:	4b0b      	ldr	r3, [pc, #44]	; (8009c14 <prvCheckTasksWaitingTermination+0x58>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	3b01      	subs	r3, #1
 8009bea:	4a0a      	ldr	r2, [pc, #40]	; (8009c14 <prvCheckTasksWaitingTermination+0x58>)
 8009bec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009bee:	f001 f921 	bl	800ae34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 f900 	bl	8009df8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009bf8:	4b06      	ldr	r3, [pc, #24]	; (8009c14 <prvCheckTasksWaitingTermination+0x58>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d1e1      	bne.n	8009bc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009c00:	bf00      	nop
 8009c02:	bf00      	nop
 8009c04:	3708      	adds	r7, #8
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	20000ecc 	.word	0x20000ecc
 8009c10:	20000ef8 	.word	0x20000ef8
 8009c14:	20000ee0 	.word	0x20000ee0

08009c18 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b086      	sub	sp, #24
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	60f8      	str	r0, [r7, #12]
 8009c20:	60b9      	str	r1, [r7, #8]
 8009c22:	607a      	str	r2, [r7, #4]
 8009c24:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d102      	bne.n	8009c32 <vTaskGetInfo+0x1a>
 8009c2c:	4b2c      	ldr	r3, [pc, #176]	; (8009ce0 <vTaskGetInfo+0xc8>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	e000      	b.n	8009c34 <vTaskGetInfo+0x1c>
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	697a      	ldr	r2, [r7, #20]
 8009c3a:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8009c5e:	697b      	ldr	r3, [r7, #20]
 8009c60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8009c6e:	78fb      	ldrb	r3, [r7, #3]
 8009c70:	2b05      	cmp	r3, #5
 8009c72:	d01a      	beq.n	8009caa <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8009c74:	4b1a      	ldr	r3, [pc, #104]	; (8009ce0 <vTaskGetInfo+0xc8>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	697a      	ldr	r2, [r7, #20]
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d103      	bne.n	8009c86 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	2200      	movs	r2, #0
 8009c82:	731a      	strb	r2, [r3, #12]
 8009c84:	e018      	b.n	8009cb8 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	78fa      	ldrb	r2, [r7, #3]
 8009c8a:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8009c8c:	78fb      	ldrb	r3, [r7, #3]
 8009c8e:	2b03      	cmp	r3, #3
 8009c90:	d112      	bne.n	8009cb8 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 8009c92:	f7ff fac5 	bl	8009220 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d002      	beq.n	8009ca4 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 8009ca4:	f7ff faca 	bl	800923c <xTaskResumeAll>
 8009ca8:	e006      	b.n	8009cb8 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8009caa:	6978      	ldr	r0, [r7, #20]
 8009cac:	f7ff f9ea 	bl	8009084 <eTaskGetState>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d009      	beq.n	8009cd2 <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f000 f860 	bl	8009d88 <prvTaskCheckFreeStackSpace>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	461a      	mov	r2, r3
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 8009cd0:	e002      	b.n	8009cd8 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	841a      	strh	r2, [r3, #32]
	}
 8009cd8:	bf00      	nop
 8009cda:	3718      	adds	r7, #24
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}
 8009ce0:	20000df8 	.word	0x20000df8

08009ce4 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b08a      	sub	sp, #40	; 0x28
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	4613      	mov	r3, r2
 8009cf0:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d03f      	beq.n	8009d7e <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	623b      	str	r3, [r7, #32]
 8009d02:	6a3b      	ldr	r3, [r7, #32]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	685a      	ldr	r2, [r3, #4]
 8009d08:	6a3b      	ldr	r3, [r7, #32]
 8009d0a:	605a      	str	r2, [r3, #4]
 8009d0c:	6a3b      	ldr	r3, [r7, #32]
 8009d0e:	685a      	ldr	r2, [r3, #4]
 8009d10:	6a3b      	ldr	r3, [r7, #32]
 8009d12:	3308      	adds	r3, #8
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d104      	bne.n	8009d22 <prvListTasksWithinSingleList+0x3e>
 8009d18:	6a3b      	ldr	r3, [r7, #32]
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	685a      	ldr	r2, [r3, #4]
 8009d1e:	6a3b      	ldr	r3, [r7, #32]
 8009d20:	605a      	str	r2, [r3, #4]
 8009d22:	6a3b      	ldr	r3, [r7, #32]
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	68db      	ldr	r3, [r3, #12]
 8009d28:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	61bb      	str	r3, [r7, #24]
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	685a      	ldr	r2, [r3, #4]
 8009d34:	69bb      	ldr	r3, [r7, #24]
 8009d36:	605a      	str	r2, [r3, #4]
 8009d38:	69bb      	ldr	r3, [r7, #24]
 8009d3a:	685a      	ldr	r2, [r3, #4]
 8009d3c:	69bb      	ldr	r3, [r7, #24]
 8009d3e:	3308      	adds	r3, #8
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d104      	bne.n	8009d4e <prvListTasksWithinSingleList+0x6a>
 8009d44:	69bb      	ldr	r3, [r7, #24]
 8009d46:	685b      	ldr	r3, [r3, #4]
 8009d48:	685a      	ldr	r2, [r3, #4]
 8009d4a:	69bb      	ldr	r3, [r7, #24]
 8009d4c:	605a      	str	r2, [r3, #4]
 8009d4e:	69bb      	ldr	r3, [r7, #24]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	68db      	ldr	r3, [r3, #12]
 8009d54:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8009d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d58:	4613      	mov	r3, r2
 8009d5a:	00db      	lsls	r3, r3, #3
 8009d5c:	4413      	add	r3, r2
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	461a      	mov	r2, r3
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	1899      	adds	r1, r3, r2
 8009d66:	79fb      	ldrb	r3, [r7, #7]
 8009d68:	2201      	movs	r2, #1
 8009d6a:	6978      	ldr	r0, [r7, #20]
 8009d6c:	f7ff ff54 	bl	8009c18 <vTaskGetInfo>
				uxTask++;
 8009d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d72:	3301      	adds	r3, #1
 8009d74:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 8009d76:	697a      	ldr	r2, [r7, #20]
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d1d5      	bne.n	8009d2a <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 8009d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3728      	adds	r7, #40	; 0x28
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8009d88:	b480      	push	{r7}
 8009d8a:	b085      	sub	sp, #20
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8009d90:	2300      	movs	r3, #0
 8009d92:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009d94:	e005      	b.n	8009da2 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	3301      	adds	r3, #1
 8009d9a:	607b      	str	r3, [r7, #4]
			ulCount++;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	3301      	adds	r3, #1
 8009da0:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	2ba5      	cmp	r3, #165	; 0xa5
 8009da8:	d0f5      	beq.n	8009d96 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	089b      	lsrs	r3, r3, #2
 8009dae:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	b29b      	uxth	r3, r3
	}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3714      	adds	r7, #20
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b086      	sub	sp, #24
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d102      	bne.n	8009dd4 <uxTaskGetStackHighWaterMark+0x14>
 8009dce:	4b09      	ldr	r3, [pc, #36]	; (8009df4 <uxTaskGetStackHighWaterMark+0x34>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	e000      	b.n	8009dd6 <uxTaskGetStackHighWaterMark+0x16>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ddc:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8009dde:	6938      	ldr	r0, [r7, #16]
 8009de0:	f7ff ffd2 	bl	8009d88 <prvTaskCheckFreeStackSpace>
 8009de4:	4603      	mov	r3, r0
 8009de6:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8009de8:	68fb      	ldr	r3, [r7, #12]
	}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3718      	adds	r7, #24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	20000df8 	.word	0x20000df8

08009df8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d108      	bne.n	8009e1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f001 f9d2 	bl	800b1b8 <vPortFree>
				vPortFree( pxTCB );
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f001 f9cf 	bl	800b1b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009e1a:	e018      	b.n	8009e4e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d103      	bne.n	8009e2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f001 f9c6 	bl	800b1b8 <vPortFree>
	}
 8009e2c:	e00f      	b.n	8009e4e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009e34:	2b02      	cmp	r3, #2
 8009e36:	d00a      	beq.n	8009e4e <prvDeleteTCB+0x56>
	__asm volatile
 8009e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e3c:	f383 8811 	msr	BASEPRI, r3
 8009e40:	f3bf 8f6f 	isb	sy
 8009e44:	f3bf 8f4f 	dsb	sy
 8009e48:	60fb      	str	r3, [r7, #12]
}
 8009e4a:	bf00      	nop
 8009e4c:	e7fe      	b.n	8009e4c <prvDeleteTCB+0x54>
	}
 8009e4e:	bf00      	nop
 8009e50:	3710      	adds	r7, #16
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
	...

08009e58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e5e:	4b0c      	ldr	r3, [pc, #48]	; (8009e90 <prvResetNextTaskUnblockTime+0x38>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d104      	bne.n	8009e72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e68:	4b0a      	ldr	r3, [pc, #40]	; (8009e94 <prvResetNextTaskUnblockTime+0x3c>)
 8009e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009e70:	e008      	b.n	8009e84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e72:	4b07      	ldr	r3, [pc, #28]	; (8009e90 <prvResetNextTaskUnblockTime+0x38>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	4a04      	ldr	r2, [pc, #16]	; (8009e94 <prvResetNextTaskUnblockTime+0x3c>)
 8009e82:	6013      	str	r3, [r2, #0]
}
 8009e84:	bf00      	nop
 8009e86:	370c      	adds	r7, #12
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr
 8009e90:	20000eb0 	.word	0x20000eb0
 8009e94:	20000f18 	.word	0x20000f18

08009e98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009e98:	b480      	push	{r7}
 8009e9a:	b083      	sub	sp, #12
 8009e9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009e9e:	4b0b      	ldr	r3, [pc, #44]	; (8009ecc <xTaskGetSchedulerState+0x34>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d102      	bne.n	8009eac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	607b      	str	r3, [r7, #4]
 8009eaa:	e008      	b.n	8009ebe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009eac:	4b08      	ldr	r3, [pc, #32]	; (8009ed0 <xTaskGetSchedulerState+0x38>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d102      	bne.n	8009eba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009eb4:	2302      	movs	r3, #2
 8009eb6:	607b      	str	r3, [r7, #4]
 8009eb8:	e001      	b.n	8009ebe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009ebe:	687b      	ldr	r3, [r7, #4]
	}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	370c      	adds	r7, #12
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr
 8009ecc:	20000f04 	.word	0x20000f04
 8009ed0:	20000f20 	.word	0x20000f20

08009ed4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d05e      	beq.n	8009fa8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eee:	4b31      	ldr	r3, [pc, #196]	; (8009fb4 <xTaskPriorityInherit+0xe0>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	d24e      	bcs.n	8009f96 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	699b      	ldr	r3, [r3, #24]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	db06      	blt.n	8009f0e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f00:	4b2c      	ldr	r3, [pc, #176]	; (8009fb4 <xTaskPriorityInherit+0xe0>)
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f06:	f1c3 0207 	rsb	r2, r3, #7
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	6959      	ldr	r1, [r3, #20]
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f16:	4613      	mov	r3, r2
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	4413      	add	r3, r2
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	4a26      	ldr	r2, [pc, #152]	; (8009fb8 <xTaskPriorityInherit+0xe4>)
 8009f20:	4413      	add	r3, r2
 8009f22:	4299      	cmp	r1, r3
 8009f24:	d12f      	bne.n	8009f86 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	3304      	adds	r3, #4
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fd ffd3 	bl	8007ed6 <uxListRemove>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d10a      	bne.n	8009f4c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8009f40:	43da      	mvns	r2, r3
 8009f42:	4b1e      	ldr	r3, [pc, #120]	; (8009fbc <xTaskPriorityInherit+0xe8>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4013      	ands	r3, r2
 8009f48:	4a1c      	ldr	r2, [pc, #112]	; (8009fbc <xTaskPriorityInherit+0xe8>)
 8009f4a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f4c:	4b19      	ldr	r3, [pc, #100]	; (8009fb4 <xTaskPriorityInherit+0xe0>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	409a      	lsls	r2, r3
 8009f5e:	4b17      	ldr	r3, [pc, #92]	; (8009fbc <xTaskPriorityInherit+0xe8>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4313      	orrs	r3, r2
 8009f64:	4a15      	ldr	r2, [pc, #84]	; (8009fbc <xTaskPriorityInherit+0xe8>)
 8009f66:	6013      	str	r3, [r2, #0]
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	4413      	add	r3, r2
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	4a10      	ldr	r2, [pc, #64]	; (8009fb8 <xTaskPriorityInherit+0xe4>)
 8009f76:	441a      	add	r2, r3
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	3304      	adds	r3, #4
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	4610      	mov	r0, r2
 8009f80:	f7fd ff4c 	bl	8007e1c <vListInsertEnd>
 8009f84:	e004      	b.n	8009f90 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f86:	4b0b      	ldr	r3, [pc, #44]	; (8009fb4 <xTaskPriorityInherit+0xe0>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009f90:	2301      	movs	r3, #1
 8009f92:	60fb      	str	r3, [r7, #12]
 8009f94:	e008      	b.n	8009fa8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009f9a:	4b06      	ldr	r3, [pc, #24]	; (8009fb4 <xTaskPriorityInherit+0xe0>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d201      	bcs.n	8009fa8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
	}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3710      	adds	r7, #16
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	20000df8 	.word	0x20000df8
 8009fb8:	20000dfc 	.word	0x20000dfc
 8009fbc:	20000f00 	.word	0x20000f00

08009fc0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b086      	sub	sp, #24
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d06e      	beq.n	800a0b4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009fd6:	4b3a      	ldr	r3, [pc, #232]	; (800a0c0 <xTaskPriorityDisinherit+0x100>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	693a      	ldr	r2, [r7, #16]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d00a      	beq.n	8009ff6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe4:	f383 8811 	msr	BASEPRI, r3
 8009fe8:	f3bf 8f6f 	isb	sy
 8009fec:	f3bf 8f4f 	dsb	sy
 8009ff0:	60fb      	str	r3, [r7, #12]
}
 8009ff2:	bf00      	nop
 8009ff4:	e7fe      	b.n	8009ff4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d10a      	bne.n	800a014 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a002:	f383 8811 	msr	BASEPRI, r3
 800a006:	f3bf 8f6f 	isb	sy
 800a00a:	f3bf 8f4f 	dsb	sy
 800a00e:	60bb      	str	r3, [r7, #8]
}
 800a010:	bf00      	nop
 800a012:	e7fe      	b.n	800a012 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a018:	1e5a      	subs	r2, r3, #1
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a026:	429a      	cmp	r2, r3
 800a028:	d044      	beq.n	800a0b4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d140      	bne.n	800a0b4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	3304      	adds	r3, #4
 800a036:	4618      	mov	r0, r3
 800a038:	f7fd ff4d 	bl	8007ed6 <uxListRemove>
 800a03c:	4603      	mov	r3, r0
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d115      	bne.n	800a06e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a046:	491f      	ldr	r1, [pc, #124]	; (800a0c4 <xTaskPriorityDisinherit+0x104>)
 800a048:	4613      	mov	r3, r2
 800a04a:	009b      	lsls	r3, r3, #2
 800a04c:	4413      	add	r3, r2
 800a04e:	009b      	lsls	r3, r3, #2
 800a050:	440b      	add	r3, r1
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d10a      	bne.n	800a06e <xTaskPriorityDisinherit+0xae>
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a05c:	2201      	movs	r2, #1
 800a05e:	fa02 f303 	lsl.w	r3, r2, r3
 800a062:	43da      	mvns	r2, r3
 800a064:	4b18      	ldr	r3, [pc, #96]	; (800a0c8 <xTaskPriorityDisinherit+0x108>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4013      	ands	r3, r2
 800a06a:	4a17      	ldr	r2, [pc, #92]	; (800a0c8 <xTaskPriorityDisinherit+0x108>)
 800a06c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a07a:	f1c3 0207 	rsb	r2, r3, #7
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a086:	2201      	movs	r2, #1
 800a088:	409a      	lsls	r2, r3
 800a08a:	4b0f      	ldr	r3, [pc, #60]	; (800a0c8 <xTaskPriorityDisinherit+0x108>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4313      	orrs	r3, r2
 800a090:	4a0d      	ldr	r2, [pc, #52]	; (800a0c8 <xTaskPriorityDisinherit+0x108>)
 800a092:	6013      	str	r3, [r2, #0]
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a098:	4613      	mov	r3, r2
 800a09a:	009b      	lsls	r3, r3, #2
 800a09c:	4413      	add	r3, r2
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	4a08      	ldr	r2, [pc, #32]	; (800a0c4 <xTaskPriorityDisinherit+0x104>)
 800a0a2:	441a      	add	r2, r3
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	3304      	adds	r3, #4
 800a0a8:	4619      	mov	r1, r3
 800a0aa:	4610      	mov	r0, r2
 800a0ac:	f7fd feb6 	bl	8007e1c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a0b4:	697b      	ldr	r3, [r7, #20]
	}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3718      	adds	r7, #24
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	20000df8 	.word	0x20000df8
 800a0c4:	20000dfc 	.word	0x20000dfc
 800a0c8:	20000f00 	.word	0x20000f00

0800a0cc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b088      	sub	sp, #32
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d077      	beq.n	800a1d4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a0e4:	69bb      	ldr	r3, [r7, #24]
 800a0e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d10a      	bne.n	800a102 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f0:	f383 8811 	msr	BASEPRI, r3
 800a0f4:	f3bf 8f6f 	isb	sy
 800a0f8:	f3bf 8f4f 	dsb	sy
 800a0fc:	60fb      	str	r3, [r7, #12]
}
 800a0fe:	bf00      	nop
 800a100:	e7fe      	b.n	800a100 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a102:	69bb      	ldr	r3, [r7, #24]
 800a104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a106:	683a      	ldr	r2, [r7, #0]
 800a108:	429a      	cmp	r2, r3
 800a10a:	d902      	bls.n	800a112 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	61fb      	str	r3, [r7, #28]
 800a110:	e002      	b.n	800a118 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a112:	69bb      	ldr	r3, [r7, #24]
 800a114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a116:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a118:	69bb      	ldr	r3, [r7, #24]
 800a11a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a11c:	69fa      	ldr	r2, [r7, #28]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d058      	beq.n	800a1d4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a122:	69bb      	ldr	r3, [r7, #24]
 800a124:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a126:	697a      	ldr	r2, [r7, #20]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d153      	bne.n	800a1d4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a12c:	4b2b      	ldr	r3, [pc, #172]	; (800a1dc <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	69ba      	ldr	r2, [r7, #24]
 800a132:	429a      	cmp	r2, r3
 800a134:	d10a      	bne.n	800a14c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a13a:	f383 8811 	msr	BASEPRI, r3
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	f3bf 8f4f 	dsb	sy
 800a146:	60bb      	str	r3, [r7, #8]
}
 800a148:	bf00      	nop
 800a14a:	e7fe      	b.n	800a14a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a14c:	69bb      	ldr	r3, [r7, #24]
 800a14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a150:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a152:	69bb      	ldr	r3, [r7, #24]
 800a154:	69fa      	ldr	r2, [r7, #28]
 800a156:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	699b      	ldr	r3, [r3, #24]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	db04      	blt.n	800a16a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a160:	69fb      	ldr	r3, [r7, #28]
 800a162:	f1c3 0207 	rsb	r2, r3, #7
 800a166:	69bb      	ldr	r3, [r7, #24]
 800a168:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a16a:	69bb      	ldr	r3, [r7, #24]
 800a16c:	6959      	ldr	r1, [r3, #20]
 800a16e:	693a      	ldr	r2, [r7, #16]
 800a170:	4613      	mov	r3, r2
 800a172:	009b      	lsls	r3, r3, #2
 800a174:	4413      	add	r3, r2
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	4a19      	ldr	r2, [pc, #100]	; (800a1e0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a17a:	4413      	add	r3, r2
 800a17c:	4299      	cmp	r1, r3
 800a17e:	d129      	bne.n	800a1d4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	3304      	adds	r3, #4
 800a184:	4618      	mov	r0, r3
 800a186:	f7fd fea6 	bl	8007ed6 <uxListRemove>
 800a18a:	4603      	mov	r3, r0
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d10a      	bne.n	800a1a6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a194:	2201      	movs	r2, #1
 800a196:	fa02 f303 	lsl.w	r3, r2, r3
 800a19a:	43da      	mvns	r2, r3
 800a19c:	4b11      	ldr	r3, [pc, #68]	; (800a1e4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4013      	ands	r3, r2
 800a1a2:	4a10      	ldr	r2, [pc, #64]	; (800a1e4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a1a4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a1a6:	69bb      	ldr	r3, [r7, #24]
 800a1a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	409a      	lsls	r2, r3
 800a1ae:	4b0d      	ldr	r3, [pc, #52]	; (800a1e4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	4a0b      	ldr	r2, [pc, #44]	; (800a1e4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a1b6:	6013      	str	r3, [r2, #0]
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1bc:	4613      	mov	r3, r2
 800a1be:	009b      	lsls	r3, r3, #2
 800a1c0:	4413      	add	r3, r2
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	4a06      	ldr	r2, [pc, #24]	; (800a1e0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a1c6:	441a      	add	r2, r3
 800a1c8:	69bb      	ldr	r3, [r7, #24]
 800a1ca:	3304      	adds	r3, #4
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	4610      	mov	r0, r2
 800a1d0:	f7fd fe24 	bl	8007e1c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a1d4:	bf00      	nop
 800a1d6:	3720      	adds	r7, #32
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}
 800a1dc:	20000df8 	.word	0x20000df8
 800a1e0:	20000dfc 	.word	0x20000dfc
 800a1e4:	20000f00 	.word	0x20000f00

0800a1e8 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b084      	sub	sp, #16
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800a1f2:	6839      	ldr	r1, [r7, #0]
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f001 fe61 	bl	800bebc <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f7f5 fff8 	bl	80001f0 <strlen>
 800a200:	60f8      	str	r0, [r7, #12]
 800a202:	e007      	b.n	800a214 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	4413      	add	r3, r2
 800a20a:	2220      	movs	r2, #32
 800a20c:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	3301      	adds	r3, #1
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2b0e      	cmp	r3, #14
 800a218:	d9f4      	bls.n	800a204 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 800a21a:	687a      	ldr	r2, [r7, #4]
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	4413      	add	r3, r2
 800a220:	2200      	movs	r2, #0
 800a222:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 800a224:	687a      	ldr	r2, [r7, #4]
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	4413      	add	r3, r2
	}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3710      	adds	r7, #16
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
	...

0800a234 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 800a234:	b580      	push	{r7, lr}
 800a236:	b088      	sub	sp, #32
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800a242:	4b3a      	ldr	r3, [pc, #232]	; (800a32c <vTaskGetRunTimeStats+0xf8>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800a248:	4b38      	ldr	r3, [pc, #224]	; (800a32c <vTaskGetRunTimeStats+0xf8>)
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	4613      	mov	r3, r2
 800a24e:	00db      	lsls	r3, r3, #3
 800a250:	4413      	add	r3, r2
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	4618      	mov	r0, r3
 800a256:	f000 fedf 	bl	800b018 <pvPortMalloc>
 800a25a:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d05f      	beq.n	800a322 <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 800a262:	f107 030c 	add.w	r3, r7, #12
 800a266:	461a      	mov	r2, r3
 800a268:	69b9      	ldr	r1, [r7, #24]
 800a26a:	6978      	ldr	r0, [r7, #20]
 800a26c:	f7ff f892 	bl	8009394 <uxTaskGetSystemState>
 800a270:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	4a2e      	ldr	r2, [pc, #184]	; (800a330 <vTaskGetRunTimeStats+0xfc>)
 800a276:	fba2 2303 	umull	r2, r3, r2, r3
 800a27a:	095b      	lsrs	r3, r3, #5
 800a27c:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d04b      	beq.n	800a31c <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 800a284:	2300      	movs	r3, #0
 800a286:	61fb      	str	r3, [r7, #28]
 800a288:	e044      	b.n	800a314 <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 800a28a:	69fa      	ldr	r2, [r7, #28]
 800a28c:	4613      	mov	r3, r2
 800a28e:	00db      	lsls	r3, r3, #3
 800a290:	4413      	add	r3, r2
 800a292:	009b      	lsls	r3, r3, #2
 800a294:	461a      	mov	r2, r3
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	4413      	add	r3, r2
 800a29a:	699a      	ldr	r2, [r3, #24]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2a2:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800a2a4:	69fa      	ldr	r2, [r7, #28]
 800a2a6:	4613      	mov	r3, r2
 800a2a8:	00db      	lsls	r3, r3, #3
 800a2aa:	4413      	add	r3, r2
 800a2ac:	009b      	lsls	r3, r3, #2
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	4619      	mov	r1, r3
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f7ff ff95 	bl	800a1e8 <prvWriteNameToBuffer>
 800a2be:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00e      	beq.n	800a2e4 <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800a2c6:	69fa      	ldr	r2, [r7, #28]
 800a2c8:	4613      	mov	r3, r2
 800a2ca:	00db      	lsls	r3, r3, #3
 800a2cc:	4413      	add	r3, r2
 800a2ce:	009b      	lsls	r3, r3, #2
 800a2d0:	461a      	mov	r2, r3
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	699a      	ldr	r2, [r3, #24]
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	4916      	ldr	r1, [pc, #88]	; (800a334 <vTaskGetRunTimeStats+0x100>)
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f001 fdcd 	bl	800be7c <siprintf>
 800a2e2:	e00d      	b.n	800a300 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800a2e4:	69fa      	ldr	r2, [r7, #28]
 800a2e6:	4613      	mov	r3, r2
 800a2e8:	00db      	lsls	r3, r3, #3
 800a2ea:	4413      	add	r3, r2
 800a2ec:	009b      	lsls	r3, r3, #2
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	4413      	add	r3, r2
 800a2f4:	699b      	ldr	r3, [r3, #24]
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	490f      	ldr	r1, [pc, #60]	; (800a338 <vTaskGetRunTimeStats+0x104>)
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f001 fdbe 	bl	800be7c <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f7f5 ff75 	bl	80001f0 <strlen>
 800a306:	4602      	mov	r2, r0
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	4413      	add	r3, r2
 800a30c:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 800a30e:	69fb      	ldr	r3, [r7, #28]
 800a310:	3301      	adds	r3, #1
 800a312:	61fb      	str	r3, [r7, #28]
 800a314:	69fa      	ldr	r2, [r7, #28]
 800a316:	69bb      	ldr	r3, [r7, #24]
 800a318:	429a      	cmp	r2, r3
 800a31a:	d3b6      	bcc.n	800a28a <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800a31c:	6978      	ldr	r0, [r7, #20]
 800a31e:	f000 ff4b 	bl	800b1b8 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a322:	bf00      	nop
 800a324:	3720      	adds	r7, #32
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	20000ef8 	.word	0x20000ef8
 800a330:	51eb851f 	.word	0x51eb851f
 800a334:	0800e60c 	.word	0x0800e60c
 800a338:	0800e618 	.word	0x0800e618

0800a33c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a342:	4b09      	ldr	r3, [pc, #36]	; (800a368 <uxTaskResetEventItemValue+0x2c>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	699b      	ldr	r3, [r3, #24]
 800a348:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a34a:	4b07      	ldr	r3, [pc, #28]	; (800a368 <uxTaskResetEventItemValue+0x2c>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a350:	4b05      	ldr	r3, [pc, #20]	; (800a368 <uxTaskResetEventItemValue+0x2c>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f1c2 0207 	rsb	r2, r2, #7
 800a358:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800a35a:	687b      	ldr	r3, [r7, #4]
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	370c      	adds	r7, #12
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr
 800a368:	20000df8 	.word	0x20000df8

0800a36c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a36c:	b480      	push	{r7}
 800a36e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a370:	4b07      	ldr	r3, [pc, #28]	; (800a390 <pvTaskIncrementMutexHeldCount+0x24>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d004      	beq.n	800a382 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a378:	4b05      	ldr	r3, [pc, #20]	; (800a390 <pvTaskIncrementMutexHeldCount+0x24>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a37e:	3201      	adds	r2, #1
 800a380:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a382:	4b03      	ldr	r3, [pc, #12]	; (800a390 <pvTaskIncrementMutexHeldCount+0x24>)
 800a384:	681b      	ldr	r3, [r3, #0]
	}
 800a386:	4618      	mov	r0, r3
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr
 800a390:	20000df8 	.word	0x20000df8

0800a394 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a39e:	4b29      	ldr	r3, [pc, #164]	; (800a444 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3a4:	4b28      	ldr	r3, [pc, #160]	; (800a448 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3304      	adds	r3, #4
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7fd fd93 	bl	8007ed6 <uxListRemove>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d10b      	bne.n	800a3ce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a3b6:	4b24      	ldr	r3, [pc, #144]	; (800a448 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3bc:	2201      	movs	r2, #1
 800a3be:	fa02 f303 	lsl.w	r3, r2, r3
 800a3c2:	43da      	mvns	r2, r3
 800a3c4:	4b21      	ldr	r3, [pc, #132]	; (800a44c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4013      	ands	r3, r2
 800a3ca:	4a20      	ldr	r2, [pc, #128]	; (800a44c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a3cc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3d4:	d10a      	bne.n	800a3ec <prvAddCurrentTaskToDelayedList+0x58>
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d007      	beq.n	800a3ec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3dc:	4b1a      	ldr	r3, [pc, #104]	; (800a448 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	3304      	adds	r3, #4
 800a3e2:	4619      	mov	r1, r3
 800a3e4:	481a      	ldr	r0, [pc, #104]	; (800a450 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a3e6:	f7fd fd19 	bl	8007e1c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a3ea:	e026      	b.n	800a43a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a3f4:	4b14      	ldr	r3, [pc, #80]	; (800a448 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	68ba      	ldr	r2, [r7, #8]
 800a3fa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a3fc:	68ba      	ldr	r2, [r7, #8]
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	429a      	cmp	r2, r3
 800a402:	d209      	bcs.n	800a418 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a404:	4b13      	ldr	r3, [pc, #76]	; (800a454 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a406:	681a      	ldr	r2, [r3, #0]
 800a408:	4b0f      	ldr	r3, [pc, #60]	; (800a448 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	3304      	adds	r3, #4
 800a40e:	4619      	mov	r1, r3
 800a410:	4610      	mov	r0, r2
 800a412:	f7fd fd27 	bl	8007e64 <vListInsert>
}
 800a416:	e010      	b.n	800a43a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a418:	4b0f      	ldr	r3, [pc, #60]	; (800a458 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	4b0a      	ldr	r3, [pc, #40]	; (800a448 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	3304      	adds	r3, #4
 800a422:	4619      	mov	r1, r3
 800a424:	4610      	mov	r0, r2
 800a426:	f7fd fd1d 	bl	8007e64 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a42a:	4b0c      	ldr	r3, [pc, #48]	; (800a45c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	68ba      	ldr	r2, [r7, #8]
 800a430:	429a      	cmp	r2, r3
 800a432:	d202      	bcs.n	800a43a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a434:	4a09      	ldr	r2, [pc, #36]	; (800a45c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	6013      	str	r3, [r2, #0]
}
 800a43a:	bf00      	nop
 800a43c:	3710      	adds	r7, #16
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
 800a442:	bf00      	nop
 800a444:	20000efc 	.word	0x20000efc
 800a448:	20000df8 	.word	0x20000df8
 800a44c:	20000f00 	.word	0x20000f00
 800a450:	20000ee4 	.word	0x20000ee4
 800a454:	20000eb4 	.word	0x20000eb4
 800a458:	20000eb0 	.word	0x20000eb0
 800a45c:	20000f18 	.word	0x20000f18

0800a460 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b08a      	sub	sp, #40	; 0x28
 800a464:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a466:	2300      	movs	r3, #0
 800a468:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a46a:	f000 fb47 	bl	800aafc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a46e:	4b1c      	ldr	r3, [pc, #112]	; (800a4e0 <xTimerCreateTimerTask+0x80>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d021      	beq.n	800a4ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a476:	2300      	movs	r3, #0
 800a478:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a47a:	2300      	movs	r3, #0
 800a47c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a47e:	1d3a      	adds	r2, r7, #4
 800a480:	f107 0108 	add.w	r1, r7, #8
 800a484:	f107 030c 	add.w	r3, r7, #12
 800a488:	4618      	mov	r0, r3
 800a48a:	f7f6 fd39 	bl	8000f00 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a48e:	6879      	ldr	r1, [r7, #4]
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	68fa      	ldr	r2, [r7, #12]
 800a494:	9202      	str	r2, [sp, #8]
 800a496:	9301      	str	r3, [sp, #4]
 800a498:	2306      	movs	r3, #6
 800a49a:	9300      	str	r3, [sp, #0]
 800a49c:	2300      	movs	r3, #0
 800a49e:	460a      	mov	r2, r1
 800a4a0:	4910      	ldr	r1, [pc, #64]	; (800a4e4 <xTimerCreateTimerTask+0x84>)
 800a4a2:	4811      	ldr	r0, [pc, #68]	; (800a4e8 <xTimerCreateTimerTask+0x88>)
 800a4a4:	f7fe fc18 	bl	8008cd8 <xTaskCreateStatic>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	4a10      	ldr	r2, [pc, #64]	; (800a4ec <xTimerCreateTimerTask+0x8c>)
 800a4ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a4ae:	4b0f      	ldr	r3, [pc, #60]	; (800a4ec <xTimerCreateTimerTask+0x8c>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d001      	beq.n	800a4ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d10a      	bne.n	800a4d6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c4:	f383 8811 	msr	BASEPRI, r3
 800a4c8:	f3bf 8f6f 	isb	sy
 800a4cc:	f3bf 8f4f 	dsb	sy
 800a4d0:	613b      	str	r3, [r7, #16]
}
 800a4d2:	bf00      	nop
 800a4d4:	e7fe      	b.n	800a4d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a4d6:	697b      	ldr	r3, [r7, #20]
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3718      	adds	r7, #24
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}
 800a4e0:	20000f5c 	.word	0x20000f5c
 800a4e4:	0800e624 	.word	0x0800e624
 800a4e8:	0800a6dd 	.word	0x0800a6dd
 800a4ec:	20000f60 	.word	0x20000f60

0800a4f0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b088      	sub	sp, #32
 800a4f4:	af02      	add	r7, sp, #8
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	607a      	str	r2, [r7, #4]
 800a4fc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800a4fe:	202c      	movs	r0, #44	; 0x2c
 800a500:	f000 fd8a 	bl	800b018 <pvPortMalloc>
 800a504:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d00d      	beq.n	800a528 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	2200      	movs	r2, #0
 800a510:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	9301      	str	r3, [sp, #4]
 800a518:	6a3b      	ldr	r3, [r7, #32]
 800a51a:	9300      	str	r3, [sp, #0]
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	68b9      	ldr	r1, [r7, #8]
 800a522:	68f8      	ldr	r0, [r7, #12]
 800a524:	f000 f805 	bl	800a532 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800a528:	697b      	ldr	r3, [r7, #20]
	}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3718      	adds	r7, #24
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}

0800a532 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800a532:	b580      	push	{r7, lr}
 800a534:	b086      	sub	sp, #24
 800a536:	af00      	add	r7, sp, #0
 800a538:	60f8      	str	r0, [r7, #12]
 800a53a:	60b9      	str	r1, [r7, #8]
 800a53c:	607a      	str	r2, [r7, #4]
 800a53e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d10a      	bne.n	800a55c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800a546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a54a:	f383 8811 	msr	BASEPRI, r3
 800a54e:	f3bf 8f6f 	isb	sy
 800a552:	f3bf 8f4f 	dsb	sy
 800a556:	617b      	str	r3, [r7, #20]
}
 800a558:	bf00      	nop
 800a55a:	e7fe      	b.n	800a55a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800a55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d01e      	beq.n	800a5a0 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800a562:	f000 facb 	bl	800aafc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800a566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a568:	68fa      	ldr	r2, [r7, #12]
 800a56a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800a56c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a56e:	68ba      	ldr	r2, [r7, #8]
 800a570:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800a572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a574:	683a      	ldr	r2, [r7, #0]
 800a576:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a57a:	6a3a      	ldr	r2, [r7, #32]
 800a57c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800a57e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a580:	3304      	adds	r3, #4
 800a582:	4618      	mov	r0, r3
 800a584:	f7fd fc3d 	bl	8007e02 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d008      	beq.n	800a5a0 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800a58e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a590:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a594:	f043 0304 	orr.w	r3, r3, #4
 800a598:	b2da      	uxtb	r2, r3
 800a59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a59c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800a5a0:	bf00      	nop
 800a5a2:	3718      	adds	r7, #24
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b08a      	sub	sp, #40	; 0x28
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	60f8      	str	r0, [r7, #12]
 800a5b0:	60b9      	str	r1, [r7, #8]
 800a5b2:	607a      	str	r2, [r7, #4]
 800a5b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d10a      	bne.n	800a5d6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800a5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5c4:	f383 8811 	msr	BASEPRI, r3
 800a5c8:	f3bf 8f6f 	isb	sy
 800a5cc:	f3bf 8f4f 	dsb	sy
 800a5d0:	623b      	str	r3, [r7, #32]
}
 800a5d2:	bf00      	nop
 800a5d4:	e7fe      	b.n	800a5d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a5d6:	4b1a      	ldr	r3, [pc, #104]	; (800a640 <xTimerGenericCommand+0x98>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d02a      	beq.n	800a634 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a5ea:	68bb      	ldr	r3, [r7, #8]
 800a5ec:	2b05      	cmp	r3, #5
 800a5ee:	dc18      	bgt.n	800a622 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a5f0:	f7ff fc52 	bl	8009e98 <xTaskGetSchedulerState>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	2b02      	cmp	r3, #2
 800a5f8:	d109      	bne.n	800a60e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a5fa:	4b11      	ldr	r3, [pc, #68]	; (800a640 <xTimerGenericCommand+0x98>)
 800a5fc:	6818      	ldr	r0, [r3, #0]
 800a5fe:	f107 0114 	add.w	r1, r7, #20
 800a602:	2300      	movs	r3, #0
 800a604:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a606:	f7fd fdcf 	bl	80081a8 <xQueueGenericSend>
 800a60a:	6278      	str	r0, [r7, #36]	; 0x24
 800a60c:	e012      	b.n	800a634 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a60e:	4b0c      	ldr	r3, [pc, #48]	; (800a640 <xTimerGenericCommand+0x98>)
 800a610:	6818      	ldr	r0, [r3, #0]
 800a612:	f107 0114 	add.w	r1, r7, #20
 800a616:	2300      	movs	r3, #0
 800a618:	2200      	movs	r2, #0
 800a61a:	f7fd fdc5 	bl	80081a8 <xQueueGenericSend>
 800a61e:	6278      	str	r0, [r7, #36]	; 0x24
 800a620:	e008      	b.n	800a634 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a622:	4b07      	ldr	r3, [pc, #28]	; (800a640 <xTimerGenericCommand+0x98>)
 800a624:	6818      	ldr	r0, [r3, #0]
 800a626:	f107 0114 	add.w	r1, r7, #20
 800a62a:	2300      	movs	r3, #0
 800a62c:	683a      	ldr	r2, [r7, #0]
 800a62e:	f7fd feb9 	bl	80083a4 <xQueueGenericSendFromISR>
 800a632:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a636:	4618      	mov	r0, r3
 800a638:	3728      	adds	r7, #40	; 0x28
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}
 800a63e:	bf00      	nop
 800a640:	20000f5c 	.word	0x20000f5c

0800a644 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b088      	sub	sp, #32
 800a648:	af02      	add	r7, sp, #8
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a64e:	4b22      	ldr	r3, [pc, #136]	; (800a6d8 <prvProcessExpiredTimer+0x94>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	68db      	ldr	r3, [r3, #12]
 800a654:	68db      	ldr	r3, [r3, #12]
 800a656:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	3304      	adds	r3, #4
 800a65c:	4618      	mov	r0, r3
 800a65e:	f7fd fc3a 	bl	8007ed6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a662:	697b      	ldr	r3, [r7, #20]
 800a664:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a668:	f003 0304 	and.w	r3, r3, #4
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d022      	beq.n	800a6b6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	699a      	ldr	r2, [r3, #24]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	18d1      	adds	r1, r2, r3
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	683a      	ldr	r2, [r7, #0]
 800a67c:	6978      	ldr	r0, [r7, #20]
 800a67e:	f000 f8d1 	bl	800a824 <prvInsertTimerInActiveList>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d01f      	beq.n	800a6c8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a688:	2300      	movs	r3, #0
 800a68a:	9300      	str	r3, [sp, #0]
 800a68c:	2300      	movs	r3, #0
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	2100      	movs	r1, #0
 800a692:	6978      	ldr	r0, [r7, #20]
 800a694:	f7ff ff88 	bl	800a5a8 <xTimerGenericCommand>
 800a698:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a69a:	693b      	ldr	r3, [r7, #16]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d113      	bne.n	800a6c8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6a4:	f383 8811 	msr	BASEPRI, r3
 800a6a8:	f3bf 8f6f 	isb	sy
 800a6ac:	f3bf 8f4f 	dsb	sy
 800a6b0:	60fb      	str	r3, [r7, #12]
}
 800a6b2:	bf00      	nop
 800a6b4:	e7fe      	b.n	800a6b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a6bc:	f023 0301 	bic.w	r3, r3, #1
 800a6c0:	b2da      	uxtb	r2, r3
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	6a1b      	ldr	r3, [r3, #32]
 800a6cc:	6978      	ldr	r0, [r7, #20]
 800a6ce:	4798      	blx	r3
}
 800a6d0:	bf00      	nop
 800a6d2:	3718      	adds	r7, #24
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	20000f54 	.word	0x20000f54

0800a6dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a6e4:	f107 0308 	add.w	r3, r7, #8
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f000 f857 	bl	800a79c <prvGetNextExpireTime>
 800a6ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	68f8      	ldr	r0, [r7, #12]
 800a6f6:	f000 f803 	bl	800a700 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a6fa:	f000 f8d5 	bl	800a8a8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a6fe:	e7f1      	b.n	800a6e4 <prvTimerTask+0x8>

0800a700 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b084      	sub	sp, #16
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
 800a708:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a70a:	f7fe fd89 	bl	8009220 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a70e:	f107 0308 	add.w	r3, r7, #8
 800a712:	4618      	mov	r0, r3
 800a714:	f000 f866 	bl	800a7e4 <prvSampleTimeNow>
 800a718:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d130      	bne.n	800a782 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d10a      	bne.n	800a73c <prvProcessTimerOrBlockTask+0x3c>
 800a726:	687a      	ldr	r2, [r7, #4]
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d806      	bhi.n	800a73c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a72e:	f7fe fd85 	bl	800923c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a732:	68f9      	ldr	r1, [r7, #12]
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f7ff ff85 	bl	800a644 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a73a:	e024      	b.n	800a786 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d008      	beq.n	800a754 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a742:	4b13      	ldr	r3, [pc, #76]	; (800a790 <prvProcessTimerOrBlockTask+0x90>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d101      	bne.n	800a750 <prvProcessTimerOrBlockTask+0x50>
 800a74c:	2301      	movs	r3, #1
 800a74e:	e000      	b.n	800a752 <prvProcessTimerOrBlockTask+0x52>
 800a750:	2300      	movs	r3, #0
 800a752:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a754:	4b0f      	ldr	r3, [pc, #60]	; (800a794 <prvProcessTimerOrBlockTask+0x94>)
 800a756:	6818      	ldr	r0, [r3, #0]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	1ad3      	subs	r3, r2, r3
 800a75e:	683a      	ldr	r2, [r7, #0]
 800a760:	4619      	mov	r1, r3
 800a762:	f7fe fa85 	bl	8008c70 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a766:	f7fe fd69 	bl	800923c <xTaskResumeAll>
 800a76a:	4603      	mov	r3, r0
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d10a      	bne.n	800a786 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a770:	4b09      	ldr	r3, [pc, #36]	; (800a798 <prvProcessTimerOrBlockTask+0x98>)
 800a772:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a776:	601a      	str	r2, [r3, #0]
 800a778:	f3bf 8f4f 	dsb	sy
 800a77c:	f3bf 8f6f 	isb	sy
}
 800a780:	e001      	b.n	800a786 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a782:	f7fe fd5b 	bl	800923c <xTaskResumeAll>
}
 800a786:	bf00      	nop
 800a788:	3710      	adds	r7, #16
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop
 800a790:	20000f58 	.word	0x20000f58
 800a794:	20000f5c 	.word	0x20000f5c
 800a798:	e000ed04 	.word	0xe000ed04

0800a79c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a79c:	b480      	push	{r7}
 800a79e:	b085      	sub	sp, #20
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a7a4:	4b0e      	ldr	r3, [pc, #56]	; (800a7e0 <prvGetNextExpireTime+0x44>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d101      	bne.n	800a7b2 <prvGetNextExpireTime+0x16>
 800a7ae:	2201      	movs	r2, #1
 800a7b0:	e000      	b.n	800a7b4 <prvGetNextExpireTime+0x18>
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d105      	bne.n	800a7cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a7c0:	4b07      	ldr	r3, [pc, #28]	; (800a7e0 <prvGetNextExpireTime+0x44>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	68db      	ldr	r3, [r3, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	60fb      	str	r3, [r7, #12]
 800a7ca:	e001      	b.n	800a7d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3714      	adds	r7, #20
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7dc:	4770      	bx	lr
 800a7de:	bf00      	nop
 800a7e0:	20000f54 	.word	0x20000f54

0800a7e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b084      	sub	sp, #16
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a7ec:	f7fe fdc2 	bl	8009374 <xTaskGetTickCount>
 800a7f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a7f2:	4b0b      	ldr	r3, [pc, #44]	; (800a820 <prvSampleTimeNow+0x3c>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d205      	bcs.n	800a808 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a7fc:	f000 f91a 	bl	800aa34 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2201      	movs	r2, #1
 800a804:	601a      	str	r2, [r3, #0]
 800a806:	e002      	b.n	800a80e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a80e:	4a04      	ldr	r2, [pc, #16]	; (800a820 <prvSampleTimeNow+0x3c>)
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a814:	68fb      	ldr	r3, [r7, #12]
}
 800a816:	4618      	mov	r0, r3
 800a818:	3710      	adds	r7, #16
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}
 800a81e:	bf00      	nop
 800a820:	20000f64 	.word	0x20000f64

0800a824 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b086      	sub	sp, #24
 800a828:	af00      	add	r7, sp, #0
 800a82a:	60f8      	str	r0, [r7, #12]
 800a82c:	60b9      	str	r1, [r7, #8]
 800a82e:	607a      	str	r2, [r7, #4]
 800a830:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a832:	2300      	movs	r3, #0
 800a834:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	68ba      	ldr	r2, [r7, #8]
 800a83a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	68fa      	ldr	r2, [r7, #12]
 800a840:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a842:	68ba      	ldr	r2, [r7, #8]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	429a      	cmp	r2, r3
 800a848:	d812      	bhi.n	800a870 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	1ad2      	subs	r2, r2, r3
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	699b      	ldr	r3, [r3, #24]
 800a854:	429a      	cmp	r2, r3
 800a856:	d302      	bcc.n	800a85e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a858:	2301      	movs	r3, #1
 800a85a:	617b      	str	r3, [r7, #20]
 800a85c:	e01b      	b.n	800a896 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a85e:	4b10      	ldr	r3, [pc, #64]	; (800a8a0 <prvInsertTimerInActiveList+0x7c>)
 800a860:	681a      	ldr	r2, [r3, #0]
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	3304      	adds	r3, #4
 800a866:	4619      	mov	r1, r3
 800a868:	4610      	mov	r0, r2
 800a86a:	f7fd fafb 	bl	8007e64 <vListInsert>
 800a86e:	e012      	b.n	800a896 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a870:	687a      	ldr	r2, [r7, #4]
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	429a      	cmp	r2, r3
 800a876:	d206      	bcs.n	800a886 <prvInsertTimerInActiveList+0x62>
 800a878:	68ba      	ldr	r2, [r7, #8]
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	429a      	cmp	r2, r3
 800a87e:	d302      	bcc.n	800a886 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a880:	2301      	movs	r3, #1
 800a882:	617b      	str	r3, [r7, #20]
 800a884:	e007      	b.n	800a896 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a886:	4b07      	ldr	r3, [pc, #28]	; (800a8a4 <prvInsertTimerInActiveList+0x80>)
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	3304      	adds	r3, #4
 800a88e:	4619      	mov	r1, r3
 800a890:	4610      	mov	r0, r2
 800a892:	f7fd fae7 	bl	8007e64 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a896:	697b      	ldr	r3, [r7, #20]
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3718      	adds	r7, #24
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	20000f58 	.word	0x20000f58
 800a8a4:	20000f54 	.word	0x20000f54

0800a8a8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b08c      	sub	sp, #48	; 0x30
 800a8ac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a8ae:	e0ae      	b.n	800aa0e <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	f2c0 80aa 	blt.w	800aa0c <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a8bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8be:	695b      	ldr	r3, [r3, #20]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d004      	beq.n	800a8ce <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c6:	3304      	adds	r3, #4
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f7fd fb04 	bl	8007ed6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a8ce:	1d3b      	adds	r3, r7, #4
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f7ff ff87 	bl	800a7e4 <prvSampleTimeNow>
 800a8d6:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	2b09      	cmp	r3, #9
 800a8dc:	f200 8097 	bhi.w	800aa0e <prvProcessReceivedCommands+0x166>
 800a8e0:	a201      	add	r2, pc, #4	; (adr r2, 800a8e8 <prvProcessReceivedCommands+0x40>)
 800a8e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e6:	bf00      	nop
 800a8e8:	0800a911 	.word	0x0800a911
 800a8ec:	0800a911 	.word	0x0800a911
 800a8f0:	0800a911 	.word	0x0800a911
 800a8f4:	0800a985 	.word	0x0800a985
 800a8f8:	0800a999 	.word	0x0800a999
 800a8fc:	0800a9e3 	.word	0x0800a9e3
 800a900:	0800a911 	.word	0x0800a911
 800a904:	0800a911 	.word	0x0800a911
 800a908:	0800a985 	.word	0x0800a985
 800a90c:	0800a999 	.word	0x0800a999
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a912:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a916:	f043 0301 	orr.w	r3, r3, #1
 800a91a:	b2da      	uxtb	r2, r3
 800a91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a91e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a926:	699b      	ldr	r3, [r3, #24]
 800a928:	18d1      	adds	r1, r2, r3
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	6a3a      	ldr	r2, [r7, #32]
 800a92e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a930:	f7ff ff78 	bl	800a824 <prvInsertTimerInActiveList>
 800a934:	4603      	mov	r3, r0
 800a936:	2b00      	cmp	r3, #0
 800a938:	d069      	beq.n	800aa0e <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93c:	6a1b      	ldr	r3, [r3, #32]
 800a93e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a940:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a944:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a948:	f003 0304 	and.w	r3, r3, #4
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d05e      	beq.n	800aa0e <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a950:	68fa      	ldr	r2, [r7, #12]
 800a952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a954:	699b      	ldr	r3, [r3, #24]
 800a956:	441a      	add	r2, r3
 800a958:	2300      	movs	r3, #0
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	2300      	movs	r3, #0
 800a95e:	2100      	movs	r1, #0
 800a960:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a962:	f7ff fe21 	bl	800a5a8 <xTimerGenericCommand>
 800a966:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800a968:	69fb      	ldr	r3, [r7, #28]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d14f      	bne.n	800aa0e <prvProcessReceivedCommands+0x166>
	__asm volatile
 800a96e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a972:	f383 8811 	msr	BASEPRI, r3
 800a976:	f3bf 8f6f 	isb	sy
 800a97a:	f3bf 8f4f 	dsb	sy
 800a97e:	61bb      	str	r3, [r7, #24]
}
 800a980:	bf00      	nop
 800a982:	e7fe      	b.n	800a982 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a986:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a98a:	f023 0301 	bic.w	r3, r3, #1
 800a98e:	b2da      	uxtb	r2, r3
 800a990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a992:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a996:	e03a      	b.n	800aa0e <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a99a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a99e:	f043 0301 	orr.w	r3, r3, #1
 800a9a2:	b2da      	uxtb	r2, r3
 800a9a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a9aa:	68fa      	ldr	r2, [r7, #12]
 800a9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ae:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b2:	699b      	ldr	r3, [r3, #24]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d10a      	bne.n	800a9ce <prvProcessReceivedCommands+0x126>
	__asm volatile
 800a9b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9bc:	f383 8811 	msr	BASEPRI, r3
 800a9c0:	f3bf 8f6f 	isb	sy
 800a9c4:	f3bf 8f4f 	dsb	sy
 800a9c8:	617b      	str	r3, [r7, #20]
}
 800a9ca:	bf00      	nop
 800a9cc:	e7fe      	b.n	800a9cc <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a9ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9d0:	699a      	ldr	r2, [r3, #24]
 800a9d2:	6a3b      	ldr	r3, [r7, #32]
 800a9d4:	18d1      	adds	r1, r2, r3
 800a9d6:	6a3b      	ldr	r3, [r7, #32]
 800a9d8:	6a3a      	ldr	r2, [r7, #32]
 800a9da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a9dc:	f7ff ff22 	bl	800a824 <prvInsertTimerInActiveList>
					break;
 800a9e0:	e015      	b.n	800aa0e <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a9e8:	f003 0302 	and.w	r3, r3, #2
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d103      	bne.n	800a9f8 <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 800a9f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a9f2:	f000 fbe1 	bl	800b1b8 <vPortFree>
 800a9f6:	e00a      	b.n	800aa0e <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a9f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a9fe:	f023 0301 	bic.w	r3, r3, #1
 800aa02:	b2da      	uxtb	r2, r3
 800aa04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800aa0a:	e000      	b.n	800aa0e <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800aa0c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aa0e:	4b08      	ldr	r3, [pc, #32]	; (800aa30 <prvProcessReceivedCommands+0x188>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f107 0108 	add.w	r1, r7, #8
 800aa16:	2200      	movs	r2, #0
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f7fd fdeb 	bl	80085f4 <xQueueReceive>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	f47f af45 	bne.w	800a8b0 <prvProcessReceivedCommands+0x8>
	}
}
 800aa26:	bf00      	nop
 800aa28:	bf00      	nop
 800aa2a:	3728      	adds	r7, #40	; 0x28
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}
 800aa30:	20000f5c 	.word	0x20000f5c

0800aa34 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b088      	sub	sp, #32
 800aa38:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa3a:	e048      	b.n	800aace <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa3c:	4b2d      	ldr	r3, [pc, #180]	; (800aaf4 <prvSwitchTimerLists+0xc0>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68db      	ldr	r3, [r3, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa46:	4b2b      	ldr	r3, [pc, #172]	; (800aaf4 <prvSwitchTimerLists+0xc0>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	68db      	ldr	r3, [r3, #12]
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	3304      	adds	r3, #4
 800aa54:	4618      	mov	r0, r3
 800aa56:	f7fd fa3e 	bl	8007ed6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	6a1b      	ldr	r3, [r3, #32]
 800aa5e:	68f8      	ldr	r0, [r7, #12]
 800aa60:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa68:	f003 0304 	and.w	r3, r3, #4
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d02e      	beq.n	800aace <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	699b      	ldr	r3, [r3, #24]
 800aa74:	693a      	ldr	r2, [r7, #16]
 800aa76:	4413      	add	r3, r2
 800aa78:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d90e      	bls.n	800aaa0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	68ba      	ldr	r2, [r7, #8]
 800aa86:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	68fa      	ldr	r2, [r7, #12]
 800aa8c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aa8e:	4b19      	ldr	r3, [pc, #100]	; (800aaf4 <prvSwitchTimerLists+0xc0>)
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	3304      	adds	r3, #4
 800aa96:	4619      	mov	r1, r3
 800aa98:	4610      	mov	r0, r2
 800aa9a:	f7fd f9e3 	bl	8007e64 <vListInsert>
 800aa9e:	e016      	b.n	800aace <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	9300      	str	r3, [sp, #0]
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	693a      	ldr	r2, [r7, #16]
 800aaa8:	2100      	movs	r1, #0
 800aaaa:	68f8      	ldr	r0, [r7, #12]
 800aaac:	f7ff fd7c 	bl	800a5a8 <xTimerGenericCommand>
 800aab0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d10a      	bne.n	800aace <prvSwitchTimerLists+0x9a>
	__asm volatile
 800aab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aabc:	f383 8811 	msr	BASEPRI, r3
 800aac0:	f3bf 8f6f 	isb	sy
 800aac4:	f3bf 8f4f 	dsb	sy
 800aac8:	603b      	str	r3, [r7, #0]
}
 800aaca:	bf00      	nop
 800aacc:	e7fe      	b.n	800aacc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aace:	4b09      	ldr	r3, [pc, #36]	; (800aaf4 <prvSwitchTimerLists+0xc0>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d1b1      	bne.n	800aa3c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aad8:	4b06      	ldr	r3, [pc, #24]	; (800aaf4 <prvSwitchTimerLists+0xc0>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aade:	4b06      	ldr	r3, [pc, #24]	; (800aaf8 <prvSwitchTimerLists+0xc4>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	4a04      	ldr	r2, [pc, #16]	; (800aaf4 <prvSwitchTimerLists+0xc0>)
 800aae4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aae6:	4a04      	ldr	r2, [pc, #16]	; (800aaf8 <prvSwitchTimerLists+0xc4>)
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	6013      	str	r3, [r2, #0]
}
 800aaec:	bf00      	nop
 800aaee:	3718      	adds	r7, #24
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	20000f54 	.word	0x20000f54
 800aaf8:	20000f58 	.word	0x20000f58

0800aafc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b082      	sub	sp, #8
 800ab00:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ab02:	f000 f967 	bl	800add4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ab06:	4b15      	ldr	r3, [pc, #84]	; (800ab5c <prvCheckForValidListAndQueue+0x60>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d120      	bne.n	800ab50 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ab0e:	4814      	ldr	r0, [pc, #80]	; (800ab60 <prvCheckForValidListAndQueue+0x64>)
 800ab10:	f7fd f957 	bl	8007dc2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ab14:	4813      	ldr	r0, [pc, #76]	; (800ab64 <prvCheckForValidListAndQueue+0x68>)
 800ab16:	f7fd f954 	bl	8007dc2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ab1a:	4b13      	ldr	r3, [pc, #76]	; (800ab68 <prvCheckForValidListAndQueue+0x6c>)
 800ab1c:	4a10      	ldr	r2, [pc, #64]	; (800ab60 <prvCheckForValidListAndQueue+0x64>)
 800ab1e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ab20:	4b12      	ldr	r3, [pc, #72]	; (800ab6c <prvCheckForValidListAndQueue+0x70>)
 800ab22:	4a10      	ldr	r2, [pc, #64]	; (800ab64 <prvCheckForValidListAndQueue+0x68>)
 800ab24:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ab26:	2300      	movs	r3, #0
 800ab28:	9300      	str	r3, [sp, #0]
 800ab2a:	4b11      	ldr	r3, [pc, #68]	; (800ab70 <prvCheckForValidListAndQueue+0x74>)
 800ab2c:	4a11      	ldr	r2, [pc, #68]	; (800ab74 <prvCheckForValidListAndQueue+0x78>)
 800ab2e:	210c      	movs	r1, #12
 800ab30:	200a      	movs	r0, #10
 800ab32:	f7fd fa63 	bl	8007ffc <xQueueGenericCreateStatic>
 800ab36:	4603      	mov	r3, r0
 800ab38:	4a08      	ldr	r2, [pc, #32]	; (800ab5c <prvCheckForValidListAndQueue+0x60>)
 800ab3a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ab3c:	4b07      	ldr	r3, [pc, #28]	; (800ab5c <prvCheckForValidListAndQueue+0x60>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d005      	beq.n	800ab50 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ab44:	4b05      	ldr	r3, [pc, #20]	; (800ab5c <prvCheckForValidListAndQueue+0x60>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	490b      	ldr	r1, [pc, #44]	; (800ab78 <prvCheckForValidListAndQueue+0x7c>)
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f7fe f866 	bl	8008c1c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab50:	f000 f970 	bl	800ae34 <vPortExitCritical>
}
 800ab54:	bf00      	nop
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}
 800ab5a:	bf00      	nop
 800ab5c:	20000f5c 	.word	0x20000f5c
 800ab60:	20000f2c 	.word	0x20000f2c
 800ab64:	20000f40 	.word	0x20000f40
 800ab68:	20000f54 	.word	0x20000f54
 800ab6c:	20000f58 	.word	0x20000f58
 800ab70:	20000fe0 	.word	0x20000fe0
 800ab74:	20000f68 	.word	0x20000f68
 800ab78:	0800e62c 	.word	0x0800e62c

0800ab7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b085      	sub	sp, #20
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	60b9      	str	r1, [r7, #8]
 800ab86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	3b04      	subs	r3, #4
 800ab8c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ab94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	3b04      	subs	r3, #4
 800ab9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	f023 0201 	bic.w	r2, r3, #1
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	3b04      	subs	r3, #4
 800abaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800abac:	4a0c      	ldr	r2, [pc, #48]	; (800abe0 <pxPortInitialiseStack+0x64>)
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	3b14      	subs	r3, #20
 800abb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	3b04      	subs	r3, #4
 800abc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f06f 0202 	mvn.w	r2, #2
 800abca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	3b20      	subs	r3, #32
 800abd0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800abd2:	68fb      	ldr	r3, [r7, #12]
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3714      	adds	r7, #20
 800abd8:	46bd      	mov	sp, r7
 800abda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abde:	4770      	bx	lr
 800abe0:	0800abe5 	.word	0x0800abe5

0800abe4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800abe4:	b480      	push	{r7}
 800abe6:	b085      	sub	sp, #20
 800abe8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800abea:	2300      	movs	r3, #0
 800abec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800abee:	4b12      	ldr	r3, [pc, #72]	; (800ac38 <prvTaskExitError+0x54>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abf6:	d00a      	beq.n	800ac0e <prvTaskExitError+0x2a>
	__asm volatile
 800abf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abfc:	f383 8811 	msr	BASEPRI, r3
 800ac00:	f3bf 8f6f 	isb	sy
 800ac04:	f3bf 8f4f 	dsb	sy
 800ac08:	60fb      	str	r3, [r7, #12]
}
 800ac0a:	bf00      	nop
 800ac0c:	e7fe      	b.n	800ac0c <prvTaskExitError+0x28>
	__asm volatile
 800ac0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac12:	f383 8811 	msr	BASEPRI, r3
 800ac16:	f3bf 8f6f 	isb	sy
 800ac1a:	f3bf 8f4f 	dsb	sy
 800ac1e:	60bb      	str	r3, [r7, #8]
}
 800ac20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ac22:	bf00      	nop
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d0fc      	beq.n	800ac24 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ac2a:	bf00      	nop
 800ac2c:	bf00      	nop
 800ac2e:	3714      	adds	r7, #20
 800ac30:	46bd      	mov	sp, r7
 800ac32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac36:	4770      	bx	lr
 800ac38:	2000000c 	.word	0x2000000c
 800ac3c:	00000000 	.word	0x00000000

0800ac40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ac40:	4b07      	ldr	r3, [pc, #28]	; (800ac60 <pxCurrentTCBConst2>)
 800ac42:	6819      	ldr	r1, [r3, #0]
 800ac44:	6808      	ldr	r0, [r1, #0]
 800ac46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac4a:	f380 8809 	msr	PSP, r0
 800ac4e:	f3bf 8f6f 	isb	sy
 800ac52:	f04f 0000 	mov.w	r0, #0
 800ac56:	f380 8811 	msr	BASEPRI, r0
 800ac5a:	4770      	bx	lr
 800ac5c:	f3af 8000 	nop.w

0800ac60 <pxCurrentTCBConst2>:
 800ac60:	20000df8 	.word	0x20000df8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ac64:	bf00      	nop
 800ac66:	bf00      	nop

0800ac68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ac68:	4808      	ldr	r0, [pc, #32]	; (800ac8c <prvPortStartFirstTask+0x24>)
 800ac6a:	6800      	ldr	r0, [r0, #0]
 800ac6c:	6800      	ldr	r0, [r0, #0]
 800ac6e:	f380 8808 	msr	MSP, r0
 800ac72:	f04f 0000 	mov.w	r0, #0
 800ac76:	f380 8814 	msr	CONTROL, r0
 800ac7a:	b662      	cpsie	i
 800ac7c:	b661      	cpsie	f
 800ac7e:	f3bf 8f4f 	dsb	sy
 800ac82:	f3bf 8f6f 	isb	sy
 800ac86:	df00      	svc	0
 800ac88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ac8a:	bf00      	nop
 800ac8c:	e000ed08 	.word	0xe000ed08

0800ac90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b086      	sub	sp, #24
 800ac94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ac96:	4b46      	ldr	r3, [pc, #280]	; (800adb0 <xPortStartScheduler+0x120>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	4a46      	ldr	r2, [pc, #280]	; (800adb4 <xPortStartScheduler+0x124>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d10a      	bne.n	800acb6 <xPortStartScheduler+0x26>
	__asm volatile
 800aca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aca4:	f383 8811 	msr	BASEPRI, r3
 800aca8:	f3bf 8f6f 	isb	sy
 800acac:	f3bf 8f4f 	dsb	sy
 800acb0:	613b      	str	r3, [r7, #16]
}
 800acb2:	bf00      	nop
 800acb4:	e7fe      	b.n	800acb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800acb6:	4b3e      	ldr	r3, [pc, #248]	; (800adb0 <xPortStartScheduler+0x120>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4a3f      	ldr	r2, [pc, #252]	; (800adb8 <xPortStartScheduler+0x128>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d10a      	bne.n	800acd6 <xPortStartScheduler+0x46>
	__asm volatile
 800acc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc4:	f383 8811 	msr	BASEPRI, r3
 800acc8:	f3bf 8f6f 	isb	sy
 800accc:	f3bf 8f4f 	dsb	sy
 800acd0:	60fb      	str	r3, [r7, #12]
}
 800acd2:	bf00      	nop
 800acd4:	e7fe      	b.n	800acd4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800acd6:	4b39      	ldr	r3, [pc, #228]	; (800adbc <xPortStartScheduler+0x12c>)
 800acd8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	781b      	ldrb	r3, [r3, #0]
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ace2:	697b      	ldr	r3, [r7, #20]
 800ace4:	22ff      	movs	r2, #255	; 0xff
 800ace6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	b2db      	uxtb	r3, r3
 800acee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800acf0:	78fb      	ldrb	r3, [r7, #3]
 800acf2:	b2db      	uxtb	r3, r3
 800acf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800acf8:	b2da      	uxtb	r2, r3
 800acfa:	4b31      	ldr	r3, [pc, #196]	; (800adc0 <xPortStartScheduler+0x130>)
 800acfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800acfe:	4b31      	ldr	r3, [pc, #196]	; (800adc4 <xPortStartScheduler+0x134>)
 800ad00:	2207      	movs	r2, #7
 800ad02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad04:	e009      	b.n	800ad1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ad06:	4b2f      	ldr	r3, [pc, #188]	; (800adc4 <xPortStartScheduler+0x134>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	3b01      	subs	r3, #1
 800ad0c:	4a2d      	ldr	r2, [pc, #180]	; (800adc4 <xPortStartScheduler+0x134>)
 800ad0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ad10:	78fb      	ldrb	r3, [r7, #3]
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	005b      	lsls	r3, r3, #1
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad1a:	78fb      	ldrb	r3, [r7, #3]
 800ad1c:	b2db      	uxtb	r3, r3
 800ad1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad22:	2b80      	cmp	r3, #128	; 0x80
 800ad24:	d0ef      	beq.n	800ad06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ad26:	4b27      	ldr	r3, [pc, #156]	; (800adc4 <xPortStartScheduler+0x134>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f1c3 0307 	rsb	r3, r3, #7
 800ad2e:	2b04      	cmp	r3, #4
 800ad30:	d00a      	beq.n	800ad48 <xPortStartScheduler+0xb8>
	__asm volatile
 800ad32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad36:	f383 8811 	msr	BASEPRI, r3
 800ad3a:	f3bf 8f6f 	isb	sy
 800ad3e:	f3bf 8f4f 	dsb	sy
 800ad42:	60bb      	str	r3, [r7, #8]
}
 800ad44:	bf00      	nop
 800ad46:	e7fe      	b.n	800ad46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ad48:	4b1e      	ldr	r3, [pc, #120]	; (800adc4 <xPortStartScheduler+0x134>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	021b      	lsls	r3, r3, #8
 800ad4e:	4a1d      	ldr	r2, [pc, #116]	; (800adc4 <xPortStartScheduler+0x134>)
 800ad50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ad52:	4b1c      	ldr	r3, [pc, #112]	; (800adc4 <xPortStartScheduler+0x134>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ad5a:	4a1a      	ldr	r2, [pc, #104]	; (800adc4 <xPortStartScheduler+0x134>)
 800ad5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	b2da      	uxtb	r2, r3
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ad66:	4b18      	ldr	r3, [pc, #96]	; (800adc8 <xPortStartScheduler+0x138>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	4a17      	ldr	r2, [pc, #92]	; (800adc8 <xPortStartScheduler+0x138>)
 800ad6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ad70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ad72:	4b15      	ldr	r3, [pc, #84]	; (800adc8 <xPortStartScheduler+0x138>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	4a14      	ldr	r2, [pc, #80]	; (800adc8 <xPortStartScheduler+0x138>)
 800ad78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ad7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ad7e:	f000 f8dd 	bl	800af3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ad82:	4b12      	ldr	r3, [pc, #72]	; (800adcc <xPortStartScheduler+0x13c>)
 800ad84:	2200      	movs	r2, #0
 800ad86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ad88:	f000 f8fc 	bl	800af84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ad8c:	4b10      	ldr	r3, [pc, #64]	; (800add0 <xPortStartScheduler+0x140>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a0f      	ldr	r2, [pc, #60]	; (800add0 <xPortStartScheduler+0x140>)
 800ad92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ad96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ad98:	f7ff ff66 	bl	800ac68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ad9c:	f7fe fc42 	bl	8009624 <vTaskSwitchContext>
	prvTaskExitError();
 800ada0:	f7ff ff20 	bl	800abe4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ada4:	2300      	movs	r3, #0
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3718      	adds	r7, #24
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	e000ed00 	.word	0xe000ed00
 800adb4:	410fc271 	.word	0x410fc271
 800adb8:	410fc270 	.word	0x410fc270
 800adbc:	e000e400 	.word	0xe000e400
 800adc0:	20001030 	.word	0x20001030
 800adc4:	20001034 	.word	0x20001034
 800adc8:	e000ed20 	.word	0xe000ed20
 800adcc:	2000000c 	.word	0x2000000c
 800add0:	e000ef34 	.word	0xe000ef34

0800add4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
	__asm volatile
 800adda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adde:	f383 8811 	msr	BASEPRI, r3
 800ade2:	f3bf 8f6f 	isb	sy
 800ade6:	f3bf 8f4f 	dsb	sy
 800adea:	607b      	str	r3, [r7, #4]
}
 800adec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800adee:	4b0f      	ldr	r3, [pc, #60]	; (800ae2c <vPortEnterCritical+0x58>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	3301      	adds	r3, #1
 800adf4:	4a0d      	ldr	r2, [pc, #52]	; (800ae2c <vPortEnterCritical+0x58>)
 800adf6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800adf8:	4b0c      	ldr	r3, [pc, #48]	; (800ae2c <vPortEnterCritical+0x58>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d10f      	bne.n	800ae20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ae00:	4b0b      	ldr	r3, [pc, #44]	; (800ae30 <vPortEnterCritical+0x5c>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d00a      	beq.n	800ae20 <vPortEnterCritical+0x4c>
	__asm volatile
 800ae0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae0e:	f383 8811 	msr	BASEPRI, r3
 800ae12:	f3bf 8f6f 	isb	sy
 800ae16:	f3bf 8f4f 	dsb	sy
 800ae1a:	603b      	str	r3, [r7, #0]
}
 800ae1c:	bf00      	nop
 800ae1e:	e7fe      	b.n	800ae1e <vPortEnterCritical+0x4a>
	}
}
 800ae20:	bf00      	nop
 800ae22:	370c      	adds	r7, #12
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr
 800ae2c:	2000000c 	.word	0x2000000c
 800ae30:	e000ed04 	.word	0xe000ed04

0800ae34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ae34:	b480      	push	{r7}
 800ae36:	b083      	sub	sp, #12
 800ae38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ae3a:	4b12      	ldr	r3, [pc, #72]	; (800ae84 <vPortExitCritical+0x50>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d10a      	bne.n	800ae58 <vPortExitCritical+0x24>
	__asm volatile
 800ae42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae46:	f383 8811 	msr	BASEPRI, r3
 800ae4a:	f3bf 8f6f 	isb	sy
 800ae4e:	f3bf 8f4f 	dsb	sy
 800ae52:	607b      	str	r3, [r7, #4]
}
 800ae54:	bf00      	nop
 800ae56:	e7fe      	b.n	800ae56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ae58:	4b0a      	ldr	r3, [pc, #40]	; (800ae84 <vPortExitCritical+0x50>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	3b01      	subs	r3, #1
 800ae5e:	4a09      	ldr	r2, [pc, #36]	; (800ae84 <vPortExitCritical+0x50>)
 800ae60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ae62:	4b08      	ldr	r3, [pc, #32]	; (800ae84 <vPortExitCritical+0x50>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d105      	bne.n	800ae76 <vPortExitCritical+0x42>
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	f383 8811 	msr	BASEPRI, r3
}
 800ae74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae76:	bf00      	nop
 800ae78:	370c      	adds	r7, #12
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae80:	4770      	bx	lr
 800ae82:	bf00      	nop
 800ae84:	2000000c 	.word	0x2000000c
	...

0800ae90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ae90:	f3ef 8009 	mrs	r0, PSP
 800ae94:	f3bf 8f6f 	isb	sy
 800ae98:	4b15      	ldr	r3, [pc, #84]	; (800aef0 <pxCurrentTCBConst>)
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	f01e 0f10 	tst.w	lr, #16
 800aea0:	bf08      	it	eq
 800aea2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aea6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeaa:	6010      	str	r0, [r2, #0]
 800aeac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aeb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800aeb4:	f380 8811 	msr	BASEPRI, r0
 800aeb8:	f3bf 8f4f 	dsb	sy
 800aebc:	f3bf 8f6f 	isb	sy
 800aec0:	f7fe fbb0 	bl	8009624 <vTaskSwitchContext>
 800aec4:	f04f 0000 	mov.w	r0, #0
 800aec8:	f380 8811 	msr	BASEPRI, r0
 800aecc:	bc09      	pop	{r0, r3}
 800aece:	6819      	ldr	r1, [r3, #0]
 800aed0:	6808      	ldr	r0, [r1, #0]
 800aed2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed6:	f01e 0f10 	tst.w	lr, #16
 800aeda:	bf08      	it	eq
 800aedc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aee0:	f380 8809 	msr	PSP, r0
 800aee4:	f3bf 8f6f 	isb	sy
 800aee8:	4770      	bx	lr
 800aeea:	bf00      	nop
 800aeec:	f3af 8000 	nop.w

0800aef0 <pxCurrentTCBConst>:
 800aef0:	20000df8 	.word	0x20000df8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aef4:	bf00      	nop
 800aef6:	bf00      	nop

0800aef8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
	__asm volatile
 800aefe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af02:	f383 8811 	msr	BASEPRI, r3
 800af06:	f3bf 8f6f 	isb	sy
 800af0a:	f3bf 8f4f 	dsb	sy
 800af0e:	607b      	str	r3, [r7, #4]
}
 800af10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800af12:	f7fe facf 	bl	80094b4 <xTaskIncrementTick>
 800af16:	4603      	mov	r3, r0
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d003      	beq.n	800af24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800af1c:	4b06      	ldr	r3, [pc, #24]	; (800af38 <SysTick_Handler+0x40>)
 800af1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af22:	601a      	str	r2, [r3, #0]
 800af24:	2300      	movs	r3, #0
 800af26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	f383 8811 	msr	BASEPRI, r3
}
 800af2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800af30:	bf00      	nop
 800af32:	3708      	adds	r7, #8
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}
 800af38:	e000ed04 	.word	0xe000ed04

0800af3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800af3c:	b480      	push	{r7}
 800af3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800af40:	4b0b      	ldr	r3, [pc, #44]	; (800af70 <vPortSetupTimerInterrupt+0x34>)
 800af42:	2200      	movs	r2, #0
 800af44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800af46:	4b0b      	ldr	r3, [pc, #44]	; (800af74 <vPortSetupTimerInterrupt+0x38>)
 800af48:	2200      	movs	r2, #0
 800af4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800af4c:	4b0a      	ldr	r3, [pc, #40]	; (800af78 <vPortSetupTimerInterrupt+0x3c>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	4a0a      	ldr	r2, [pc, #40]	; (800af7c <vPortSetupTimerInterrupt+0x40>)
 800af52:	fba2 2303 	umull	r2, r3, r2, r3
 800af56:	099b      	lsrs	r3, r3, #6
 800af58:	4a09      	ldr	r2, [pc, #36]	; (800af80 <vPortSetupTimerInterrupt+0x44>)
 800af5a:	3b01      	subs	r3, #1
 800af5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800af5e:	4b04      	ldr	r3, [pc, #16]	; (800af70 <vPortSetupTimerInterrupt+0x34>)
 800af60:	2207      	movs	r2, #7
 800af62:	601a      	str	r2, [r3, #0]
}
 800af64:	bf00      	nop
 800af66:	46bd      	mov	sp, r7
 800af68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6c:	4770      	bx	lr
 800af6e:	bf00      	nop
 800af70:	e000e010 	.word	0xe000e010
 800af74:	e000e018 	.word	0xe000e018
 800af78:	20000000 	.word	0x20000000
 800af7c:	10624dd3 	.word	0x10624dd3
 800af80:	e000e014 	.word	0xe000e014

0800af84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800af84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800af94 <vPortEnableVFP+0x10>
 800af88:	6801      	ldr	r1, [r0, #0]
 800af8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800af8e:	6001      	str	r1, [r0, #0]
 800af90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800af92:	bf00      	nop
 800af94:	e000ed88 	.word	0xe000ed88

0800af98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800af98:	b480      	push	{r7}
 800af9a:	b085      	sub	sp, #20
 800af9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800af9e:	f3ef 8305 	mrs	r3, IPSR
 800afa2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	2b0f      	cmp	r3, #15
 800afa8:	d914      	bls.n	800afd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800afaa:	4a17      	ldr	r2, [pc, #92]	; (800b008 <vPortValidateInterruptPriority+0x70>)
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	4413      	add	r3, r2
 800afb0:	781b      	ldrb	r3, [r3, #0]
 800afb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800afb4:	4b15      	ldr	r3, [pc, #84]	; (800b00c <vPortValidateInterruptPriority+0x74>)
 800afb6:	781b      	ldrb	r3, [r3, #0]
 800afb8:	7afa      	ldrb	r2, [r7, #11]
 800afba:	429a      	cmp	r2, r3
 800afbc:	d20a      	bcs.n	800afd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800afbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afc2:	f383 8811 	msr	BASEPRI, r3
 800afc6:	f3bf 8f6f 	isb	sy
 800afca:	f3bf 8f4f 	dsb	sy
 800afce:	607b      	str	r3, [r7, #4]
}
 800afd0:	bf00      	nop
 800afd2:	e7fe      	b.n	800afd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800afd4:	4b0e      	ldr	r3, [pc, #56]	; (800b010 <vPortValidateInterruptPriority+0x78>)
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800afdc:	4b0d      	ldr	r3, [pc, #52]	; (800b014 <vPortValidateInterruptPriority+0x7c>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	429a      	cmp	r2, r3
 800afe2:	d90a      	bls.n	800affa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800afe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe8:	f383 8811 	msr	BASEPRI, r3
 800afec:	f3bf 8f6f 	isb	sy
 800aff0:	f3bf 8f4f 	dsb	sy
 800aff4:	603b      	str	r3, [r7, #0]
}
 800aff6:	bf00      	nop
 800aff8:	e7fe      	b.n	800aff8 <vPortValidateInterruptPriority+0x60>
	}
 800affa:	bf00      	nop
 800affc:	3714      	adds	r7, #20
 800affe:	46bd      	mov	sp, r7
 800b000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b004:	4770      	bx	lr
 800b006:	bf00      	nop
 800b008:	e000e3f0 	.word	0xe000e3f0
 800b00c:	20001030 	.word	0x20001030
 800b010:	e000ed0c 	.word	0xe000ed0c
 800b014:	20001034 	.word	0x20001034

0800b018 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b08a      	sub	sp, #40	; 0x28
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b020:	2300      	movs	r3, #0
 800b022:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b024:	f7fe f8fc 	bl	8009220 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b028:	4b5d      	ldr	r3, [pc, #372]	; (800b1a0 <pvPortMalloc+0x188>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d101      	bne.n	800b034 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b030:	f000 f930 	bl	800b294 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b034:	4b5b      	ldr	r3, [pc, #364]	; (800b1a4 <pvPortMalloc+0x18c>)
 800b036:	681a      	ldr	r2, [r3, #0]
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	4013      	ands	r3, r2
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	f040 8093 	bne.w	800b168 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d01d      	beq.n	800b084 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b048:	2208      	movs	r2, #8
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	4413      	add	r3, r2
 800b04e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f003 0307 	and.w	r3, r3, #7
 800b056:	2b00      	cmp	r3, #0
 800b058:	d014      	beq.n	800b084 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f023 0307 	bic.w	r3, r3, #7
 800b060:	3308      	adds	r3, #8
 800b062:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f003 0307 	and.w	r3, r3, #7
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d00a      	beq.n	800b084 <pvPortMalloc+0x6c>
	__asm volatile
 800b06e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b072:	f383 8811 	msr	BASEPRI, r3
 800b076:	f3bf 8f6f 	isb	sy
 800b07a:	f3bf 8f4f 	dsb	sy
 800b07e:	617b      	str	r3, [r7, #20]
}
 800b080:	bf00      	nop
 800b082:	e7fe      	b.n	800b082 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d06e      	beq.n	800b168 <pvPortMalloc+0x150>
 800b08a:	4b47      	ldr	r3, [pc, #284]	; (800b1a8 <pvPortMalloc+0x190>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	429a      	cmp	r2, r3
 800b092:	d869      	bhi.n	800b168 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b094:	4b45      	ldr	r3, [pc, #276]	; (800b1ac <pvPortMalloc+0x194>)
 800b096:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b098:	4b44      	ldr	r3, [pc, #272]	; (800b1ac <pvPortMalloc+0x194>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b09e:	e004      	b.n	800b0aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b0a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0ac:	685b      	ldr	r3, [r3, #4]
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d903      	bls.n	800b0bc <pvPortMalloc+0xa4>
 800b0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d1f1      	bne.n	800b0a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b0bc:	4b38      	ldr	r3, [pc, #224]	; (800b1a0 <pvPortMalloc+0x188>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0c2:	429a      	cmp	r2, r3
 800b0c4:	d050      	beq.n	800b168 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b0c6:	6a3b      	ldr	r3, [r7, #32]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	2208      	movs	r2, #8
 800b0cc:	4413      	add	r3, r2
 800b0ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0d2:	681a      	ldr	r2, [r3, #0]
 800b0d4:	6a3b      	ldr	r3, [r7, #32]
 800b0d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0da:	685a      	ldr	r2, [r3, #4]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	1ad2      	subs	r2, r2, r3
 800b0e0:	2308      	movs	r3, #8
 800b0e2:	005b      	lsls	r3, r3, #1
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	d91f      	bls.n	800b128 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b0e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4413      	add	r3, r2
 800b0ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b0f0:	69bb      	ldr	r3, [r7, #24]
 800b0f2:	f003 0307 	and.w	r3, r3, #7
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d00a      	beq.n	800b110 <pvPortMalloc+0xf8>
	__asm volatile
 800b0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0fe:	f383 8811 	msr	BASEPRI, r3
 800b102:	f3bf 8f6f 	isb	sy
 800b106:	f3bf 8f4f 	dsb	sy
 800b10a:	613b      	str	r3, [r7, #16]
}
 800b10c:	bf00      	nop
 800b10e:	e7fe      	b.n	800b10e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b112:	685a      	ldr	r2, [r3, #4]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	1ad2      	subs	r2, r2, r3
 800b118:	69bb      	ldr	r3, [r7, #24]
 800b11a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b122:	69b8      	ldr	r0, [r7, #24]
 800b124:	f000 f918 	bl	800b358 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b128:	4b1f      	ldr	r3, [pc, #124]	; (800b1a8 <pvPortMalloc+0x190>)
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	1ad3      	subs	r3, r2, r3
 800b132:	4a1d      	ldr	r2, [pc, #116]	; (800b1a8 <pvPortMalloc+0x190>)
 800b134:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b136:	4b1c      	ldr	r3, [pc, #112]	; (800b1a8 <pvPortMalloc+0x190>)
 800b138:	681a      	ldr	r2, [r3, #0]
 800b13a:	4b1d      	ldr	r3, [pc, #116]	; (800b1b0 <pvPortMalloc+0x198>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	429a      	cmp	r2, r3
 800b140:	d203      	bcs.n	800b14a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b142:	4b19      	ldr	r3, [pc, #100]	; (800b1a8 <pvPortMalloc+0x190>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	4a1a      	ldr	r2, [pc, #104]	; (800b1b0 <pvPortMalloc+0x198>)
 800b148:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b14a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b14c:	685a      	ldr	r2, [r3, #4]
 800b14e:	4b15      	ldr	r3, [pc, #84]	; (800b1a4 <pvPortMalloc+0x18c>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	431a      	orrs	r2, r3
 800b154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b156:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b15a:	2200      	movs	r2, #0
 800b15c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b15e:	4b15      	ldr	r3, [pc, #84]	; (800b1b4 <pvPortMalloc+0x19c>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	3301      	adds	r3, #1
 800b164:	4a13      	ldr	r2, [pc, #76]	; (800b1b4 <pvPortMalloc+0x19c>)
 800b166:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b168:	f7fe f868 	bl	800923c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800b16c:	69fb      	ldr	r3, [r7, #28]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d101      	bne.n	800b176 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800b172:	f7f5 ff31 	bl	8000fd8 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b176:	69fb      	ldr	r3, [r7, #28]
 800b178:	f003 0307 	and.w	r3, r3, #7
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d00a      	beq.n	800b196 <pvPortMalloc+0x17e>
	__asm volatile
 800b180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b184:	f383 8811 	msr	BASEPRI, r3
 800b188:	f3bf 8f6f 	isb	sy
 800b18c:	f3bf 8f4f 	dsb	sy
 800b190:	60fb      	str	r3, [r7, #12]
}
 800b192:	bf00      	nop
 800b194:	e7fe      	b.n	800b194 <pvPortMalloc+0x17c>
	return pvReturn;
 800b196:	69fb      	ldr	r3, [r7, #28]
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3728      	adds	r7, #40	; 0x28
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}
 800b1a0:	20004c40 	.word	0x20004c40
 800b1a4:	20004c54 	.word	0x20004c54
 800b1a8:	20004c44 	.word	0x20004c44
 800b1ac:	20004c38 	.word	0x20004c38
 800b1b0:	20004c48 	.word	0x20004c48
 800b1b4:	20004c4c 	.word	0x20004c4c

0800b1b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b086      	sub	sp, #24
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d04d      	beq.n	800b266 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b1ca:	2308      	movs	r3, #8
 800b1cc:	425b      	negs	r3, r3
 800b1ce:	697a      	ldr	r2, [r7, #20]
 800b1d0:	4413      	add	r3, r2
 800b1d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b1d8:	693b      	ldr	r3, [r7, #16]
 800b1da:	685a      	ldr	r2, [r3, #4]
 800b1dc:	4b24      	ldr	r3, [pc, #144]	; (800b270 <vPortFree+0xb8>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	4013      	ands	r3, r2
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d10a      	bne.n	800b1fc <vPortFree+0x44>
	__asm volatile
 800b1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ea:	f383 8811 	msr	BASEPRI, r3
 800b1ee:	f3bf 8f6f 	isb	sy
 800b1f2:	f3bf 8f4f 	dsb	sy
 800b1f6:	60fb      	str	r3, [r7, #12]
}
 800b1f8:	bf00      	nop
 800b1fa:	e7fe      	b.n	800b1fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d00a      	beq.n	800b21a <vPortFree+0x62>
	__asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	60bb      	str	r3, [r7, #8]
}
 800b216:	bf00      	nop
 800b218:	e7fe      	b.n	800b218 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	685a      	ldr	r2, [r3, #4]
 800b21e:	4b14      	ldr	r3, [pc, #80]	; (800b270 <vPortFree+0xb8>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	4013      	ands	r3, r2
 800b224:	2b00      	cmp	r3, #0
 800b226:	d01e      	beq.n	800b266 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d11a      	bne.n	800b266 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	685a      	ldr	r2, [r3, #4]
 800b234:	4b0e      	ldr	r3, [pc, #56]	; (800b270 <vPortFree+0xb8>)
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	43db      	mvns	r3, r3
 800b23a:	401a      	ands	r2, r3
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b240:	f7fd ffee 	bl	8009220 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	685a      	ldr	r2, [r3, #4]
 800b248:	4b0a      	ldr	r3, [pc, #40]	; (800b274 <vPortFree+0xbc>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	4413      	add	r3, r2
 800b24e:	4a09      	ldr	r2, [pc, #36]	; (800b274 <vPortFree+0xbc>)
 800b250:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b252:	6938      	ldr	r0, [r7, #16]
 800b254:	f000 f880 	bl	800b358 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b258:	4b07      	ldr	r3, [pc, #28]	; (800b278 <vPortFree+0xc0>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	3301      	adds	r3, #1
 800b25e:	4a06      	ldr	r2, [pc, #24]	; (800b278 <vPortFree+0xc0>)
 800b260:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b262:	f7fd ffeb 	bl	800923c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b266:	bf00      	nop
 800b268:	3718      	adds	r7, #24
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	bf00      	nop
 800b270:	20004c54 	.word	0x20004c54
 800b274:	20004c44 	.word	0x20004c44
 800b278:	20004c50 	.word	0x20004c50

0800b27c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800b27c:	b480      	push	{r7}
 800b27e:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800b280:	4b03      	ldr	r3, [pc, #12]	; (800b290 <xPortGetFreeHeapSize+0x14>)
 800b282:	681b      	ldr	r3, [r3, #0]
}
 800b284:	4618      	mov	r0, r3
 800b286:	46bd      	mov	sp, r7
 800b288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28c:	4770      	bx	lr
 800b28e:	bf00      	nop
 800b290:	20004c44 	.word	0x20004c44

0800b294 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b294:	b480      	push	{r7}
 800b296:	b085      	sub	sp, #20
 800b298:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b29a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b29e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b2a0:	4b27      	ldr	r3, [pc, #156]	; (800b340 <prvHeapInit+0xac>)
 800b2a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f003 0307 	and.w	r3, r3, #7
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d00c      	beq.n	800b2c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	3307      	adds	r3, #7
 800b2b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f023 0307 	bic.w	r3, r3, #7
 800b2ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b2bc:	68ba      	ldr	r2, [r7, #8]
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	1ad3      	subs	r3, r2, r3
 800b2c2:	4a1f      	ldr	r2, [pc, #124]	; (800b340 <prvHeapInit+0xac>)
 800b2c4:	4413      	add	r3, r2
 800b2c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b2cc:	4a1d      	ldr	r2, [pc, #116]	; (800b344 <prvHeapInit+0xb0>)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b2d2:	4b1c      	ldr	r3, [pc, #112]	; (800b344 <prvHeapInit+0xb0>)
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	68ba      	ldr	r2, [r7, #8]
 800b2dc:	4413      	add	r3, r2
 800b2de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b2e0:	2208      	movs	r2, #8
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	1a9b      	subs	r3, r3, r2
 800b2e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f023 0307 	bic.w	r3, r3, #7
 800b2ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	4a15      	ldr	r2, [pc, #84]	; (800b348 <prvHeapInit+0xb4>)
 800b2f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b2f6:	4b14      	ldr	r3, [pc, #80]	; (800b348 <prvHeapInit+0xb4>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b2fe:	4b12      	ldr	r3, [pc, #72]	; (800b348 <prvHeapInit+0xb4>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	2200      	movs	r2, #0
 800b304:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	68fa      	ldr	r2, [r7, #12]
 800b30e:	1ad2      	subs	r2, r2, r3
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b314:	4b0c      	ldr	r3, [pc, #48]	; (800b348 <prvHeapInit+0xb4>)
 800b316:	681a      	ldr	r2, [r3, #0]
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	4a0a      	ldr	r2, [pc, #40]	; (800b34c <prvHeapInit+0xb8>)
 800b322:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	4a09      	ldr	r2, [pc, #36]	; (800b350 <prvHeapInit+0xbc>)
 800b32a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b32c:	4b09      	ldr	r3, [pc, #36]	; (800b354 <prvHeapInit+0xc0>)
 800b32e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b332:	601a      	str	r2, [r3, #0]
}
 800b334:	bf00      	nop
 800b336:	3714      	adds	r7, #20
 800b338:	46bd      	mov	sp, r7
 800b33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33e:	4770      	bx	lr
 800b340:	20001038 	.word	0x20001038
 800b344:	20004c38 	.word	0x20004c38
 800b348:	20004c40 	.word	0x20004c40
 800b34c:	20004c48 	.word	0x20004c48
 800b350:	20004c44 	.word	0x20004c44
 800b354:	20004c54 	.word	0x20004c54

0800b358 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b360:	4b28      	ldr	r3, [pc, #160]	; (800b404 <prvInsertBlockIntoFreeList+0xac>)
 800b362:	60fb      	str	r3, [r7, #12]
 800b364:	e002      	b.n	800b36c <prvInsertBlockIntoFreeList+0x14>
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	60fb      	str	r3, [r7, #12]
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	687a      	ldr	r2, [r7, #4]
 800b372:	429a      	cmp	r2, r3
 800b374:	d8f7      	bhi.n	800b366 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	68ba      	ldr	r2, [r7, #8]
 800b380:	4413      	add	r3, r2
 800b382:	687a      	ldr	r2, [r7, #4]
 800b384:	429a      	cmp	r2, r3
 800b386:	d108      	bne.n	800b39a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	685a      	ldr	r2, [r3, #4]
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	441a      	add	r2, r3
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	68ba      	ldr	r2, [r7, #8]
 800b3a4:	441a      	add	r2, r3
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d118      	bne.n	800b3e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	4b15      	ldr	r3, [pc, #84]	; (800b408 <prvInsertBlockIntoFreeList+0xb0>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d00d      	beq.n	800b3d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	685a      	ldr	r2, [r3, #4]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	441a      	add	r2, r3
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	681a      	ldr	r2, [r3, #0]
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	601a      	str	r2, [r3, #0]
 800b3d4:	e008      	b.n	800b3e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b3d6:	4b0c      	ldr	r3, [pc, #48]	; (800b408 <prvInsertBlockIntoFreeList+0xb0>)
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	601a      	str	r2, [r3, #0]
 800b3de:	e003      	b.n	800b3e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681a      	ldr	r2, [r3, #0]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b3e8:	68fa      	ldr	r2, [r7, #12]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d002      	beq.n	800b3f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	687a      	ldr	r2, [r7, #4]
 800b3f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3f6:	bf00      	nop
 800b3f8:	3714      	adds	r7, #20
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b400:	4770      	bx	lr
 800b402:	bf00      	nop
 800b404:	20004c38 	.word	0x20004c38
 800b408:	20004c40 	.word	0x20004c40

0800b40c <__errno>:
 800b40c:	4b01      	ldr	r3, [pc, #4]	; (800b414 <__errno+0x8>)
 800b40e:	6818      	ldr	r0, [r3, #0]
 800b410:	4770      	bx	lr
 800b412:	bf00      	nop
 800b414:	20000010 	.word	0x20000010

0800b418 <__libc_init_array>:
 800b418:	b570      	push	{r4, r5, r6, lr}
 800b41a:	4d0d      	ldr	r5, [pc, #52]	; (800b450 <__libc_init_array+0x38>)
 800b41c:	4c0d      	ldr	r4, [pc, #52]	; (800b454 <__libc_init_array+0x3c>)
 800b41e:	1b64      	subs	r4, r4, r5
 800b420:	10a4      	asrs	r4, r4, #2
 800b422:	2600      	movs	r6, #0
 800b424:	42a6      	cmp	r6, r4
 800b426:	d109      	bne.n	800b43c <__libc_init_array+0x24>
 800b428:	4d0b      	ldr	r5, [pc, #44]	; (800b458 <__libc_init_array+0x40>)
 800b42a:	4c0c      	ldr	r4, [pc, #48]	; (800b45c <__libc_init_array+0x44>)
 800b42c:	f002 ffae 	bl	800e38c <_init>
 800b430:	1b64      	subs	r4, r4, r5
 800b432:	10a4      	asrs	r4, r4, #2
 800b434:	2600      	movs	r6, #0
 800b436:	42a6      	cmp	r6, r4
 800b438:	d105      	bne.n	800b446 <__libc_init_array+0x2e>
 800b43a:	bd70      	pop	{r4, r5, r6, pc}
 800b43c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b440:	4798      	blx	r3
 800b442:	3601      	adds	r6, #1
 800b444:	e7ee      	b.n	800b424 <__libc_init_array+0xc>
 800b446:	f855 3b04 	ldr.w	r3, [r5], #4
 800b44a:	4798      	blx	r3
 800b44c:	3601      	adds	r6, #1
 800b44e:	e7f2      	b.n	800b436 <__libc_init_array+0x1e>
 800b450:	0800ea34 	.word	0x0800ea34
 800b454:	0800ea34 	.word	0x0800ea34
 800b458:	0800ea34 	.word	0x0800ea34
 800b45c:	0800ea38 	.word	0x0800ea38

0800b460 <memcpy>:
 800b460:	440a      	add	r2, r1
 800b462:	4291      	cmp	r1, r2
 800b464:	f100 33ff 	add.w	r3, r0, #4294967295
 800b468:	d100      	bne.n	800b46c <memcpy+0xc>
 800b46a:	4770      	bx	lr
 800b46c:	b510      	push	{r4, lr}
 800b46e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b472:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b476:	4291      	cmp	r1, r2
 800b478:	d1f9      	bne.n	800b46e <memcpy+0xe>
 800b47a:	bd10      	pop	{r4, pc}

0800b47c <memset>:
 800b47c:	4402      	add	r2, r0
 800b47e:	4603      	mov	r3, r0
 800b480:	4293      	cmp	r3, r2
 800b482:	d100      	bne.n	800b486 <memset+0xa>
 800b484:	4770      	bx	lr
 800b486:	f803 1b01 	strb.w	r1, [r3], #1
 800b48a:	e7f9      	b.n	800b480 <memset+0x4>

0800b48c <__cvt>:
 800b48c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b490:	ec55 4b10 	vmov	r4, r5, d0
 800b494:	2d00      	cmp	r5, #0
 800b496:	460e      	mov	r6, r1
 800b498:	4619      	mov	r1, r3
 800b49a:	462b      	mov	r3, r5
 800b49c:	bfbb      	ittet	lt
 800b49e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b4a2:	461d      	movlt	r5, r3
 800b4a4:	2300      	movge	r3, #0
 800b4a6:	232d      	movlt	r3, #45	; 0x2d
 800b4a8:	700b      	strb	r3, [r1, #0]
 800b4aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b4b0:	4691      	mov	r9, r2
 800b4b2:	f023 0820 	bic.w	r8, r3, #32
 800b4b6:	bfbc      	itt	lt
 800b4b8:	4622      	movlt	r2, r4
 800b4ba:	4614      	movlt	r4, r2
 800b4bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b4c0:	d005      	beq.n	800b4ce <__cvt+0x42>
 800b4c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b4c6:	d100      	bne.n	800b4ca <__cvt+0x3e>
 800b4c8:	3601      	adds	r6, #1
 800b4ca:	2102      	movs	r1, #2
 800b4cc:	e000      	b.n	800b4d0 <__cvt+0x44>
 800b4ce:	2103      	movs	r1, #3
 800b4d0:	ab03      	add	r3, sp, #12
 800b4d2:	9301      	str	r3, [sp, #4]
 800b4d4:	ab02      	add	r3, sp, #8
 800b4d6:	9300      	str	r3, [sp, #0]
 800b4d8:	ec45 4b10 	vmov	d0, r4, r5
 800b4dc:	4653      	mov	r3, sl
 800b4de:	4632      	mov	r2, r6
 800b4e0:	f000 fe56 	bl	800c190 <_dtoa_r>
 800b4e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b4e8:	4607      	mov	r7, r0
 800b4ea:	d102      	bne.n	800b4f2 <__cvt+0x66>
 800b4ec:	f019 0f01 	tst.w	r9, #1
 800b4f0:	d022      	beq.n	800b538 <__cvt+0xac>
 800b4f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b4f6:	eb07 0906 	add.w	r9, r7, r6
 800b4fa:	d110      	bne.n	800b51e <__cvt+0x92>
 800b4fc:	783b      	ldrb	r3, [r7, #0]
 800b4fe:	2b30      	cmp	r3, #48	; 0x30
 800b500:	d10a      	bne.n	800b518 <__cvt+0x8c>
 800b502:	2200      	movs	r2, #0
 800b504:	2300      	movs	r3, #0
 800b506:	4620      	mov	r0, r4
 800b508:	4629      	mov	r1, r5
 800b50a:	f7f5 faed 	bl	8000ae8 <__aeabi_dcmpeq>
 800b50e:	b918      	cbnz	r0, 800b518 <__cvt+0x8c>
 800b510:	f1c6 0601 	rsb	r6, r6, #1
 800b514:	f8ca 6000 	str.w	r6, [sl]
 800b518:	f8da 3000 	ldr.w	r3, [sl]
 800b51c:	4499      	add	r9, r3
 800b51e:	2200      	movs	r2, #0
 800b520:	2300      	movs	r3, #0
 800b522:	4620      	mov	r0, r4
 800b524:	4629      	mov	r1, r5
 800b526:	f7f5 fadf 	bl	8000ae8 <__aeabi_dcmpeq>
 800b52a:	b108      	cbz	r0, 800b530 <__cvt+0xa4>
 800b52c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b530:	2230      	movs	r2, #48	; 0x30
 800b532:	9b03      	ldr	r3, [sp, #12]
 800b534:	454b      	cmp	r3, r9
 800b536:	d307      	bcc.n	800b548 <__cvt+0xbc>
 800b538:	9b03      	ldr	r3, [sp, #12]
 800b53a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b53c:	1bdb      	subs	r3, r3, r7
 800b53e:	4638      	mov	r0, r7
 800b540:	6013      	str	r3, [r2, #0]
 800b542:	b004      	add	sp, #16
 800b544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b548:	1c59      	adds	r1, r3, #1
 800b54a:	9103      	str	r1, [sp, #12]
 800b54c:	701a      	strb	r2, [r3, #0]
 800b54e:	e7f0      	b.n	800b532 <__cvt+0xa6>

0800b550 <__exponent>:
 800b550:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b552:	4603      	mov	r3, r0
 800b554:	2900      	cmp	r1, #0
 800b556:	bfb8      	it	lt
 800b558:	4249      	neglt	r1, r1
 800b55a:	f803 2b02 	strb.w	r2, [r3], #2
 800b55e:	bfb4      	ite	lt
 800b560:	222d      	movlt	r2, #45	; 0x2d
 800b562:	222b      	movge	r2, #43	; 0x2b
 800b564:	2909      	cmp	r1, #9
 800b566:	7042      	strb	r2, [r0, #1]
 800b568:	dd2a      	ble.n	800b5c0 <__exponent+0x70>
 800b56a:	f10d 0407 	add.w	r4, sp, #7
 800b56e:	46a4      	mov	ip, r4
 800b570:	270a      	movs	r7, #10
 800b572:	46a6      	mov	lr, r4
 800b574:	460a      	mov	r2, r1
 800b576:	fb91 f6f7 	sdiv	r6, r1, r7
 800b57a:	fb07 1516 	mls	r5, r7, r6, r1
 800b57e:	3530      	adds	r5, #48	; 0x30
 800b580:	2a63      	cmp	r2, #99	; 0x63
 800b582:	f104 34ff 	add.w	r4, r4, #4294967295
 800b586:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b58a:	4631      	mov	r1, r6
 800b58c:	dcf1      	bgt.n	800b572 <__exponent+0x22>
 800b58e:	3130      	adds	r1, #48	; 0x30
 800b590:	f1ae 0502 	sub.w	r5, lr, #2
 800b594:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b598:	1c44      	adds	r4, r0, #1
 800b59a:	4629      	mov	r1, r5
 800b59c:	4561      	cmp	r1, ip
 800b59e:	d30a      	bcc.n	800b5b6 <__exponent+0x66>
 800b5a0:	f10d 0209 	add.w	r2, sp, #9
 800b5a4:	eba2 020e 	sub.w	r2, r2, lr
 800b5a8:	4565      	cmp	r5, ip
 800b5aa:	bf88      	it	hi
 800b5ac:	2200      	movhi	r2, #0
 800b5ae:	4413      	add	r3, r2
 800b5b0:	1a18      	subs	r0, r3, r0
 800b5b2:	b003      	add	sp, #12
 800b5b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b5be:	e7ed      	b.n	800b59c <__exponent+0x4c>
 800b5c0:	2330      	movs	r3, #48	; 0x30
 800b5c2:	3130      	adds	r1, #48	; 0x30
 800b5c4:	7083      	strb	r3, [r0, #2]
 800b5c6:	70c1      	strb	r1, [r0, #3]
 800b5c8:	1d03      	adds	r3, r0, #4
 800b5ca:	e7f1      	b.n	800b5b0 <__exponent+0x60>

0800b5cc <_printf_float>:
 800b5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5d0:	ed2d 8b02 	vpush	{d8}
 800b5d4:	b08d      	sub	sp, #52	; 0x34
 800b5d6:	460c      	mov	r4, r1
 800b5d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b5dc:	4616      	mov	r6, r2
 800b5de:	461f      	mov	r7, r3
 800b5e0:	4605      	mov	r5, r0
 800b5e2:	f001 fd7b 	bl	800d0dc <_localeconv_r>
 800b5e6:	f8d0 a000 	ldr.w	sl, [r0]
 800b5ea:	4650      	mov	r0, sl
 800b5ec:	f7f4 fe00 	bl	80001f0 <strlen>
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	930a      	str	r3, [sp, #40]	; 0x28
 800b5f4:	6823      	ldr	r3, [r4, #0]
 800b5f6:	9305      	str	r3, [sp, #20]
 800b5f8:	f8d8 3000 	ldr.w	r3, [r8]
 800b5fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b600:	3307      	adds	r3, #7
 800b602:	f023 0307 	bic.w	r3, r3, #7
 800b606:	f103 0208 	add.w	r2, r3, #8
 800b60a:	f8c8 2000 	str.w	r2, [r8]
 800b60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b612:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b616:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b61a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b61e:	9307      	str	r3, [sp, #28]
 800b620:	f8cd 8018 	str.w	r8, [sp, #24]
 800b624:	ee08 0a10 	vmov	s16, r0
 800b628:	4b9f      	ldr	r3, [pc, #636]	; (800b8a8 <_printf_float+0x2dc>)
 800b62a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b62e:	f04f 32ff 	mov.w	r2, #4294967295
 800b632:	f7f5 fa8b 	bl	8000b4c <__aeabi_dcmpun>
 800b636:	bb88      	cbnz	r0, 800b69c <_printf_float+0xd0>
 800b638:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b63c:	4b9a      	ldr	r3, [pc, #616]	; (800b8a8 <_printf_float+0x2dc>)
 800b63e:	f04f 32ff 	mov.w	r2, #4294967295
 800b642:	f7f5 fa65 	bl	8000b10 <__aeabi_dcmple>
 800b646:	bb48      	cbnz	r0, 800b69c <_printf_float+0xd0>
 800b648:	2200      	movs	r2, #0
 800b64a:	2300      	movs	r3, #0
 800b64c:	4640      	mov	r0, r8
 800b64e:	4649      	mov	r1, r9
 800b650:	f7f5 fa54 	bl	8000afc <__aeabi_dcmplt>
 800b654:	b110      	cbz	r0, 800b65c <_printf_float+0x90>
 800b656:	232d      	movs	r3, #45	; 0x2d
 800b658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b65c:	4b93      	ldr	r3, [pc, #588]	; (800b8ac <_printf_float+0x2e0>)
 800b65e:	4894      	ldr	r0, [pc, #592]	; (800b8b0 <_printf_float+0x2e4>)
 800b660:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b664:	bf94      	ite	ls
 800b666:	4698      	movls	r8, r3
 800b668:	4680      	movhi	r8, r0
 800b66a:	2303      	movs	r3, #3
 800b66c:	6123      	str	r3, [r4, #16]
 800b66e:	9b05      	ldr	r3, [sp, #20]
 800b670:	f023 0204 	bic.w	r2, r3, #4
 800b674:	6022      	str	r2, [r4, #0]
 800b676:	f04f 0900 	mov.w	r9, #0
 800b67a:	9700      	str	r7, [sp, #0]
 800b67c:	4633      	mov	r3, r6
 800b67e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b680:	4621      	mov	r1, r4
 800b682:	4628      	mov	r0, r5
 800b684:	f000 f9d8 	bl	800ba38 <_printf_common>
 800b688:	3001      	adds	r0, #1
 800b68a:	f040 8090 	bne.w	800b7ae <_printf_float+0x1e2>
 800b68e:	f04f 30ff 	mov.w	r0, #4294967295
 800b692:	b00d      	add	sp, #52	; 0x34
 800b694:	ecbd 8b02 	vpop	{d8}
 800b698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b69c:	4642      	mov	r2, r8
 800b69e:	464b      	mov	r3, r9
 800b6a0:	4640      	mov	r0, r8
 800b6a2:	4649      	mov	r1, r9
 800b6a4:	f7f5 fa52 	bl	8000b4c <__aeabi_dcmpun>
 800b6a8:	b140      	cbz	r0, 800b6bc <_printf_float+0xf0>
 800b6aa:	464b      	mov	r3, r9
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	bfbc      	itt	lt
 800b6b0:	232d      	movlt	r3, #45	; 0x2d
 800b6b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b6b6:	487f      	ldr	r0, [pc, #508]	; (800b8b4 <_printf_float+0x2e8>)
 800b6b8:	4b7f      	ldr	r3, [pc, #508]	; (800b8b8 <_printf_float+0x2ec>)
 800b6ba:	e7d1      	b.n	800b660 <_printf_float+0x94>
 800b6bc:	6863      	ldr	r3, [r4, #4]
 800b6be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b6c2:	9206      	str	r2, [sp, #24]
 800b6c4:	1c5a      	adds	r2, r3, #1
 800b6c6:	d13f      	bne.n	800b748 <_printf_float+0x17c>
 800b6c8:	2306      	movs	r3, #6
 800b6ca:	6063      	str	r3, [r4, #4]
 800b6cc:	9b05      	ldr	r3, [sp, #20]
 800b6ce:	6861      	ldr	r1, [r4, #4]
 800b6d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	9303      	str	r3, [sp, #12]
 800b6d8:	ab0a      	add	r3, sp, #40	; 0x28
 800b6da:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b6de:	ab09      	add	r3, sp, #36	; 0x24
 800b6e0:	ec49 8b10 	vmov	d0, r8, r9
 800b6e4:	9300      	str	r3, [sp, #0]
 800b6e6:	6022      	str	r2, [r4, #0]
 800b6e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	f7ff fecd 	bl	800b48c <__cvt>
 800b6f2:	9b06      	ldr	r3, [sp, #24]
 800b6f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6f6:	2b47      	cmp	r3, #71	; 0x47
 800b6f8:	4680      	mov	r8, r0
 800b6fa:	d108      	bne.n	800b70e <_printf_float+0x142>
 800b6fc:	1cc8      	adds	r0, r1, #3
 800b6fe:	db02      	blt.n	800b706 <_printf_float+0x13a>
 800b700:	6863      	ldr	r3, [r4, #4]
 800b702:	4299      	cmp	r1, r3
 800b704:	dd41      	ble.n	800b78a <_printf_float+0x1be>
 800b706:	f1ab 0b02 	sub.w	fp, fp, #2
 800b70a:	fa5f fb8b 	uxtb.w	fp, fp
 800b70e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b712:	d820      	bhi.n	800b756 <_printf_float+0x18a>
 800b714:	3901      	subs	r1, #1
 800b716:	465a      	mov	r2, fp
 800b718:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b71c:	9109      	str	r1, [sp, #36]	; 0x24
 800b71e:	f7ff ff17 	bl	800b550 <__exponent>
 800b722:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b724:	1813      	adds	r3, r2, r0
 800b726:	2a01      	cmp	r2, #1
 800b728:	4681      	mov	r9, r0
 800b72a:	6123      	str	r3, [r4, #16]
 800b72c:	dc02      	bgt.n	800b734 <_printf_float+0x168>
 800b72e:	6822      	ldr	r2, [r4, #0]
 800b730:	07d2      	lsls	r2, r2, #31
 800b732:	d501      	bpl.n	800b738 <_printf_float+0x16c>
 800b734:	3301      	adds	r3, #1
 800b736:	6123      	str	r3, [r4, #16]
 800b738:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d09c      	beq.n	800b67a <_printf_float+0xae>
 800b740:	232d      	movs	r3, #45	; 0x2d
 800b742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b746:	e798      	b.n	800b67a <_printf_float+0xae>
 800b748:	9a06      	ldr	r2, [sp, #24]
 800b74a:	2a47      	cmp	r2, #71	; 0x47
 800b74c:	d1be      	bne.n	800b6cc <_printf_float+0x100>
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d1bc      	bne.n	800b6cc <_printf_float+0x100>
 800b752:	2301      	movs	r3, #1
 800b754:	e7b9      	b.n	800b6ca <_printf_float+0xfe>
 800b756:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b75a:	d118      	bne.n	800b78e <_printf_float+0x1c2>
 800b75c:	2900      	cmp	r1, #0
 800b75e:	6863      	ldr	r3, [r4, #4]
 800b760:	dd0b      	ble.n	800b77a <_printf_float+0x1ae>
 800b762:	6121      	str	r1, [r4, #16]
 800b764:	b913      	cbnz	r3, 800b76c <_printf_float+0x1a0>
 800b766:	6822      	ldr	r2, [r4, #0]
 800b768:	07d0      	lsls	r0, r2, #31
 800b76a:	d502      	bpl.n	800b772 <_printf_float+0x1a6>
 800b76c:	3301      	adds	r3, #1
 800b76e:	440b      	add	r3, r1
 800b770:	6123      	str	r3, [r4, #16]
 800b772:	65a1      	str	r1, [r4, #88]	; 0x58
 800b774:	f04f 0900 	mov.w	r9, #0
 800b778:	e7de      	b.n	800b738 <_printf_float+0x16c>
 800b77a:	b913      	cbnz	r3, 800b782 <_printf_float+0x1b6>
 800b77c:	6822      	ldr	r2, [r4, #0]
 800b77e:	07d2      	lsls	r2, r2, #31
 800b780:	d501      	bpl.n	800b786 <_printf_float+0x1ba>
 800b782:	3302      	adds	r3, #2
 800b784:	e7f4      	b.n	800b770 <_printf_float+0x1a4>
 800b786:	2301      	movs	r3, #1
 800b788:	e7f2      	b.n	800b770 <_printf_float+0x1a4>
 800b78a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b78e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b790:	4299      	cmp	r1, r3
 800b792:	db05      	blt.n	800b7a0 <_printf_float+0x1d4>
 800b794:	6823      	ldr	r3, [r4, #0]
 800b796:	6121      	str	r1, [r4, #16]
 800b798:	07d8      	lsls	r0, r3, #31
 800b79a:	d5ea      	bpl.n	800b772 <_printf_float+0x1a6>
 800b79c:	1c4b      	adds	r3, r1, #1
 800b79e:	e7e7      	b.n	800b770 <_printf_float+0x1a4>
 800b7a0:	2900      	cmp	r1, #0
 800b7a2:	bfd4      	ite	le
 800b7a4:	f1c1 0202 	rsble	r2, r1, #2
 800b7a8:	2201      	movgt	r2, #1
 800b7aa:	4413      	add	r3, r2
 800b7ac:	e7e0      	b.n	800b770 <_printf_float+0x1a4>
 800b7ae:	6823      	ldr	r3, [r4, #0]
 800b7b0:	055a      	lsls	r2, r3, #21
 800b7b2:	d407      	bmi.n	800b7c4 <_printf_float+0x1f8>
 800b7b4:	6923      	ldr	r3, [r4, #16]
 800b7b6:	4642      	mov	r2, r8
 800b7b8:	4631      	mov	r1, r6
 800b7ba:	4628      	mov	r0, r5
 800b7bc:	47b8      	blx	r7
 800b7be:	3001      	adds	r0, #1
 800b7c0:	d12c      	bne.n	800b81c <_printf_float+0x250>
 800b7c2:	e764      	b.n	800b68e <_printf_float+0xc2>
 800b7c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b7c8:	f240 80e0 	bls.w	800b98c <_printf_float+0x3c0>
 800b7cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	f7f5 f988 	bl	8000ae8 <__aeabi_dcmpeq>
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	d034      	beq.n	800b846 <_printf_float+0x27a>
 800b7dc:	4a37      	ldr	r2, [pc, #220]	; (800b8bc <_printf_float+0x2f0>)
 800b7de:	2301      	movs	r3, #1
 800b7e0:	4631      	mov	r1, r6
 800b7e2:	4628      	mov	r0, r5
 800b7e4:	47b8      	blx	r7
 800b7e6:	3001      	adds	r0, #1
 800b7e8:	f43f af51 	beq.w	800b68e <_printf_float+0xc2>
 800b7ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	db02      	blt.n	800b7fa <_printf_float+0x22e>
 800b7f4:	6823      	ldr	r3, [r4, #0]
 800b7f6:	07d8      	lsls	r0, r3, #31
 800b7f8:	d510      	bpl.n	800b81c <_printf_float+0x250>
 800b7fa:	ee18 3a10 	vmov	r3, s16
 800b7fe:	4652      	mov	r2, sl
 800b800:	4631      	mov	r1, r6
 800b802:	4628      	mov	r0, r5
 800b804:	47b8      	blx	r7
 800b806:	3001      	adds	r0, #1
 800b808:	f43f af41 	beq.w	800b68e <_printf_float+0xc2>
 800b80c:	f04f 0800 	mov.w	r8, #0
 800b810:	f104 091a 	add.w	r9, r4, #26
 800b814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b816:	3b01      	subs	r3, #1
 800b818:	4543      	cmp	r3, r8
 800b81a:	dc09      	bgt.n	800b830 <_printf_float+0x264>
 800b81c:	6823      	ldr	r3, [r4, #0]
 800b81e:	079b      	lsls	r3, r3, #30
 800b820:	f100 8105 	bmi.w	800ba2e <_printf_float+0x462>
 800b824:	68e0      	ldr	r0, [r4, #12]
 800b826:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b828:	4298      	cmp	r0, r3
 800b82a:	bfb8      	it	lt
 800b82c:	4618      	movlt	r0, r3
 800b82e:	e730      	b.n	800b692 <_printf_float+0xc6>
 800b830:	2301      	movs	r3, #1
 800b832:	464a      	mov	r2, r9
 800b834:	4631      	mov	r1, r6
 800b836:	4628      	mov	r0, r5
 800b838:	47b8      	blx	r7
 800b83a:	3001      	adds	r0, #1
 800b83c:	f43f af27 	beq.w	800b68e <_printf_float+0xc2>
 800b840:	f108 0801 	add.w	r8, r8, #1
 800b844:	e7e6      	b.n	800b814 <_printf_float+0x248>
 800b846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b848:	2b00      	cmp	r3, #0
 800b84a:	dc39      	bgt.n	800b8c0 <_printf_float+0x2f4>
 800b84c:	4a1b      	ldr	r2, [pc, #108]	; (800b8bc <_printf_float+0x2f0>)
 800b84e:	2301      	movs	r3, #1
 800b850:	4631      	mov	r1, r6
 800b852:	4628      	mov	r0, r5
 800b854:	47b8      	blx	r7
 800b856:	3001      	adds	r0, #1
 800b858:	f43f af19 	beq.w	800b68e <_printf_float+0xc2>
 800b85c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b860:	4313      	orrs	r3, r2
 800b862:	d102      	bne.n	800b86a <_printf_float+0x29e>
 800b864:	6823      	ldr	r3, [r4, #0]
 800b866:	07d9      	lsls	r1, r3, #31
 800b868:	d5d8      	bpl.n	800b81c <_printf_float+0x250>
 800b86a:	ee18 3a10 	vmov	r3, s16
 800b86e:	4652      	mov	r2, sl
 800b870:	4631      	mov	r1, r6
 800b872:	4628      	mov	r0, r5
 800b874:	47b8      	blx	r7
 800b876:	3001      	adds	r0, #1
 800b878:	f43f af09 	beq.w	800b68e <_printf_float+0xc2>
 800b87c:	f04f 0900 	mov.w	r9, #0
 800b880:	f104 0a1a 	add.w	sl, r4, #26
 800b884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b886:	425b      	negs	r3, r3
 800b888:	454b      	cmp	r3, r9
 800b88a:	dc01      	bgt.n	800b890 <_printf_float+0x2c4>
 800b88c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b88e:	e792      	b.n	800b7b6 <_printf_float+0x1ea>
 800b890:	2301      	movs	r3, #1
 800b892:	4652      	mov	r2, sl
 800b894:	4631      	mov	r1, r6
 800b896:	4628      	mov	r0, r5
 800b898:	47b8      	blx	r7
 800b89a:	3001      	adds	r0, #1
 800b89c:	f43f aef7 	beq.w	800b68e <_printf_float+0xc2>
 800b8a0:	f109 0901 	add.w	r9, r9, #1
 800b8a4:	e7ee      	b.n	800b884 <_printf_float+0x2b8>
 800b8a6:	bf00      	nop
 800b8a8:	7fefffff 	.word	0x7fefffff
 800b8ac:	0800e658 	.word	0x0800e658
 800b8b0:	0800e65c 	.word	0x0800e65c
 800b8b4:	0800e664 	.word	0x0800e664
 800b8b8:	0800e660 	.word	0x0800e660
 800b8bc:	0800e668 	.word	0x0800e668
 800b8c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b8c4:	429a      	cmp	r2, r3
 800b8c6:	bfa8      	it	ge
 800b8c8:	461a      	movge	r2, r3
 800b8ca:	2a00      	cmp	r2, #0
 800b8cc:	4691      	mov	r9, r2
 800b8ce:	dc37      	bgt.n	800b940 <_printf_float+0x374>
 800b8d0:	f04f 0b00 	mov.w	fp, #0
 800b8d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b8d8:	f104 021a 	add.w	r2, r4, #26
 800b8dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b8de:	9305      	str	r3, [sp, #20]
 800b8e0:	eba3 0309 	sub.w	r3, r3, r9
 800b8e4:	455b      	cmp	r3, fp
 800b8e6:	dc33      	bgt.n	800b950 <_printf_float+0x384>
 800b8e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b8ec:	429a      	cmp	r2, r3
 800b8ee:	db3b      	blt.n	800b968 <_printf_float+0x39c>
 800b8f0:	6823      	ldr	r3, [r4, #0]
 800b8f2:	07da      	lsls	r2, r3, #31
 800b8f4:	d438      	bmi.n	800b968 <_printf_float+0x39c>
 800b8f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8f8:	9a05      	ldr	r2, [sp, #20]
 800b8fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8fc:	1a9a      	subs	r2, r3, r2
 800b8fe:	eba3 0901 	sub.w	r9, r3, r1
 800b902:	4591      	cmp	r9, r2
 800b904:	bfa8      	it	ge
 800b906:	4691      	movge	r9, r2
 800b908:	f1b9 0f00 	cmp.w	r9, #0
 800b90c:	dc35      	bgt.n	800b97a <_printf_float+0x3ae>
 800b90e:	f04f 0800 	mov.w	r8, #0
 800b912:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b916:	f104 0a1a 	add.w	sl, r4, #26
 800b91a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b91e:	1a9b      	subs	r3, r3, r2
 800b920:	eba3 0309 	sub.w	r3, r3, r9
 800b924:	4543      	cmp	r3, r8
 800b926:	f77f af79 	ble.w	800b81c <_printf_float+0x250>
 800b92a:	2301      	movs	r3, #1
 800b92c:	4652      	mov	r2, sl
 800b92e:	4631      	mov	r1, r6
 800b930:	4628      	mov	r0, r5
 800b932:	47b8      	blx	r7
 800b934:	3001      	adds	r0, #1
 800b936:	f43f aeaa 	beq.w	800b68e <_printf_float+0xc2>
 800b93a:	f108 0801 	add.w	r8, r8, #1
 800b93e:	e7ec      	b.n	800b91a <_printf_float+0x34e>
 800b940:	4613      	mov	r3, r2
 800b942:	4631      	mov	r1, r6
 800b944:	4642      	mov	r2, r8
 800b946:	4628      	mov	r0, r5
 800b948:	47b8      	blx	r7
 800b94a:	3001      	adds	r0, #1
 800b94c:	d1c0      	bne.n	800b8d0 <_printf_float+0x304>
 800b94e:	e69e      	b.n	800b68e <_printf_float+0xc2>
 800b950:	2301      	movs	r3, #1
 800b952:	4631      	mov	r1, r6
 800b954:	4628      	mov	r0, r5
 800b956:	9205      	str	r2, [sp, #20]
 800b958:	47b8      	blx	r7
 800b95a:	3001      	adds	r0, #1
 800b95c:	f43f ae97 	beq.w	800b68e <_printf_float+0xc2>
 800b960:	9a05      	ldr	r2, [sp, #20]
 800b962:	f10b 0b01 	add.w	fp, fp, #1
 800b966:	e7b9      	b.n	800b8dc <_printf_float+0x310>
 800b968:	ee18 3a10 	vmov	r3, s16
 800b96c:	4652      	mov	r2, sl
 800b96e:	4631      	mov	r1, r6
 800b970:	4628      	mov	r0, r5
 800b972:	47b8      	blx	r7
 800b974:	3001      	adds	r0, #1
 800b976:	d1be      	bne.n	800b8f6 <_printf_float+0x32a>
 800b978:	e689      	b.n	800b68e <_printf_float+0xc2>
 800b97a:	9a05      	ldr	r2, [sp, #20]
 800b97c:	464b      	mov	r3, r9
 800b97e:	4442      	add	r2, r8
 800b980:	4631      	mov	r1, r6
 800b982:	4628      	mov	r0, r5
 800b984:	47b8      	blx	r7
 800b986:	3001      	adds	r0, #1
 800b988:	d1c1      	bne.n	800b90e <_printf_float+0x342>
 800b98a:	e680      	b.n	800b68e <_printf_float+0xc2>
 800b98c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b98e:	2a01      	cmp	r2, #1
 800b990:	dc01      	bgt.n	800b996 <_printf_float+0x3ca>
 800b992:	07db      	lsls	r3, r3, #31
 800b994:	d538      	bpl.n	800ba08 <_printf_float+0x43c>
 800b996:	2301      	movs	r3, #1
 800b998:	4642      	mov	r2, r8
 800b99a:	4631      	mov	r1, r6
 800b99c:	4628      	mov	r0, r5
 800b99e:	47b8      	blx	r7
 800b9a0:	3001      	adds	r0, #1
 800b9a2:	f43f ae74 	beq.w	800b68e <_printf_float+0xc2>
 800b9a6:	ee18 3a10 	vmov	r3, s16
 800b9aa:	4652      	mov	r2, sl
 800b9ac:	4631      	mov	r1, r6
 800b9ae:	4628      	mov	r0, r5
 800b9b0:	47b8      	blx	r7
 800b9b2:	3001      	adds	r0, #1
 800b9b4:	f43f ae6b 	beq.w	800b68e <_printf_float+0xc2>
 800b9b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b9bc:	2200      	movs	r2, #0
 800b9be:	2300      	movs	r3, #0
 800b9c0:	f7f5 f892 	bl	8000ae8 <__aeabi_dcmpeq>
 800b9c4:	b9d8      	cbnz	r0, 800b9fe <_printf_float+0x432>
 800b9c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9c8:	f108 0201 	add.w	r2, r8, #1
 800b9cc:	3b01      	subs	r3, #1
 800b9ce:	4631      	mov	r1, r6
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	47b8      	blx	r7
 800b9d4:	3001      	adds	r0, #1
 800b9d6:	d10e      	bne.n	800b9f6 <_printf_float+0x42a>
 800b9d8:	e659      	b.n	800b68e <_printf_float+0xc2>
 800b9da:	2301      	movs	r3, #1
 800b9dc:	4652      	mov	r2, sl
 800b9de:	4631      	mov	r1, r6
 800b9e0:	4628      	mov	r0, r5
 800b9e2:	47b8      	blx	r7
 800b9e4:	3001      	adds	r0, #1
 800b9e6:	f43f ae52 	beq.w	800b68e <_printf_float+0xc2>
 800b9ea:	f108 0801 	add.w	r8, r8, #1
 800b9ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9f0:	3b01      	subs	r3, #1
 800b9f2:	4543      	cmp	r3, r8
 800b9f4:	dcf1      	bgt.n	800b9da <_printf_float+0x40e>
 800b9f6:	464b      	mov	r3, r9
 800b9f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b9fc:	e6dc      	b.n	800b7b8 <_printf_float+0x1ec>
 800b9fe:	f04f 0800 	mov.w	r8, #0
 800ba02:	f104 0a1a 	add.w	sl, r4, #26
 800ba06:	e7f2      	b.n	800b9ee <_printf_float+0x422>
 800ba08:	2301      	movs	r3, #1
 800ba0a:	4642      	mov	r2, r8
 800ba0c:	e7df      	b.n	800b9ce <_printf_float+0x402>
 800ba0e:	2301      	movs	r3, #1
 800ba10:	464a      	mov	r2, r9
 800ba12:	4631      	mov	r1, r6
 800ba14:	4628      	mov	r0, r5
 800ba16:	47b8      	blx	r7
 800ba18:	3001      	adds	r0, #1
 800ba1a:	f43f ae38 	beq.w	800b68e <_printf_float+0xc2>
 800ba1e:	f108 0801 	add.w	r8, r8, #1
 800ba22:	68e3      	ldr	r3, [r4, #12]
 800ba24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba26:	1a5b      	subs	r3, r3, r1
 800ba28:	4543      	cmp	r3, r8
 800ba2a:	dcf0      	bgt.n	800ba0e <_printf_float+0x442>
 800ba2c:	e6fa      	b.n	800b824 <_printf_float+0x258>
 800ba2e:	f04f 0800 	mov.w	r8, #0
 800ba32:	f104 0919 	add.w	r9, r4, #25
 800ba36:	e7f4      	b.n	800ba22 <_printf_float+0x456>

0800ba38 <_printf_common>:
 800ba38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba3c:	4616      	mov	r6, r2
 800ba3e:	4699      	mov	r9, r3
 800ba40:	688a      	ldr	r2, [r1, #8]
 800ba42:	690b      	ldr	r3, [r1, #16]
 800ba44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	bfb8      	it	lt
 800ba4c:	4613      	movlt	r3, r2
 800ba4e:	6033      	str	r3, [r6, #0]
 800ba50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ba54:	4607      	mov	r7, r0
 800ba56:	460c      	mov	r4, r1
 800ba58:	b10a      	cbz	r2, 800ba5e <_printf_common+0x26>
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	6033      	str	r3, [r6, #0]
 800ba5e:	6823      	ldr	r3, [r4, #0]
 800ba60:	0699      	lsls	r1, r3, #26
 800ba62:	bf42      	ittt	mi
 800ba64:	6833      	ldrmi	r3, [r6, #0]
 800ba66:	3302      	addmi	r3, #2
 800ba68:	6033      	strmi	r3, [r6, #0]
 800ba6a:	6825      	ldr	r5, [r4, #0]
 800ba6c:	f015 0506 	ands.w	r5, r5, #6
 800ba70:	d106      	bne.n	800ba80 <_printf_common+0x48>
 800ba72:	f104 0a19 	add.w	sl, r4, #25
 800ba76:	68e3      	ldr	r3, [r4, #12]
 800ba78:	6832      	ldr	r2, [r6, #0]
 800ba7a:	1a9b      	subs	r3, r3, r2
 800ba7c:	42ab      	cmp	r3, r5
 800ba7e:	dc26      	bgt.n	800bace <_printf_common+0x96>
 800ba80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ba84:	1e13      	subs	r3, r2, #0
 800ba86:	6822      	ldr	r2, [r4, #0]
 800ba88:	bf18      	it	ne
 800ba8a:	2301      	movne	r3, #1
 800ba8c:	0692      	lsls	r2, r2, #26
 800ba8e:	d42b      	bmi.n	800bae8 <_printf_common+0xb0>
 800ba90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ba94:	4649      	mov	r1, r9
 800ba96:	4638      	mov	r0, r7
 800ba98:	47c0      	blx	r8
 800ba9a:	3001      	adds	r0, #1
 800ba9c:	d01e      	beq.n	800badc <_printf_common+0xa4>
 800ba9e:	6823      	ldr	r3, [r4, #0]
 800baa0:	68e5      	ldr	r5, [r4, #12]
 800baa2:	6832      	ldr	r2, [r6, #0]
 800baa4:	f003 0306 	and.w	r3, r3, #6
 800baa8:	2b04      	cmp	r3, #4
 800baaa:	bf08      	it	eq
 800baac:	1aad      	subeq	r5, r5, r2
 800baae:	68a3      	ldr	r3, [r4, #8]
 800bab0:	6922      	ldr	r2, [r4, #16]
 800bab2:	bf0c      	ite	eq
 800bab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bab8:	2500      	movne	r5, #0
 800baba:	4293      	cmp	r3, r2
 800babc:	bfc4      	itt	gt
 800babe:	1a9b      	subgt	r3, r3, r2
 800bac0:	18ed      	addgt	r5, r5, r3
 800bac2:	2600      	movs	r6, #0
 800bac4:	341a      	adds	r4, #26
 800bac6:	42b5      	cmp	r5, r6
 800bac8:	d11a      	bne.n	800bb00 <_printf_common+0xc8>
 800baca:	2000      	movs	r0, #0
 800bacc:	e008      	b.n	800bae0 <_printf_common+0xa8>
 800bace:	2301      	movs	r3, #1
 800bad0:	4652      	mov	r2, sl
 800bad2:	4649      	mov	r1, r9
 800bad4:	4638      	mov	r0, r7
 800bad6:	47c0      	blx	r8
 800bad8:	3001      	adds	r0, #1
 800bada:	d103      	bne.n	800bae4 <_printf_common+0xac>
 800badc:	f04f 30ff 	mov.w	r0, #4294967295
 800bae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bae4:	3501      	adds	r5, #1
 800bae6:	e7c6      	b.n	800ba76 <_printf_common+0x3e>
 800bae8:	18e1      	adds	r1, r4, r3
 800baea:	1c5a      	adds	r2, r3, #1
 800baec:	2030      	movs	r0, #48	; 0x30
 800baee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800baf2:	4422      	add	r2, r4
 800baf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800baf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bafc:	3302      	adds	r3, #2
 800bafe:	e7c7      	b.n	800ba90 <_printf_common+0x58>
 800bb00:	2301      	movs	r3, #1
 800bb02:	4622      	mov	r2, r4
 800bb04:	4649      	mov	r1, r9
 800bb06:	4638      	mov	r0, r7
 800bb08:	47c0      	blx	r8
 800bb0a:	3001      	adds	r0, #1
 800bb0c:	d0e6      	beq.n	800badc <_printf_common+0xa4>
 800bb0e:	3601      	adds	r6, #1
 800bb10:	e7d9      	b.n	800bac6 <_printf_common+0x8e>
	...

0800bb14 <_printf_i>:
 800bb14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb18:	7e0f      	ldrb	r7, [r1, #24]
 800bb1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bb1c:	2f78      	cmp	r7, #120	; 0x78
 800bb1e:	4691      	mov	r9, r2
 800bb20:	4680      	mov	r8, r0
 800bb22:	460c      	mov	r4, r1
 800bb24:	469a      	mov	sl, r3
 800bb26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bb2a:	d807      	bhi.n	800bb3c <_printf_i+0x28>
 800bb2c:	2f62      	cmp	r7, #98	; 0x62
 800bb2e:	d80a      	bhi.n	800bb46 <_printf_i+0x32>
 800bb30:	2f00      	cmp	r7, #0
 800bb32:	f000 80d8 	beq.w	800bce6 <_printf_i+0x1d2>
 800bb36:	2f58      	cmp	r7, #88	; 0x58
 800bb38:	f000 80a3 	beq.w	800bc82 <_printf_i+0x16e>
 800bb3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bb40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bb44:	e03a      	b.n	800bbbc <_printf_i+0xa8>
 800bb46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bb4a:	2b15      	cmp	r3, #21
 800bb4c:	d8f6      	bhi.n	800bb3c <_printf_i+0x28>
 800bb4e:	a101      	add	r1, pc, #4	; (adr r1, 800bb54 <_printf_i+0x40>)
 800bb50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bb54:	0800bbad 	.word	0x0800bbad
 800bb58:	0800bbc1 	.word	0x0800bbc1
 800bb5c:	0800bb3d 	.word	0x0800bb3d
 800bb60:	0800bb3d 	.word	0x0800bb3d
 800bb64:	0800bb3d 	.word	0x0800bb3d
 800bb68:	0800bb3d 	.word	0x0800bb3d
 800bb6c:	0800bbc1 	.word	0x0800bbc1
 800bb70:	0800bb3d 	.word	0x0800bb3d
 800bb74:	0800bb3d 	.word	0x0800bb3d
 800bb78:	0800bb3d 	.word	0x0800bb3d
 800bb7c:	0800bb3d 	.word	0x0800bb3d
 800bb80:	0800bccd 	.word	0x0800bccd
 800bb84:	0800bbf1 	.word	0x0800bbf1
 800bb88:	0800bcaf 	.word	0x0800bcaf
 800bb8c:	0800bb3d 	.word	0x0800bb3d
 800bb90:	0800bb3d 	.word	0x0800bb3d
 800bb94:	0800bcef 	.word	0x0800bcef
 800bb98:	0800bb3d 	.word	0x0800bb3d
 800bb9c:	0800bbf1 	.word	0x0800bbf1
 800bba0:	0800bb3d 	.word	0x0800bb3d
 800bba4:	0800bb3d 	.word	0x0800bb3d
 800bba8:	0800bcb7 	.word	0x0800bcb7
 800bbac:	682b      	ldr	r3, [r5, #0]
 800bbae:	1d1a      	adds	r2, r3, #4
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	602a      	str	r2, [r5, #0]
 800bbb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bbb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	e0a3      	b.n	800bd08 <_printf_i+0x1f4>
 800bbc0:	6820      	ldr	r0, [r4, #0]
 800bbc2:	6829      	ldr	r1, [r5, #0]
 800bbc4:	0606      	lsls	r6, r0, #24
 800bbc6:	f101 0304 	add.w	r3, r1, #4
 800bbca:	d50a      	bpl.n	800bbe2 <_printf_i+0xce>
 800bbcc:	680e      	ldr	r6, [r1, #0]
 800bbce:	602b      	str	r3, [r5, #0]
 800bbd0:	2e00      	cmp	r6, #0
 800bbd2:	da03      	bge.n	800bbdc <_printf_i+0xc8>
 800bbd4:	232d      	movs	r3, #45	; 0x2d
 800bbd6:	4276      	negs	r6, r6
 800bbd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bbdc:	485e      	ldr	r0, [pc, #376]	; (800bd58 <_printf_i+0x244>)
 800bbde:	230a      	movs	r3, #10
 800bbe0:	e019      	b.n	800bc16 <_printf_i+0x102>
 800bbe2:	680e      	ldr	r6, [r1, #0]
 800bbe4:	602b      	str	r3, [r5, #0]
 800bbe6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bbea:	bf18      	it	ne
 800bbec:	b236      	sxthne	r6, r6
 800bbee:	e7ef      	b.n	800bbd0 <_printf_i+0xbc>
 800bbf0:	682b      	ldr	r3, [r5, #0]
 800bbf2:	6820      	ldr	r0, [r4, #0]
 800bbf4:	1d19      	adds	r1, r3, #4
 800bbf6:	6029      	str	r1, [r5, #0]
 800bbf8:	0601      	lsls	r1, r0, #24
 800bbfa:	d501      	bpl.n	800bc00 <_printf_i+0xec>
 800bbfc:	681e      	ldr	r6, [r3, #0]
 800bbfe:	e002      	b.n	800bc06 <_printf_i+0xf2>
 800bc00:	0646      	lsls	r6, r0, #25
 800bc02:	d5fb      	bpl.n	800bbfc <_printf_i+0xe8>
 800bc04:	881e      	ldrh	r6, [r3, #0]
 800bc06:	4854      	ldr	r0, [pc, #336]	; (800bd58 <_printf_i+0x244>)
 800bc08:	2f6f      	cmp	r7, #111	; 0x6f
 800bc0a:	bf0c      	ite	eq
 800bc0c:	2308      	moveq	r3, #8
 800bc0e:	230a      	movne	r3, #10
 800bc10:	2100      	movs	r1, #0
 800bc12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bc16:	6865      	ldr	r5, [r4, #4]
 800bc18:	60a5      	str	r5, [r4, #8]
 800bc1a:	2d00      	cmp	r5, #0
 800bc1c:	bfa2      	ittt	ge
 800bc1e:	6821      	ldrge	r1, [r4, #0]
 800bc20:	f021 0104 	bicge.w	r1, r1, #4
 800bc24:	6021      	strge	r1, [r4, #0]
 800bc26:	b90e      	cbnz	r6, 800bc2c <_printf_i+0x118>
 800bc28:	2d00      	cmp	r5, #0
 800bc2a:	d04d      	beq.n	800bcc8 <_printf_i+0x1b4>
 800bc2c:	4615      	mov	r5, r2
 800bc2e:	fbb6 f1f3 	udiv	r1, r6, r3
 800bc32:	fb03 6711 	mls	r7, r3, r1, r6
 800bc36:	5dc7      	ldrb	r7, [r0, r7]
 800bc38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bc3c:	4637      	mov	r7, r6
 800bc3e:	42bb      	cmp	r3, r7
 800bc40:	460e      	mov	r6, r1
 800bc42:	d9f4      	bls.n	800bc2e <_printf_i+0x11a>
 800bc44:	2b08      	cmp	r3, #8
 800bc46:	d10b      	bne.n	800bc60 <_printf_i+0x14c>
 800bc48:	6823      	ldr	r3, [r4, #0]
 800bc4a:	07de      	lsls	r6, r3, #31
 800bc4c:	d508      	bpl.n	800bc60 <_printf_i+0x14c>
 800bc4e:	6923      	ldr	r3, [r4, #16]
 800bc50:	6861      	ldr	r1, [r4, #4]
 800bc52:	4299      	cmp	r1, r3
 800bc54:	bfde      	ittt	le
 800bc56:	2330      	movle	r3, #48	; 0x30
 800bc58:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bc5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bc60:	1b52      	subs	r2, r2, r5
 800bc62:	6122      	str	r2, [r4, #16]
 800bc64:	f8cd a000 	str.w	sl, [sp]
 800bc68:	464b      	mov	r3, r9
 800bc6a:	aa03      	add	r2, sp, #12
 800bc6c:	4621      	mov	r1, r4
 800bc6e:	4640      	mov	r0, r8
 800bc70:	f7ff fee2 	bl	800ba38 <_printf_common>
 800bc74:	3001      	adds	r0, #1
 800bc76:	d14c      	bne.n	800bd12 <_printf_i+0x1fe>
 800bc78:	f04f 30ff 	mov.w	r0, #4294967295
 800bc7c:	b004      	add	sp, #16
 800bc7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc82:	4835      	ldr	r0, [pc, #212]	; (800bd58 <_printf_i+0x244>)
 800bc84:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bc88:	6829      	ldr	r1, [r5, #0]
 800bc8a:	6823      	ldr	r3, [r4, #0]
 800bc8c:	f851 6b04 	ldr.w	r6, [r1], #4
 800bc90:	6029      	str	r1, [r5, #0]
 800bc92:	061d      	lsls	r5, r3, #24
 800bc94:	d514      	bpl.n	800bcc0 <_printf_i+0x1ac>
 800bc96:	07df      	lsls	r7, r3, #31
 800bc98:	bf44      	itt	mi
 800bc9a:	f043 0320 	orrmi.w	r3, r3, #32
 800bc9e:	6023      	strmi	r3, [r4, #0]
 800bca0:	b91e      	cbnz	r6, 800bcaa <_printf_i+0x196>
 800bca2:	6823      	ldr	r3, [r4, #0]
 800bca4:	f023 0320 	bic.w	r3, r3, #32
 800bca8:	6023      	str	r3, [r4, #0]
 800bcaa:	2310      	movs	r3, #16
 800bcac:	e7b0      	b.n	800bc10 <_printf_i+0xfc>
 800bcae:	6823      	ldr	r3, [r4, #0]
 800bcb0:	f043 0320 	orr.w	r3, r3, #32
 800bcb4:	6023      	str	r3, [r4, #0]
 800bcb6:	2378      	movs	r3, #120	; 0x78
 800bcb8:	4828      	ldr	r0, [pc, #160]	; (800bd5c <_printf_i+0x248>)
 800bcba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bcbe:	e7e3      	b.n	800bc88 <_printf_i+0x174>
 800bcc0:	0659      	lsls	r1, r3, #25
 800bcc2:	bf48      	it	mi
 800bcc4:	b2b6      	uxthmi	r6, r6
 800bcc6:	e7e6      	b.n	800bc96 <_printf_i+0x182>
 800bcc8:	4615      	mov	r5, r2
 800bcca:	e7bb      	b.n	800bc44 <_printf_i+0x130>
 800bccc:	682b      	ldr	r3, [r5, #0]
 800bcce:	6826      	ldr	r6, [r4, #0]
 800bcd0:	6961      	ldr	r1, [r4, #20]
 800bcd2:	1d18      	adds	r0, r3, #4
 800bcd4:	6028      	str	r0, [r5, #0]
 800bcd6:	0635      	lsls	r5, r6, #24
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	d501      	bpl.n	800bce0 <_printf_i+0x1cc>
 800bcdc:	6019      	str	r1, [r3, #0]
 800bcde:	e002      	b.n	800bce6 <_printf_i+0x1d2>
 800bce0:	0670      	lsls	r0, r6, #25
 800bce2:	d5fb      	bpl.n	800bcdc <_printf_i+0x1c8>
 800bce4:	8019      	strh	r1, [r3, #0]
 800bce6:	2300      	movs	r3, #0
 800bce8:	6123      	str	r3, [r4, #16]
 800bcea:	4615      	mov	r5, r2
 800bcec:	e7ba      	b.n	800bc64 <_printf_i+0x150>
 800bcee:	682b      	ldr	r3, [r5, #0]
 800bcf0:	1d1a      	adds	r2, r3, #4
 800bcf2:	602a      	str	r2, [r5, #0]
 800bcf4:	681d      	ldr	r5, [r3, #0]
 800bcf6:	6862      	ldr	r2, [r4, #4]
 800bcf8:	2100      	movs	r1, #0
 800bcfa:	4628      	mov	r0, r5
 800bcfc:	f7f4 fa80 	bl	8000200 <memchr>
 800bd00:	b108      	cbz	r0, 800bd06 <_printf_i+0x1f2>
 800bd02:	1b40      	subs	r0, r0, r5
 800bd04:	6060      	str	r0, [r4, #4]
 800bd06:	6863      	ldr	r3, [r4, #4]
 800bd08:	6123      	str	r3, [r4, #16]
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd10:	e7a8      	b.n	800bc64 <_printf_i+0x150>
 800bd12:	6923      	ldr	r3, [r4, #16]
 800bd14:	462a      	mov	r2, r5
 800bd16:	4649      	mov	r1, r9
 800bd18:	4640      	mov	r0, r8
 800bd1a:	47d0      	blx	sl
 800bd1c:	3001      	adds	r0, #1
 800bd1e:	d0ab      	beq.n	800bc78 <_printf_i+0x164>
 800bd20:	6823      	ldr	r3, [r4, #0]
 800bd22:	079b      	lsls	r3, r3, #30
 800bd24:	d413      	bmi.n	800bd4e <_printf_i+0x23a>
 800bd26:	68e0      	ldr	r0, [r4, #12]
 800bd28:	9b03      	ldr	r3, [sp, #12]
 800bd2a:	4298      	cmp	r0, r3
 800bd2c:	bfb8      	it	lt
 800bd2e:	4618      	movlt	r0, r3
 800bd30:	e7a4      	b.n	800bc7c <_printf_i+0x168>
 800bd32:	2301      	movs	r3, #1
 800bd34:	4632      	mov	r2, r6
 800bd36:	4649      	mov	r1, r9
 800bd38:	4640      	mov	r0, r8
 800bd3a:	47d0      	blx	sl
 800bd3c:	3001      	adds	r0, #1
 800bd3e:	d09b      	beq.n	800bc78 <_printf_i+0x164>
 800bd40:	3501      	adds	r5, #1
 800bd42:	68e3      	ldr	r3, [r4, #12]
 800bd44:	9903      	ldr	r1, [sp, #12]
 800bd46:	1a5b      	subs	r3, r3, r1
 800bd48:	42ab      	cmp	r3, r5
 800bd4a:	dcf2      	bgt.n	800bd32 <_printf_i+0x21e>
 800bd4c:	e7eb      	b.n	800bd26 <_printf_i+0x212>
 800bd4e:	2500      	movs	r5, #0
 800bd50:	f104 0619 	add.w	r6, r4, #25
 800bd54:	e7f5      	b.n	800bd42 <_printf_i+0x22e>
 800bd56:	bf00      	nop
 800bd58:	0800e66a 	.word	0x0800e66a
 800bd5c:	0800e67b 	.word	0x0800e67b

0800bd60 <iprintf>:
 800bd60:	b40f      	push	{r0, r1, r2, r3}
 800bd62:	4b0a      	ldr	r3, [pc, #40]	; (800bd8c <iprintf+0x2c>)
 800bd64:	b513      	push	{r0, r1, r4, lr}
 800bd66:	681c      	ldr	r4, [r3, #0]
 800bd68:	b124      	cbz	r4, 800bd74 <iprintf+0x14>
 800bd6a:	69a3      	ldr	r3, [r4, #24]
 800bd6c:	b913      	cbnz	r3, 800bd74 <iprintf+0x14>
 800bd6e:	4620      	mov	r0, r4
 800bd70:	f001 f916 	bl	800cfa0 <__sinit>
 800bd74:	ab05      	add	r3, sp, #20
 800bd76:	9a04      	ldr	r2, [sp, #16]
 800bd78:	68a1      	ldr	r1, [r4, #8]
 800bd7a:	9301      	str	r3, [sp, #4]
 800bd7c:	4620      	mov	r0, r4
 800bd7e:	f002 f821 	bl	800ddc4 <_vfiprintf_r>
 800bd82:	b002      	add	sp, #8
 800bd84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd88:	b004      	add	sp, #16
 800bd8a:	4770      	bx	lr
 800bd8c:	20000010 	.word	0x20000010

0800bd90 <_puts_r>:
 800bd90:	b570      	push	{r4, r5, r6, lr}
 800bd92:	460e      	mov	r6, r1
 800bd94:	4605      	mov	r5, r0
 800bd96:	b118      	cbz	r0, 800bda0 <_puts_r+0x10>
 800bd98:	6983      	ldr	r3, [r0, #24]
 800bd9a:	b90b      	cbnz	r3, 800bda0 <_puts_r+0x10>
 800bd9c:	f001 f900 	bl	800cfa0 <__sinit>
 800bda0:	69ab      	ldr	r3, [r5, #24]
 800bda2:	68ac      	ldr	r4, [r5, #8]
 800bda4:	b913      	cbnz	r3, 800bdac <_puts_r+0x1c>
 800bda6:	4628      	mov	r0, r5
 800bda8:	f001 f8fa 	bl	800cfa0 <__sinit>
 800bdac:	4b2c      	ldr	r3, [pc, #176]	; (800be60 <_puts_r+0xd0>)
 800bdae:	429c      	cmp	r4, r3
 800bdb0:	d120      	bne.n	800bdf4 <_puts_r+0x64>
 800bdb2:	686c      	ldr	r4, [r5, #4]
 800bdb4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bdb6:	07db      	lsls	r3, r3, #31
 800bdb8:	d405      	bmi.n	800bdc6 <_puts_r+0x36>
 800bdba:	89a3      	ldrh	r3, [r4, #12]
 800bdbc:	0598      	lsls	r0, r3, #22
 800bdbe:	d402      	bmi.n	800bdc6 <_puts_r+0x36>
 800bdc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdc2:	f001 f990 	bl	800d0e6 <__retarget_lock_acquire_recursive>
 800bdc6:	89a3      	ldrh	r3, [r4, #12]
 800bdc8:	0719      	lsls	r1, r3, #28
 800bdca:	d51d      	bpl.n	800be08 <_puts_r+0x78>
 800bdcc:	6923      	ldr	r3, [r4, #16]
 800bdce:	b1db      	cbz	r3, 800be08 <_puts_r+0x78>
 800bdd0:	3e01      	subs	r6, #1
 800bdd2:	68a3      	ldr	r3, [r4, #8]
 800bdd4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bdd8:	3b01      	subs	r3, #1
 800bdda:	60a3      	str	r3, [r4, #8]
 800bddc:	bb39      	cbnz	r1, 800be2e <_puts_r+0x9e>
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	da38      	bge.n	800be54 <_puts_r+0xc4>
 800bde2:	4622      	mov	r2, r4
 800bde4:	210a      	movs	r1, #10
 800bde6:	4628      	mov	r0, r5
 800bde8:	f000 f884 	bl	800bef4 <__swbuf_r>
 800bdec:	3001      	adds	r0, #1
 800bdee:	d011      	beq.n	800be14 <_puts_r+0x84>
 800bdf0:	250a      	movs	r5, #10
 800bdf2:	e011      	b.n	800be18 <_puts_r+0x88>
 800bdf4:	4b1b      	ldr	r3, [pc, #108]	; (800be64 <_puts_r+0xd4>)
 800bdf6:	429c      	cmp	r4, r3
 800bdf8:	d101      	bne.n	800bdfe <_puts_r+0x6e>
 800bdfa:	68ac      	ldr	r4, [r5, #8]
 800bdfc:	e7da      	b.n	800bdb4 <_puts_r+0x24>
 800bdfe:	4b1a      	ldr	r3, [pc, #104]	; (800be68 <_puts_r+0xd8>)
 800be00:	429c      	cmp	r4, r3
 800be02:	bf08      	it	eq
 800be04:	68ec      	ldreq	r4, [r5, #12]
 800be06:	e7d5      	b.n	800bdb4 <_puts_r+0x24>
 800be08:	4621      	mov	r1, r4
 800be0a:	4628      	mov	r0, r5
 800be0c:	f000 f8c4 	bl	800bf98 <__swsetup_r>
 800be10:	2800      	cmp	r0, #0
 800be12:	d0dd      	beq.n	800bdd0 <_puts_r+0x40>
 800be14:	f04f 35ff 	mov.w	r5, #4294967295
 800be18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be1a:	07da      	lsls	r2, r3, #31
 800be1c:	d405      	bmi.n	800be2a <_puts_r+0x9a>
 800be1e:	89a3      	ldrh	r3, [r4, #12]
 800be20:	059b      	lsls	r3, r3, #22
 800be22:	d402      	bmi.n	800be2a <_puts_r+0x9a>
 800be24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be26:	f001 f95f 	bl	800d0e8 <__retarget_lock_release_recursive>
 800be2a:	4628      	mov	r0, r5
 800be2c:	bd70      	pop	{r4, r5, r6, pc}
 800be2e:	2b00      	cmp	r3, #0
 800be30:	da04      	bge.n	800be3c <_puts_r+0xac>
 800be32:	69a2      	ldr	r2, [r4, #24]
 800be34:	429a      	cmp	r2, r3
 800be36:	dc06      	bgt.n	800be46 <_puts_r+0xb6>
 800be38:	290a      	cmp	r1, #10
 800be3a:	d004      	beq.n	800be46 <_puts_r+0xb6>
 800be3c:	6823      	ldr	r3, [r4, #0]
 800be3e:	1c5a      	adds	r2, r3, #1
 800be40:	6022      	str	r2, [r4, #0]
 800be42:	7019      	strb	r1, [r3, #0]
 800be44:	e7c5      	b.n	800bdd2 <_puts_r+0x42>
 800be46:	4622      	mov	r2, r4
 800be48:	4628      	mov	r0, r5
 800be4a:	f000 f853 	bl	800bef4 <__swbuf_r>
 800be4e:	3001      	adds	r0, #1
 800be50:	d1bf      	bne.n	800bdd2 <_puts_r+0x42>
 800be52:	e7df      	b.n	800be14 <_puts_r+0x84>
 800be54:	6823      	ldr	r3, [r4, #0]
 800be56:	250a      	movs	r5, #10
 800be58:	1c5a      	adds	r2, r3, #1
 800be5a:	6022      	str	r2, [r4, #0]
 800be5c:	701d      	strb	r5, [r3, #0]
 800be5e:	e7db      	b.n	800be18 <_puts_r+0x88>
 800be60:	0800e73c 	.word	0x0800e73c
 800be64:	0800e75c 	.word	0x0800e75c
 800be68:	0800e71c 	.word	0x0800e71c

0800be6c <puts>:
 800be6c:	4b02      	ldr	r3, [pc, #8]	; (800be78 <puts+0xc>)
 800be6e:	4601      	mov	r1, r0
 800be70:	6818      	ldr	r0, [r3, #0]
 800be72:	f7ff bf8d 	b.w	800bd90 <_puts_r>
 800be76:	bf00      	nop
 800be78:	20000010 	.word	0x20000010

0800be7c <siprintf>:
 800be7c:	b40e      	push	{r1, r2, r3}
 800be7e:	b500      	push	{lr}
 800be80:	b09c      	sub	sp, #112	; 0x70
 800be82:	ab1d      	add	r3, sp, #116	; 0x74
 800be84:	9002      	str	r0, [sp, #8]
 800be86:	9006      	str	r0, [sp, #24]
 800be88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800be8c:	4809      	ldr	r0, [pc, #36]	; (800beb4 <siprintf+0x38>)
 800be8e:	9107      	str	r1, [sp, #28]
 800be90:	9104      	str	r1, [sp, #16]
 800be92:	4909      	ldr	r1, [pc, #36]	; (800beb8 <siprintf+0x3c>)
 800be94:	f853 2b04 	ldr.w	r2, [r3], #4
 800be98:	9105      	str	r1, [sp, #20]
 800be9a:	6800      	ldr	r0, [r0, #0]
 800be9c:	9301      	str	r3, [sp, #4]
 800be9e:	a902      	add	r1, sp, #8
 800bea0:	f001 fe66 	bl	800db70 <_svfiprintf_r>
 800bea4:	9b02      	ldr	r3, [sp, #8]
 800bea6:	2200      	movs	r2, #0
 800bea8:	701a      	strb	r2, [r3, #0]
 800beaa:	b01c      	add	sp, #112	; 0x70
 800beac:	f85d eb04 	ldr.w	lr, [sp], #4
 800beb0:	b003      	add	sp, #12
 800beb2:	4770      	bx	lr
 800beb4:	20000010 	.word	0x20000010
 800beb8:	ffff0208 	.word	0xffff0208

0800bebc <strcpy>:
 800bebc:	4603      	mov	r3, r0
 800bebe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bec2:	f803 2b01 	strb.w	r2, [r3], #1
 800bec6:	2a00      	cmp	r2, #0
 800bec8:	d1f9      	bne.n	800bebe <strcpy+0x2>
 800beca:	4770      	bx	lr

0800becc <strncpy>:
 800becc:	b510      	push	{r4, lr}
 800bece:	3901      	subs	r1, #1
 800bed0:	4603      	mov	r3, r0
 800bed2:	b132      	cbz	r2, 800bee2 <strncpy+0x16>
 800bed4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bed8:	f803 4b01 	strb.w	r4, [r3], #1
 800bedc:	3a01      	subs	r2, #1
 800bede:	2c00      	cmp	r4, #0
 800bee0:	d1f7      	bne.n	800bed2 <strncpy+0x6>
 800bee2:	441a      	add	r2, r3
 800bee4:	2100      	movs	r1, #0
 800bee6:	4293      	cmp	r3, r2
 800bee8:	d100      	bne.n	800beec <strncpy+0x20>
 800beea:	bd10      	pop	{r4, pc}
 800beec:	f803 1b01 	strb.w	r1, [r3], #1
 800bef0:	e7f9      	b.n	800bee6 <strncpy+0x1a>
	...

0800bef4 <__swbuf_r>:
 800bef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bef6:	460e      	mov	r6, r1
 800bef8:	4614      	mov	r4, r2
 800befa:	4605      	mov	r5, r0
 800befc:	b118      	cbz	r0, 800bf06 <__swbuf_r+0x12>
 800befe:	6983      	ldr	r3, [r0, #24]
 800bf00:	b90b      	cbnz	r3, 800bf06 <__swbuf_r+0x12>
 800bf02:	f001 f84d 	bl	800cfa0 <__sinit>
 800bf06:	4b21      	ldr	r3, [pc, #132]	; (800bf8c <__swbuf_r+0x98>)
 800bf08:	429c      	cmp	r4, r3
 800bf0a:	d12b      	bne.n	800bf64 <__swbuf_r+0x70>
 800bf0c:	686c      	ldr	r4, [r5, #4]
 800bf0e:	69a3      	ldr	r3, [r4, #24]
 800bf10:	60a3      	str	r3, [r4, #8]
 800bf12:	89a3      	ldrh	r3, [r4, #12]
 800bf14:	071a      	lsls	r2, r3, #28
 800bf16:	d52f      	bpl.n	800bf78 <__swbuf_r+0x84>
 800bf18:	6923      	ldr	r3, [r4, #16]
 800bf1a:	b36b      	cbz	r3, 800bf78 <__swbuf_r+0x84>
 800bf1c:	6923      	ldr	r3, [r4, #16]
 800bf1e:	6820      	ldr	r0, [r4, #0]
 800bf20:	1ac0      	subs	r0, r0, r3
 800bf22:	6963      	ldr	r3, [r4, #20]
 800bf24:	b2f6      	uxtb	r6, r6
 800bf26:	4283      	cmp	r3, r0
 800bf28:	4637      	mov	r7, r6
 800bf2a:	dc04      	bgt.n	800bf36 <__swbuf_r+0x42>
 800bf2c:	4621      	mov	r1, r4
 800bf2e:	4628      	mov	r0, r5
 800bf30:	f000 ffa2 	bl	800ce78 <_fflush_r>
 800bf34:	bb30      	cbnz	r0, 800bf84 <__swbuf_r+0x90>
 800bf36:	68a3      	ldr	r3, [r4, #8]
 800bf38:	3b01      	subs	r3, #1
 800bf3a:	60a3      	str	r3, [r4, #8]
 800bf3c:	6823      	ldr	r3, [r4, #0]
 800bf3e:	1c5a      	adds	r2, r3, #1
 800bf40:	6022      	str	r2, [r4, #0]
 800bf42:	701e      	strb	r6, [r3, #0]
 800bf44:	6963      	ldr	r3, [r4, #20]
 800bf46:	3001      	adds	r0, #1
 800bf48:	4283      	cmp	r3, r0
 800bf4a:	d004      	beq.n	800bf56 <__swbuf_r+0x62>
 800bf4c:	89a3      	ldrh	r3, [r4, #12]
 800bf4e:	07db      	lsls	r3, r3, #31
 800bf50:	d506      	bpl.n	800bf60 <__swbuf_r+0x6c>
 800bf52:	2e0a      	cmp	r6, #10
 800bf54:	d104      	bne.n	800bf60 <__swbuf_r+0x6c>
 800bf56:	4621      	mov	r1, r4
 800bf58:	4628      	mov	r0, r5
 800bf5a:	f000 ff8d 	bl	800ce78 <_fflush_r>
 800bf5e:	b988      	cbnz	r0, 800bf84 <__swbuf_r+0x90>
 800bf60:	4638      	mov	r0, r7
 800bf62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf64:	4b0a      	ldr	r3, [pc, #40]	; (800bf90 <__swbuf_r+0x9c>)
 800bf66:	429c      	cmp	r4, r3
 800bf68:	d101      	bne.n	800bf6e <__swbuf_r+0x7a>
 800bf6a:	68ac      	ldr	r4, [r5, #8]
 800bf6c:	e7cf      	b.n	800bf0e <__swbuf_r+0x1a>
 800bf6e:	4b09      	ldr	r3, [pc, #36]	; (800bf94 <__swbuf_r+0xa0>)
 800bf70:	429c      	cmp	r4, r3
 800bf72:	bf08      	it	eq
 800bf74:	68ec      	ldreq	r4, [r5, #12]
 800bf76:	e7ca      	b.n	800bf0e <__swbuf_r+0x1a>
 800bf78:	4621      	mov	r1, r4
 800bf7a:	4628      	mov	r0, r5
 800bf7c:	f000 f80c 	bl	800bf98 <__swsetup_r>
 800bf80:	2800      	cmp	r0, #0
 800bf82:	d0cb      	beq.n	800bf1c <__swbuf_r+0x28>
 800bf84:	f04f 37ff 	mov.w	r7, #4294967295
 800bf88:	e7ea      	b.n	800bf60 <__swbuf_r+0x6c>
 800bf8a:	bf00      	nop
 800bf8c:	0800e73c 	.word	0x0800e73c
 800bf90:	0800e75c 	.word	0x0800e75c
 800bf94:	0800e71c 	.word	0x0800e71c

0800bf98 <__swsetup_r>:
 800bf98:	4b32      	ldr	r3, [pc, #200]	; (800c064 <__swsetup_r+0xcc>)
 800bf9a:	b570      	push	{r4, r5, r6, lr}
 800bf9c:	681d      	ldr	r5, [r3, #0]
 800bf9e:	4606      	mov	r6, r0
 800bfa0:	460c      	mov	r4, r1
 800bfa2:	b125      	cbz	r5, 800bfae <__swsetup_r+0x16>
 800bfa4:	69ab      	ldr	r3, [r5, #24]
 800bfa6:	b913      	cbnz	r3, 800bfae <__swsetup_r+0x16>
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	f000 fff9 	bl	800cfa0 <__sinit>
 800bfae:	4b2e      	ldr	r3, [pc, #184]	; (800c068 <__swsetup_r+0xd0>)
 800bfb0:	429c      	cmp	r4, r3
 800bfb2:	d10f      	bne.n	800bfd4 <__swsetup_r+0x3c>
 800bfb4:	686c      	ldr	r4, [r5, #4]
 800bfb6:	89a3      	ldrh	r3, [r4, #12]
 800bfb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bfbc:	0719      	lsls	r1, r3, #28
 800bfbe:	d42c      	bmi.n	800c01a <__swsetup_r+0x82>
 800bfc0:	06dd      	lsls	r5, r3, #27
 800bfc2:	d411      	bmi.n	800bfe8 <__swsetup_r+0x50>
 800bfc4:	2309      	movs	r3, #9
 800bfc6:	6033      	str	r3, [r6, #0]
 800bfc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bfcc:	81a3      	strh	r3, [r4, #12]
 800bfce:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd2:	e03e      	b.n	800c052 <__swsetup_r+0xba>
 800bfd4:	4b25      	ldr	r3, [pc, #148]	; (800c06c <__swsetup_r+0xd4>)
 800bfd6:	429c      	cmp	r4, r3
 800bfd8:	d101      	bne.n	800bfde <__swsetup_r+0x46>
 800bfda:	68ac      	ldr	r4, [r5, #8]
 800bfdc:	e7eb      	b.n	800bfb6 <__swsetup_r+0x1e>
 800bfde:	4b24      	ldr	r3, [pc, #144]	; (800c070 <__swsetup_r+0xd8>)
 800bfe0:	429c      	cmp	r4, r3
 800bfe2:	bf08      	it	eq
 800bfe4:	68ec      	ldreq	r4, [r5, #12]
 800bfe6:	e7e6      	b.n	800bfb6 <__swsetup_r+0x1e>
 800bfe8:	0758      	lsls	r0, r3, #29
 800bfea:	d512      	bpl.n	800c012 <__swsetup_r+0x7a>
 800bfec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bfee:	b141      	cbz	r1, 800c002 <__swsetup_r+0x6a>
 800bff0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bff4:	4299      	cmp	r1, r3
 800bff6:	d002      	beq.n	800bffe <__swsetup_r+0x66>
 800bff8:	4630      	mov	r0, r6
 800bffa:	f001 fc7d 	bl	800d8f8 <_free_r>
 800bffe:	2300      	movs	r3, #0
 800c000:	6363      	str	r3, [r4, #52]	; 0x34
 800c002:	89a3      	ldrh	r3, [r4, #12]
 800c004:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c008:	81a3      	strh	r3, [r4, #12]
 800c00a:	2300      	movs	r3, #0
 800c00c:	6063      	str	r3, [r4, #4]
 800c00e:	6923      	ldr	r3, [r4, #16]
 800c010:	6023      	str	r3, [r4, #0]
 800c012:	89a3      	ldrh	r3, [r4, #12]
 800c014:	f043 0308 	orr.w	r3, r3, #8
 800c018:	81a3      	strh	r3, [r4, #12]
 800c01a:	6923      	ldr	r3, [r4, #16]
 800c01c:	b94b      	cbnz	r3, 800c032 <__swsetup_r+0x9a>
 800c01e:	89a3      	ldrh	r3, [r4, #12]
 800c020:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c028:	d003      	beq.n	800c032 <__swsetup_r+0x9a>
 800c02a:	4621      	mov	r1, r4
 800c02c:	4630      	mov	r0, r6
 800c02e:	f001 f881 	bl	800d134 <__smakebuf_r>
 800c032:	89a0      	ldrh	r0, [r4, #12]
 800c034:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c038:	f010 0301 	ands.w	r3, r0, #1
 800c03c:	d00a      	beq.n	800c054 <__swsetup_r+0xbc>
 800c03e:	2300      	movs	r3, #0
 800c040:	60a3      	str	r3, [r4, #8]
 800c042:	6963      	ldr	r3, [r4, #20]
 800c044:	425b      	negs	r3, r3
 800c046:	61a3      	str	r3, [r4, #24]
 800c048:	6923      	ldr	r3, [r4, #16]
 800c04a:	b943      	cbnz	r3, 800c05e <__swsetup_r+0xc6>
 800c04c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c050:	d1ba      	bne.n	800bfc8 <__swsetup_r+0x30>
 800c052:	bd70      	pop	{r4, r5, r6, pc}
 800c054:	0781      	lsls	r1, r0, #30
 800c056:	bf58      	it	pl
 800c058:	6963      	ldrpl	r3, [r4, #20]
 800c05a:	60a3      	str	r3, [r4, #8]
 800c05c:	e7f4      	b.n	800c048 <__swsetup_r+0xb0>
 800c05e:	2000      	movs	r0, #0
 800c060:	e7f7      	b.n	800c052 <__swsetup_r+0xba>
 800c062:	bf00      	nop
 800c064:	20000010 	.word	0x20000010
 800c068:	0800e73c 	.word	0x0800e73c
 800c06c:	0800e75c 	.word	0x0800e75c
 800c070:	0800e71c 	.word	0x0800e71c

0800c074 <quorem>:
 800c074:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c078:	6903      	ldr	r3, [r0, #16]
 800c07a:	690c      	ldr	r4, [r1, #16]
 800c07c:	42a3      	cmp	r3, r4
 800c07e:	4607      	mov	r7, r0
 800c080:	f2c0 8081 	blt.w	800c186 <quorem+0x112>
 800c084:	3c01      	subs	r4, #1
 800c086:	f101 0814 	add.w	r8, r1, #20
 800c08a:	f100 0514 	add.w	r5, r0, #20
 800c08e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c092:	9301      	str	r3, [sp, #4]
 800c094:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c098:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c09c:	3301      	adds	r3, #1
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c0a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c0a8:	fbb2 f6f3 	udiv	r6, r2, r3
 800c0ac:	d331      	bcc.n	800c112 <quorem+0x9e>
 800c0ae:	f04f 0e00 	mov.w	lr, #0
 800c0b2:	4640      	mov	r0, r8
 800c0b4:	46ac      	mov	ip, r5
 800c0b6:	46f2      	mov	sl, lr
 800c0b8:	f850 2b04 	ldr.w	r2, [r0], #4
 800c0bc:	b293      	uxth	r3, r2
 800c0be:	fb06 e303 	mla	r3, r6, r3, lr
 800c0c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	ebaa 0303 	sub.w	r3, sl, r3
 800c0cc:	f8dc a000 	ldr.w	sl, [ip]
 800c0d0:	0c12      	lsrs	r2, r2, #16
 800c0d2:	fa13 f38a 	uxtah	r3, r3, sl
 800c0d6:	fb06 e202 	mla	r2, r6, r2, lr
 800c0da:	9300      	str	r3, [sp, #0]
 800c0dc:	9b00      	ldr	r3, [sp, #0]
 800c0de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c0e2:	b292      	uxth	r2, r2
 800c0e4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c0e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c0ec:	f8bd 3000 	ldrh.w	r3, [sp]
 800c0f0:	4581      	cmp	r9, r0
 800c0f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0f6:	f84c 3b04 	str.w	r3, [ip], #4
 800c0fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c0fe:	d2db      	bcs.n	800c0b8 <quorem+0x44>
 800c100:	f855 300b 	ldr.w	r3, [r5, fp]
 800c104:	b92b      	cbnz	r3, 800c112 <quorem+0x9e>
 800c106:	9b01      	ldr	r3, [sp, #4]
 800c108:	3b04      	subs	r3, #4
 800c10a:	429d      	cmp	r5, r3
 800c10c:	461a      	mov	r2, r3
 800c10e:	d32e      	bcc.n	800c16e <quorem+0xfa>
 800c110:	613c      	str	r4, [r7, #16]
 800c112:	4638      	mov	r0, r7
 800c114:	f001 fad8 	bl	800d6c8 <__mcmp>
 800c118:	2800      	cmp	r0, #0
 800c11a:	db24      	blt.n	800c166 <quorem+0xf2>
 800c11c:	3601      	adds	r6, #1
 800c11e:	4628      	mov	r0, r5
 800c120:	f04f 0c00 	mov.w	ip, #0
 800c124:	f858 2b04 	ldr.w	r2, [r8], #4
 800c128:	f8d0 e000 	ldr.w	lr, [r0]
 800c12c:	b293      	uxth	r3, r2
 800c12e:	ebac 0303 	sub.w	r3, ip, r3
 800c132:	0c12      	lsrs	r2, r2, #16
 800c134:	fa13 f38e 	uxtah	r3, r3, lr
 800c138:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c13c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c140:	b29b      	uxth	r3, r3
 800c142:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c146:	45c1      	cmp	r9, r8
 800c148:	f840 3b04 	str.w	r3, [r0], #4
 800c14c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c150:	d2e8      	bcs.n	800c124 <quorem+0xb0>
 800c152:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c156:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c15a:	b922      	cbnz	r2, 800c166 <quorem+0xf2>
 800c15c:	3b04      	subs	r3, #4
 800c15e:	429d      	cmp	r5, r3
 800c160:	461a      	mov	r2, r3
 800c162:	d30a      	bcc.n	800c17a <quorem+0x106>
 800c164:	613c      	str	r4, [r7, #16]
 800c166:	4630      	mov	r0, r6
 800c168:	b003      	add	sp, #12
 800c16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c16e:	6812      	ldr	r2, [r2, #0]
 800c170:	3b04      	subs	r3, #4
 800c172:	2a00      	cmp	r2, #0
 800c174:	d1cc      	bne.n	800c110 <quorem+0x9c>
 800c176:	3c01      	subs	r4, #1
 800c178:	e7c7      	b.n	800c10a <quorem+0x96>
 800c17a:	6812      	ldr	r2, [r2, #0]
 800c17c:	3b04      	subs	r3, #4
 800c17e:	2a00      	cmp	r2, #0
 800c180:	d1f0      	bne.n	800c164 <quorem+0xf0>
 800c182:	3c01      	subs	r4, #1
 800c184:	e7eb      	b.n	800c15e <quorem+0xea>
 800c186:	2000      	movs	r0, #0
 800c188:	e7ee      	b.n	800c168 <quorem+0xf4>
 800c18a:	0000      	movs	r0, r0
 800c18c:	0000      	movs	r0, r0
	...

0800c190 <_dtoa_r>:
 800c190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c194:	ed2d 8b04 	vpush	{d8-d9}
 800c198:	ec57 6b10 	vmov	r6, r7, d0
 800c19c:	b093      	sub	sp, #76	; 0x4c
 800c19e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c1a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c1a4:	9106      	str	r1, [sp, #24]
 800c1a6:	ee10 aa10 	vmov	sl, s0
 800c1aa:	4604      	mov	r4, r0
 800c1ac:	9209      	str	r2, [sp, #36]	; 0x24
 800c1ae:	930c      	str	r3, [sp, #48]	; 0x30
 800c1b0:	46bb      	mov	fp, r7
 800c1b2:	b975      	cbnz	r5, 800c1d2 <_dtoa_r+0x42>
 800c1b4:	2010      	movs	r0, #16
 800c1b6:	f000 fffd 	bl	800d1b4 <malloc>
 800c1ba:	4602      	mov	r2, r0
 800c1bc:	6260      	str	r0, [r4, #36]	; 0x24
 800c1be:	b920      	cbnz	r0, 800c1ca <_dtoa_r+0x3a>
 800c1c0:	4ba7      	ldr	r3, [pc, #668]	; (800c460 <_dtoa_r+0x2d0>)
 800c1c2:	21ea      	movs	r1, #234	; 0xea
 800c1c4:	48a7      	ldr	r0, [pc, #668]	; (800c464 <_dtoa_r+0x2d4>)
 800c1c6:	f001 ff93 	bl	800e0f0 <__assert_func>
 800c1ca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c1ce:	6005      	str	r5, [r0, #0]
 800c1d0:	60c5      	str	r5, [r0, #12]
 800c1d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1d4:	6819      	ldr	r1, [r3, #0]
 800c1d6:	b151      	cbz	r1, 800c1ee <_dtoa_r+0x5e>
 800c1d8:	685a      	ldr	r2, [r3, #4]
 800c1da:	604a      	str	r2, [r1, #4]
 800c1dc:	2301      	movs	r3, #1
 800c1de:	4093      	lsls	r3, r2
 800c1e0:	608b      	str	r3, [r1, #8]
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	f001 f82e 	bl	800d244 <_Bfree>
 800c1e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	601a      	str	r2, [r3, #0]
 800c1ee:	1e3b      	subs	r3, r7, #0
 800c1f0:	bfaa      	itet	ge
 800c1f2:	2300      	movge	r3, #0
 800c1f4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c1f8:	f8c8 3000 	strge.w	r3, [r8]
 800c1fc:	4b9a      	ldr	r3, [pc, #616]	; (800c468 <_dtoa_r+0x2d8>)
 800c1fe:	bfbc      	itt	lt
 800c200:	2201      	movlt	r2, #1
 800c202:	f8c8 2000 	strlt.w	r2, [r8]
 800c206:	ea33 030b 	bics.w	r3, r3, fp
 800c20a:	d11b      	bne.n	800c244 <_dtoa_r+0xb4>
 800c20c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c20e:	f242 730f 	movw	r3, #9999	; 0x270f
 800c212:	6013      	str	r3, [r2, #0]
 800c214:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c218:	4333      	orrs	r3, r6
 800c21a:	f000 8592 	beq.w	800cd42 <_dtoa_r+0xbb2>
 800c21e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c220:	b963      	cbnz	r3, 800c23c <_dtoa_r+0xac>
 800c222:	4b92      	ldr	r3, [pc, #584]	; (800c46c <_dtoa_r+0x2dc>)
 800c224:	e022      	b.n	800c26c <_dtoa_r+0xdc>
 800c226:	4b92      	ldr	r3, [pc, #584]	; (800c470 <_dtoa_r+0x2e0>)
 800c228:	9301      	str	r3, [sp, #4]
 800c22a:	3308      	adds	r3, #8
 800c22c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c22e:	6013      	str	r3, [r2, #0]
 800c230:	9801      	ldr	r0, [sp, #4]
 800c232:	b013      	add	sp, #76	; 0x4c
 800c234:	ecbd 8b04 	vpop	{d8-d9}
 800c238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c23c:	4b8b      	ldr	r3, [pc, #556]	; (800c46c <_dtoa_r+0x2dc>)
 800c23e:	9301      	str	r3, [sp, #4]
 800c240:	3303      	adds	r3, #3
 800c242:	e7f3      	b.n	800c22c <_dtoa_r+0x9c>
 800c244:	2200      	movs	r2, #0
 800c246:	2300      	movs	r3, #0
 800c248:	4650      	mov	r0, sl
 800c24a:	4659      	mov	r1, fp
 800c24c:	f7f4 fc4c 	bl	8000ae8 <__aeabi_dcmpeq>
 800c250:	ec4b ab19 	vmov	d9, sl, fp
 800c254:	4680      	mov	r8, r0
 800c256:	b158      	cbz	r0, 800c270 <_dtoa_r+0xe0>
 800c258:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c25a:	2301      	movs	r3, #1
 800c25c:	6013      	str	r3, [r2, #0]
 800c25e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c260:	2b00      	cmp	r3, #0
 800c262:	f000 856b 	beq.w	800cd3c <_dtoa_r+0xbac>
 800c266:	4883      	ldr	r0, [pc, #524]	; (800c474 <_dtoa_r+0x2e4>)
 800c268:	6018      	str	r0, [r3, #0]
 800c26a:	1e43      	subs	r3, r0, #1
 800c26c:	9301      	str	r3, [sp, #4]
 800c26e:	e7df      	b.n	800c230 <_dtoa_r+0xa0>
 800c270:	ec4b ab10 	vmov	d0, sl, fp
 800c274:	aa10      	add	r2, sp, #64	; 0x40
 800c276:	a911      	add	r1, sp, #68	; 0x44
 800c278:	4620      	mov	r0, r4
 800c27a:	f001 facb 	bl	800d814 <__d2b>
 800c27e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c282:	ee08 0a10 	vmov	s16, r0
 800c286:	2d00      	cmp	r5, #0
 800c288:	f000 8084 	beq.w	800c394 <_dtoa_r+0x204>
 800c28c:	ee19 3a90 	vmov	r3, s19
 800c290:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c294:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c298:	4656      	mov	r6, sl
 800c29a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c29e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c2a2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c2a6:	4b74      	ldr	r3, [pc, #464]	; (800c478 <_dtoa_r+0x2e8>)
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	4630      	mov	r0, r6
 800c2ac:	4639      	mov	r1, r7
 800c2ae:	f7f3 fffb 	bl	80002a8 <__aeabi_dsub>
 800c2b2:	a365      	add	r3, pc, #404	; (adr r3, 800c448 <_dtoa_r+0x2b8>)
 800c2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b8:	f7f4 f9ae 	bl	8000618 <__aeabi_dmul>
 800c2bc:	a364      	add	r3, pc, #400	; (adr r3, 800c450 <_dtoa_r+0x2c0>)
 800c2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c2:	f7f3 fff3 	bl	80002ac <__adddf3>
 800c2c6:	4606      	mov	r6, r0
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	460f      	mov	r7, r1
 800c2cc:	f7f4 f93a 	bl	8000544 <__aeabi_i2d>
 800c2d0:	a361      	add	r3, pc, #388	; (adr r3, 800c458 <_dtoa_r+0x2c8>)
 800c2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d6:	f7f4 f99f 	bl	8000618 <__aeabi_dmul>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	460b      	mov	r3, r1
 800c2de:	4630      	mov	r0, r6
 800c2e0:	4639      	mov	r1, r7
 800c2e2:	f7f3 ffe3 	bl	80002ac <__adddf3>
 800c2e6:	4606      	mov	r6, r0
 800c2e8:	460f      	mov	r7, r1
 800c2ea:	f7f4 fc45 	bl	8000b78 <__aeabi_d2iz>
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	9000      	str	r0, [sp, #0]
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	4630      	mov	r0, r6
 800c2f6:	4639      	mov	r1, r7
 800c2f8:	f7f4 fc00 	bl	8000afc <__aeabi_dcmplt>
 800c2fc:	b150      	cbz	r0, 800c314 <_dtoa_r+0x184>
 800c2fe:	9800      	ldr	r0, [sp, #0]
 800c300:	f7f4 f920 	bl	8000544 <__aeabi_i2d>
 800c304:	4632      	mov	r2, r6
 800c306:	463b      	mov	r3, r7
 800c308:	f7f4 fbee 	bl	8000ae8 <__aeabi_dcmpeq>
 800c30c:	b910      	cbnz	r0, 800c314 <_dtoa_r+0x184>
 800c30e:	9b00      	ldr	r3, [sp, #0]
 800c310:	3b01      	subs	r3, #1
 800c312:	9300      	str	r3, [sp, #0]
 800c314:	9b00      	ldr	r3, [sp, #0]
 800c316:	2b16      	cmp	r3, #22
 800c318:	d85a      	bhi.n	800c3d0 <_dtoa_r+0x240>
 800c31a:	9a00      	ldr	r2, [sp, #0]
 800c31c:	4b57      	ldr	r3, [pc, #348]	; (800c47c <_dtoa_r+0x2ec>)
 800c31e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c326:	ec51 0b19 	vmov	r0, r1, d9
 800c32a:	f7f4 fbe7 	bl	8000afc <__aeabi_dcmplt>
 800c32e:	2800      	cmp	r0, #0
 800c330:	d050      	beq.n	800c3d4 <_dtoa_r+0x244>
 800c332:	9b00      	ldr	r3, [sp, #0]
 800c334:	3b01      	subs	r3, #1
 800c336:	9300      	str	r3, [sp, #0]
 800c338:	2300      	movs	r3, #0
 800c33a:	930b      	str	r3, [sp, #44]	; 0x2c
 800c33c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c33e:	1b5d      	subs	r5, r3, r5
 800c340:	1e6b      	subs	r3, r5, #1
 800c342:	9305      	str	r3, [sp, #20]
 800c344:	bf45      	ittet	mi
 800c346:	f1c5 0301 	rsbmi	r3, r5, #1
 800c34a:	9304      	strmi	r3, [sp, #16]
 800c34c:	2300      	movpl	r3, #0
 800c34e:	2300      	movmi	r3, #0
 800c350:	bf4c      	ite	mi
 800c352:	9305      	strmi	r3, [sp, #20]
 800c354:	9304      	strpl	r3, [sp, #16]
 800c356:	9b00      	ldr	r3, [sp, #0]
 800c358:	2b00      	cmp	r3, #0
 800c35a:	db3d      	blt.n	800c3d8 <_dtoa_r+0x248>
 800c35c:	9b05      	ldr	r3, [sp, #20]
 800c35e:	9a00      	ldr	r2, [sp, #0]
 800c360:	920a      	str	r2, [sp, #40]	; 0x28
 800c362:	4413      	add	r3, r2
 800c364:	9305      	str	r3, [sp, #20]
 800c366:	2300      	movs	r3, #0
 800c368:	9307      	str	r3, [sp, #28]
 800c36a:	9b06      	ldr	r3, [sp, #24]
 800c36c:	2b09      	cmp	r3, #9
 800c36e:	f200 8089 	bhi.w	800c484 <_dtoa_r+0x2f4>
 800c372:	2b05      	cmp	r3, #5
 800c374:	bfc4      	itt	gt
 800c376:	3b04      	subgt	r3, #4
 800c378:	9306      	strgt	r3, [sp, #24]
 800c37a:	9b06      	ldr	r3, [sp, #24]
 800c37c:	f1a3 0302 	sub.w	r3, r3, #2
 800c380:	bfcc      	ite	gt
 800c382:	2500      	movgt	r5, #0
 800c384:	2501      	movle	r5, #1
 800c386:	2b03      	cmp	r3, #3
 800c388:	f200 8087 	bhi.w	800c49a <_dtoa_r+0x30a>
 800c38c:	e8df f003 	tbb	[pc, r3]
 800c390:	59383a2d 	.word	0x59383a2d
 800c394:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c398:	441d      	add	r5, r3
 800c39a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c39e:	2b20      	cmp	r3, #32
 800c3a0:	bfc1      	itttt	gt
 800c3a2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c3a6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c3aa:	fa0b f303 	lslgt.w	r3, fp, r3
 800c3ae:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c3b2:	bfda      	itte	le
 800c3b4:	f1c3 0320 	rsble	r3, r3, #32
 800c3b8:	fa06 f003 	lslle.w	r0, r6, r3
 800c3bc:	4318      	orrgt	r0, r3
 800c3be:	f7f4 f8b1 	bl	8000524 <__aeabi_ui2d>
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	4606      	mov	r6, r0
 800c3c6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c3ca:	3d01      	subs	r5, #1
 800c3cc:	930e      	str	r3, [sp, #56]	; 0x38
 800c3ce:	e76a      	b.n	800c2a6 <_dtoa_r+0x116>
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	e7b2      	b.n	800c33a <_dtoa_r+0x1aa>
 800c3d4:	900b      	str	r0, [sp, #44]	; 0x2c
 800c3d6:	e7b1      	b.n	800c33c <_dtoa_r+0x1ac>
 800c3d8:	9b04      	ldr	r3, [sp, #16]
 800c3da:	9a00      	ldr	r2, [sp, #0]
 800c3dc:	1a9b      	subs	r3, r3, r2
 800c3de:	9304      	str	r3, [sp, #16]
 800c3e0:	4253      	negs	r3, r2
 800c3e2:	9307      	str	r3, [sp, #28]
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	930a      	str	r3, [sp, #40]	; 0x28
 800c3e8:	e7bf      	b.n	800c36a <_dtoa_r+0x1da>
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	9308      	str	r3, [sp, #32]
 800c3ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	dc55      	bgt.n	800c4a0 <_dtoa_r+0x310>
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	9209      	str	r2, [sp, #36]	; 0x24
 800c3fe:	e00c      	b.n	800c41a <_dtoa_r+0x28a>
 800c400:	2301      	movs	r3, #1
 800c402:	e7f3      	b.n	800c3ec <_dtoa_r+0x25c>
 800c404:	2300      	movs	r3, #0
 800c406:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c408:	9308      	str	r3, [sp, #32]
 800c40a:	9b00      	ldr	r3, [sp, #0]
 800c40c:	4413      	add	r3, r2
 800c40e:	9302      	str	r3, [sp, #8]
 800c410:	3301      	adds	r3, #1
 800c412:	2b01      	cmp	r3, #1
 800c414:	9303      	str	r3, [sp, #12]
 800c416:	bfb8      	it	lt
 800c418:	2301      	movlt	r3, #1
 800c41a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c41c:	2200      	movs	r2, #0
 800c41e:	6042      	str	r2, [r0, #4]
 800c420:	2204      	movs	r2, #4
 800c422:	f102 0614 	add.w	r6, r2, #20
 800c426:	429e      	cmp	r6, r3
 800c428:	6841      	ldr	r1, [r0, #4]
 800c42a:	d93d      	bls.n	800c4a8 <_dtoa_r+0x318>
 800c42c:	4620      	mov	r0, r4
 800c42e:	f000 fec9 	bl	800d1c4 <_Balloc>
 800c432:	9001      	str	r0, [sp, #4]
 800c434:	2800      	cmp	r0, #0
 800c436:	d13b      	bne.n	800c4b0 <_dtoa_r+0x320>
 800c438:	4b11      	ldr	r3, [pc, #68]	; (800c480 <_dtoa_r+0x2f0>)
 800c43a:	4602      	mov	r2, r0
 800c43c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c440:	e6c0      	b.n	800c1c4 <_dtoa_r+0x34>
 800c442:	2301      	movs	r3, #1
 800c444:	e7df      	b.n	800c406 <_dtoa_r+0x276>
 800c446:	bf00      	nop
 800c448:	636f4361 	.word	0x636f4361
 800c44c:	3fd287a7 	.word	0x3fd287a7
 800c450:	8b60c8b3 	.word	0x8b60c8b3
 800c454:	3fc68a28 	.word	0x3fc68a28
 800c458:	509f79fb 	.word	0x509f79fb
 800c45c:	3fd34413 	.word	0x3fd34413
 800c460:	0800e699 	.word	0x0800e699
 800c464:	0800e6b0 	.word	0x0800e6b0
 800c468:	7ff00000 	.word	0x7ff00000
 800c46c:	0800e695 	.word	0x0800e695
 800c470:	0800e68c 	.word	0x0800e68c
 800c474:	0800e669 	.word	0x0800e669
 800c478:	3ff80000 	.word	0x3ff80000
 800c47c:	0800e800 	.word	0x0800e800
 800c480:	0800e70b 	.word	0x0800e70b
 800c484:	2501      	movs	r5, #1
 800c486:	2300      	movs	r3, #0
 800c488:	9306      	str	r3, [sp, #24]
 800c48a:	9508      	str	r5, [sp, #32]
 800c48c:	f04f 33ff 	mov.w	r3, #4294967295
 800c490:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c494:	2200      	movs	r2, #0
 800c496:	2312      	movs	r3, #18
 800c498:	e7b0      	b.n	800c3fc <_dtoa_r+0x26c>
 800c49a:	2301      	movs	r3, #1
 800c49c:	9308      	str	r3, [sp, #32]
 800c49e:	e7f5      	b.n	800c48c <_dtoa_r+0x2fc>
 800c4a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c4a6:	e7b8      	b.n	800c41a <_dtoa_r+0x28a>
 800c4a8:	3101      	adds	r1, #1
 800c4aa:	6041      	str	r1, [r0, #4]
 800c4ac:	0052      	lsls	r2, r2, #1
 800c4ae:	e7b8      	b.n	800c422 <_dtoa_r+0x292>
 800c4b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c4b2:	9a01      	ldr	r2, [sp, #4]
 800c4b4:	601a      	str	r2, [r3, #0]
 800c4b6:	9b03      	ldr	r3, [sp, #12]
 800c4b8:	2b0e      	cmp	r3, #14
 800c4ba:	f200 809d 	bhi.w	800c5f8 <_dtoa_r+0x468>
 800c4be:	2d00      	cmp	r5, #0
 800c4c0:	f000 809a 	beq.w	800c5f8 <_dtoa_r+0x468>
 800c4c4:	9b00      	ldr	r3, [sp, #0]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	dd32      	ble.n	800c530 <_dtoa_r+0x3a0>
 800c4ca:	4ab7      	ldr	r2, [pc, #732]	; (800c7a8 <_dtoa_r+0x618>)
 800c4cc:	f003 030f 	and.w	r3, r3, #15
 800c4d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c4d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4d8:	9b00      	ldr	r3, [sp, #0]
 800c4da:	05d8      	lsls	r0, r3, #23
 800c4dc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c4e0:	d516      	bpl.n	800c510 <_dtoa_r+0x380>
 800c4e2:	4bb2      	ldr	r3, [pc, #712]	; (800c7ac <_dtoa_r+0x61c>)
 800c4e4:	ec51 0b19 	vmov	r0, r1, d9
 800c4e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c4ec:	f7f4 f9be 	bl	800086c <__aeabi_ddiv>
 800c4f0:	f007 070f 	and.w	r7, r7, #15
 800c4f4:	4682      	mov	sl, r0
 800c4f6:	468b      	mov	fp, r1
 800c4f8:	2503      	movs	r5, #3
 800c4fa:	4eac      	ldr	r6, [pc, #688]	; (800c7ac <_dtoa_r+0x61c>)
 800c4fc:	b957      	cbnz	r7, 800c514 <_dtoa_r+0x384>
 800c4fe:	4642      	mov	r2, r8
 800c500:	464b      	mov	r3, r9
 800c502:	4650      	mov	r0, sl
 800c504:	4659      	mov	r1, fp
 800c506:	f7f4 f9b1 	bl	800086c <__aeabi_ddiv>
 800c50a:	4682      	mov	sl, r0
 800c50c:	468b      	mov	fp, r1
 800c50e:	e028      	b.n	800c562 <_dtoa_r+0x3d2>
 800c510:	2502      	movs	r5, #2
 800c512:	e7f2      	b.n	800c4fa <_dtoa_r+0x36a>
 800c514:	07f9      	lsls	r1, r7, #31
 800c516:	d508      	bpl.n	800c52a <_dtoa_r+0x39a>
 800c518:	4640      	mov	r0, r8
 800c51a:	4649      	mov	r1, r9
 800c51c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c520:	f7f4 f87a 	bl	8000618 <__aeabi_dmul>
 800c524:	3501      	adds	r5, #1
 800c526:	4680      	mov	r8, r0
 800c528:	4689      	mov	r9, r1
 800c52a:	107f      	asrs	r7, r7, #1
 800c52c:	3608      	adds	r6, #8
 800c52e:	e7e5      	b.n	800c4fc <_dtoa_r+0x36c>
 800c530:	f000 809b 	beq.w	800c66a <_dtoa_r+0x4da>
 800c534:	9b00      	ldr	r3, [sp, #0]
 800c536:	4f9d      	ldr	r7, [pc, #628]	; (800c7ac <_dtoa_r+0x61c>)
 800c538:	425e      	negs	r6, r3
 800c53a:	4b9b      	ldr	r3, [pc, #620]	; (800c7a8 <_dtoa_r+0x618>)
 800c53c:	f006 020f 	and.w	r2, r6, #15
 800c540:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c548:	ec51 0b19 	vmov	r0, r1, d9
 800c54c:	f7f4 f864 	bl	8000618 <__aeabi_dmul>
 800c550:	1136      	asrs	r6, r6, #4
 800c552:	4682      	mov	sl, r0
 800c554:	468b      	mov	fp, r1
 800c556:	2300      	movs	r3, #0
 800c558:	2502      	movs	r5, #2
 800c55a:	2e00      	cmp	r6, #0
 800c55c:	d17a      	bne.n	800c654 <_dtoa_r+0x4c4>
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d1d3      	bne.n	800c50a <_dtoa_r+0x37a>
 800c562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c564:	2b00      	cmp	r3, #0
 800c566:	f000 8082 	beq.w	800c66e <_dtoa_r+0x4de>
 800c56a:	4b91      	ldr	r3, [pc, #580]	; (800c7b0 <_dtoa_r+0x620>)
 800c56c:	2200      	movs	r2, #0
 800c56e:	4650      	mov	r0, sl
 800c570:	4659      	mov	r1, fp
 800c572:	f7f4 fac3 	bl	8000afc <__aeabi_dcmplt>
 800c576:	2800      	cmp	r0, #0
 800c578:	d079      	beq.n	800c66e <_dtoa_r+0x4de>
 800c57a:	9b03      	ldr	r3, [sp, #12]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d076      	beq.n	800c66e <_dtoa_r+0x4de>
 800c580:	9b02      	ldr	r3, [sp, #8]
 800c582:	2b00      	cmp	r3, #0
 800c584:	dd36      	ble.n	800c5f4 <_dtoa_r+0x464>
 800c586:	9b00      	ldr	r3, [sp, #0]
 800c588:	4650      	mov	r0, sl
 800c58a:	4659      	mov	r1, fp
 800c58c:	1e5f      	subs	r7, r3, #1
 800c58e:	2200      	movs	r2, #0
 800c590:	4b88      	ldr	r3, [pc, #544]	; (800c7b4 <_dtoa_r+0x624>)
 800c592:	f7f4 f841 	bl	8000618 <__aeabi_dmul>
 800c596:	9e02      	ldr	r6, [sp, #8]
 800c598:	4682      	mov	sl, r0
 800c59a:	468b      	mov	fp, r1
 800c59c:	3501      	adds	r5, #1
 800c59e:	4628      	mov	r0, r5
 800c5a0:	f7f3 ffd0 	bl	8000544 <__aeabi_i2d>
 800c5a4:	4652      	mov	r2, sl
 800c5a6:	465b      	mov	r3, fp
 800c5a8:	f7f4 f836 	bl	8000618 <__aeabi_dmul>
 800c5ac:	4b82      	ldr	r3, [pc, #520]	; (800c7b8 <_dtoa_r+0x628>)
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	f7f3 fe7c 	bl	80002ac <__adddf3>
 800c5b4:	46d0      	mov	r8, sl
 800c5b6:	46d9      	mov	r9, fp
 800c5b8:	4682      	mov	sl, r0
 800c5ba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c5be:	2e00      	cmp	r6, #0
 800c5c0:	d158      	bne.n	800c674 <_dtoa_r+0x4e4>
 800c5c2:	4b7e      	ldr	r3, [pc, #504]	; (800c7bc <_dtoa_r+0x62c>)
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	4640      	mov	r0, r8
 800c5c8:	4649      	mov	r1, r9
 800c5ca:	f7f3 fe6d 	bl	80002a8 <__aeabi_dsub>
 800c5ce:	4652      	mov	r2, sl
 800c5d0:	465b      	mov	r3, fp
 800c5d2:	4680      	mov	r8, r0
 800c5d4:	4689      	mov	r9, r1
 800c5d6:	f7f4 faaf 	bl	8000b38 <__aeabi_dcmpgt>
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	f040 8295 	bne.w	800cb0a <_dtoa_r+0x97a>
 800c5e0:	4652      	mov	r2, sl
 800c5e2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c5e6:	4640      	mov	r0, r8
 800c5e8:	4649      	mov	r1, r9
 800c5ea:	f7f4 fa87 	bl	8000afc <__aeabi_dcmplt>
 800c5ee:	2800      	cmp	r0, #0
 800c5f0:	f040 8289 	bne.w	800cb06 <_dtoa_r+0x976>
 800c5f4:	ec5b ab19 	vmov	sl, fp, d9
 800c5f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	f2c0 8148 	blt.w	800c890 <_dtoa_r+0x700>
 800c600:	9a00      	ldr	r2, [sp, #0]
 800c602:	2a0e      	cmp	r2, #14
 800c604:	f300 8144 	bgt.w	800c890 <_dtoa_r+0x700>
 800c608:	4b67      	ldr	r3, [pc, #412]	; (800c7a8 <_dtoa_r+0x618>)
 800c60a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c60e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c614:	2b00      	cmp	r3, #0
 800c616:	f280 80d5 	bge.w	800c7c4 <_dtoa_r+0x634>
 800c61a:	9b03      	ldr	r3, [sp, #12]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	f300 80d1 	bgt.w	800c7c4 <_dtoa_r+0x634>
 800c622:	f040 826f 	bne.w	800cb04 <_dtoa_r+0x974>
 800c626:	4b65      	ldr	r3, [pc, #404]	; (800c7bc <_dtoa_r+0x62c>)
 800c628:	2200      	movs	r2, #0
 800c62a:	4640      	mov	r0, r8
 800c62c:	4649      	mov	r1, r9
 800c62e:	f7f3 fff3 	bl	8000618 <__aeabi_dmul>
 800c632:	4652      	mov	r2, sl
 800c634:	465b      	mov	r3, fp
 800c636:	f7f4 fa75 	bl	8000b24 <__aeabi_dcmpge>
 800c63a:	9e03      	ldr	r6, [sp, #12]
 800c63c:	4637      	mov	r7, r6
 800c63e:	2800      	cmp	r0, #0
 800c640:	f040 8245 	bne.w	800cace <_dtoa_r+0x93e>
 800c644:	9d01      	ldr	r5, [sp, #4]
 800c646:	2331      	movs	r3, #49	; 0x31
 800c648:	f805 3b01 	strb.w	r3, [r5], #1
 800c64c:	9b00      	ldr	r3, [sp, #0]
 800c64e:	3301      	adds	r3, #1
 800c650:	9300      	str	r3, [sp, #0]
 800c652:	e240      	b.n	800cad6 <_dtoa_r+0x946>
 800c654:	07f2      	lsls	r2, r6, #31
 800c656:	d505      	bpl.n	800c664 <_dtoa_r+0x4d4>
 800c658:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c65c:	f7f3 ffdc 	bl	8000618 <__aeabi_dmul>
 800c660:	3501      	adds	r5, #1
 800c662:	2301      	movs	r3, #1
 800c664:	1076      	asrs	r6, r6, #1
 800c666:	3708      	adds	r7, #8
 800c668:	e777      	b.n	800c55a <_dtoa_r+0x3ca>
 800c66a:	2502      	movs	r5, #2
 800c66c:	e779      	b.n	800c562 <_dtoa_r+0x3d2>
 800c66e:	9f00      	ldr	r7, [sp, #0]
 800c670:	9e03      	ldr	r6, [sp, #12]
 800c672:	e794      	b.n	800c59e <_dtoa_r+0x40e>
 800c674:	9901      	ldr	r1, [sp, #4]
 800c676:	4b4c      	ldr	r3, [pc, #304]	; (800c7a8 <_dtoa_r+0x618>)
 800c678:	4431      	add	r1, r6
 800c67a:	910d      	str	r1, [sp, #52]	; 0x34
 800c67c:	9908      	ldr	r1, [sp, #32]
 800c67e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c682:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c686:	2900      	cmp	r1, #0
 800c688:	d043      	beq.n	800c712 <_dtoa_r+0x582>
 800c68a:	494d      	ldr	r1, [pc, #308]	; (800c7c0 <_dtoa_r+0x630>)
 800c68c:	2000      	movs	r0, #0
 800c68e:	f7f4 f8ed 	bl	800086c <__aeabi_ddiv>
 800c692:	4652      	mov	r2, sl
 800c694:	465b      	mov	r3, fp
 800c696:	f7f3 fe07 	bl	80002a8 <__aeabi_dsub>
 800c69a:	9d01      	ldr	r5, [sp, #4]
 800c69c:	4682      	mov	sl, r0
 800c69e:	468b      	mov	fp, r1
 800c6a0:	4649      	mov	r1, r9
 800c6a2:	4640      	mov	r0, r8
 800c6a4:	f7f4 fa68 	bl	8000b78 <__aeabi_d2iz>
 800c6a8:	4606      	mov	r6, r0
 800c6aa:	f7f3 ff4b 	bl	8000544 <__aeabi_i2d>
 800c6ae:	4602      	mov	r2, r0
 800c6b0:	460b      	mov	r3, r1
 800c6b2:	4640      	mov	r0, r8
 800c6b4:	4649      	mov	r1, r9
 800c6b6:	f7f3 fdf7 	bl	80002a8 <__aeabi_dsub>
 800c6ba:	3630      	adds	r6, #48	; 0x30
 800c6bc:	f805 6b01 	strb.w	r6, [r5], #1
 800c6c0:	4652      	mov	r2, sl
 800c6c2:	465b      	mov	r3, fp
 800c6c4:	4680      	mov	r8, r0
 800c6c6:	4689      	mov	r9, r1
 800c6c8:	f7f4 fa18 	bl	8000afc <__aeabi_dcmplt>
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	d163      	bne.n	800c798 <_dtoa_r+0x608>
 800c6d0:	4642      	mov	r2, r8
 800c6d2:	464b      	mov	r3, r9
 800c6d4:	4936      	ldr	r1, [pc, #216]	; (800c7b0 <_dtoa_r+0x620>)
 800c6d6:	2000      	movs	r0, #0
 800c6d8:	f7f3 fde6 	bl	80002a8 <__aeabi_dsub>
 800c6dc:	4652      	mov	r2, sl
 800c6de:	465b      	mov	r3, fp
 800c6e0:	f7f4 fa0c 	bl	8000afc <__aeabi_dcmplt>
 800c6e4:	2800      	cmp	r0, #0
 800c6e6:	f040 80b5 	bne.w	800c854 <_dtoa_r+0x6c4>
 800c6ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c6ec:	429d      	cmp	r5, r3
 800c6ee:	d081      	beq.n	800c5f4 <_dtoa_r+0x464>
 800c6f0:	4b30      	ldr	r3, [pc, #192]	; (800c7b4 <_dtoa_r+0x624>)
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	4650      	mov	r0, sl
 800c6f6:	4659      	mov	r1, fp
 800c6f8:	f7f3 ff8e 	bl	8000618 <__aeabi_dmul>
 800c6fc:	4b2d      	ldr	r3, [pc, #180]	; (800c7b4 <_dtoa_r+0x624>)
 800c6fe:	4682      	mov	sl, r0
 800c700:	468b      	mov	fp, r1
 800c702:	4640      	mov	r0, r8
 800c704:	4649      	mov	r1, r9
 800c706:	2200      	movs	r2, #0
 800c708:	f7f3 ff86 	bl	8000618 <__aeabi_dmul>
 800c70c:	4680      	mov	r8, r0
 800c70e:	4689      	mov	r9, r1
 800c710:	e7c6      	b.n	800c6a0 <_dtoa_r+0x510>
 800c712:	4650      	mov	r0, sl
 800c714:	4659      	mov	r1, fp
 800c716:	f7f3 ff7f 	bl	8000618 <__aeabi_dmul>
 800c71a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c71c:	9d01      	ldr	r5, [sp, #4]
 800c71e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c720:	4682      	mov	sl, r0
 800c722:	468b      	mov	fp, r1
 800c724:	4649      	mov	r1, r9
 800c726:	4640      	mov	r0, r8
 800c728:	f7f4 fa26 	bl	8000b78 <__aeabi_d2iz>
 800c72c:	4606      	mov	r6, r0
 800c72e:	f7f3 ff09 	bl	8000544 <__aeabi_i2d>
 800c732:	3630      	adds	r6, #48	; 0x30
 800c734:	4602      	mov	r2, r0
 800c736:	460b      	mov	r3, r1
 800c738:	4640      	mov	r0, r8
 800c73a:	4649      	mov	r1, r9
 800c73c:	f7f3 fdb4 	bl	80002a8 <__aeabi_dsub>
 800c740:	f805 6b01 	strb.w	r6, [r5], #1
 800c744:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c746:	429d      	cmp	r5, r3
 800c748:	4680      	mov	r8, r0
 800c74a:	4689      	mov	r9, r1
 800c74c:	f04f 0200 	mov.w	r2, #0
 800c750:	d124      	bne.n	800c79c <_dtoa_r+0x60c>
 800c752:	4b1b      	ldr	r3, [pc, #108]	; (800c7c0 <_dtoa_r+0x630>)
 800c754:	4650      	mov	r0, sl
 800c756:	4659      	mov	r1, fp
 800c758:	f7f3 fda8 	bl	80002ac <__adddf3>
 800c75c:	4602      	mov	r2, r0
 800c75e:	460b      	mov	r3, r1
 800c760:	4640      	mov	r0, r8
 800c762:	4649      	mov	r1, r9
 800c764:	f7f4 f9e8 	bl	8000b38 <__aeabi_dcmpgt>
 800c768:	2800      	cmp	r0, #0
 800c76a:	d173      	bne.n	800c854 <_dtoa_r+0x6c4>
 800c76c:	4652      	mov	r2, sl
 800c76e:	465b      	mov	r3, fp
 800c770:	4913      	ldr	r1, [pc, #76]	; (800c7c0 <_dtoa_r+0x630>)
 800c772:	2000      	movs	r0, #0
 800c774:	f7f3 fd98 	bl	80002a8 <__aeabi_dsub>
 800c778:	4602      	mov	r2, r0
 800c77a:	460b      	mov	r3, r1
 800c77c:	4640      	mov	r0, r8
 800c77e:	4649      	mov	r1, r9
 800c780:	f7f4 f9bc 	bl	8000afc <__aeabi_dcmplt>
 800c784:	2800      	cmp	r0, #0
 800c786:	f43f af35 	beq.w	800c5f4 <_dtoa_r+0x464>
 800c78a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c78c:	1e6b      	subs	r3, r5, #1
 800c78e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c790:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c794:	2b30      	cmp	r3, #48	; 0x30
 800c796:	d0f8      	beq.n	800c78a <_dtoa_r+0x5fa>
 800c798:	9700      	str	r7, [sp, #0]
 800c79a:	e049      	b.n	800c830 <_dtoa_r+0x6a0>
 800c79c:	4b05      	ldr	r3, [pc, #20]	; (800c7b4 <_dtoa_r+0x624>)
 800c79e:	f7f3 ff3b 	bl	8000618 <__aeabi_dmul>
 800c7a2:	4680      	mov	r8, r0
 800c7a4:	4689      	mov	r9, r1
 800c7a6:	e7bd      	b.n	800c724 <_dtoa_r+0x594>
 800c7a8:	0800e800 	.word	0x0800e800
 800c7ac:	0800e7d8 	.word	0x0800e7d8
 800c7b0:	3ff00000 	.word	0x3ff00000
 800c7b4:	40240000 	.word	0x40240000
 800c7b8:	401c0000 	.word	0x401c0000
 800c7bc:	40140000 	.word	0x40140000
 800c7c0:	3fe00000 	.word	0x3fe00000
 800c7c4:	9d01      	ldr	r5, [sp, #4]
 800c7c6:	4656      	mov	r6, sl
 800c7c8:	465f      	mov	r7, fp
 800c7ca:	4642      	mov	r2, r8
 800c7cc:	464b      	mov	r3, r9
 800c7ce:	4630      	mov	r0, r6
 800c7d0:	4639      	mov	r1, r7
 800c7d2:	f7f4 f84b 	bl	800086c <__aeabi_ddiv>
 800c7d6:	f7f4 f9cf 	bl	8000b78 <__aeabi_d2iz>
 800c7da:	4682      	mov	sl, r0
 800c7dc:	f7f3 feb2 	bl	8000544 <__aeabi_i2d>
 800c7e0:	4642      	mov	r2, r8
 800c7e2:	464b      	mov	r3, r9
 800c7e4:	f7f3 ff18 	bl	8000618 <__aeabi_dmul>
 800c7e8:	4602      	mov	r2, r0
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	4630      	mov	r0, r6
 800c7ee:	4639      	mov	r1, r7
 800c7f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c7f4:	f7f3 fd58 	bl	80002a8 <__aeabi_dsub>
 800c7f8:	f805 6b01 	strb.w	r6, [r5], #1
 800c7fc:	9e01      	ldr	r6, [sp, #4]
 800c7fe:	9f03      	ldr	r7, [sp, #12]
 800c800:	1bae      	subs	r6, r5, r6
 800c802:	42b7      	cmp	r7, r6
 800c804:	4602      	mov	r2, r0
 800c806:	460b      	mov	r3, r1
 800c808:	d135      	bne.n	800c876 <_dtoa_r+0x6e6>
 800c80a:	f7f3 fd4f 	bl	80002ac <__adddf3>
 800c80e:	4642      	mov	r2, r8
 800c810:	464b      	mov	r3, r9
 800c812:	4606      	mov	r6, r0
 800c814:	460f      	mov	r7, r1
 800c816:	f7f4 f98f 	bl	8000b38 <__aeabi_dcmpgt>
 800c81a:	b9d0      	cbnz	r0, 800c852 <_dtoa_r+0x6c2>
 800c81c:	4642      	mov	r2, r8
 800c81e:	464b      	mov	r3, r9
 800c820:	4630      	mov	r0, r6
 800c822:	4639      	mov	r1, r7
 800c824:	f7f4 f960 	bl	8000ae8 <__aeabi_dcmpeq>
 800c828:	b110      	cbz	r0, 800c830 <_dtoa_r+0x6a0>
 800c82a:	f01a 0f01 	tst.w	sl, #1
 800c82e:	d110      	bne.n	800c852 <_dtoa_r+0x6c2>
 800c830:	4620      	mov	r0, r4
 800c832:	ee18 1a10 	vmov	r1, s16
 800c836:	f000 fd05 	bl	800d244 <_Bfree>
 800c83a:	2300      	movs	r3, #0
 800c83c:	9800      	ldr	r0, [sp, #0]
 800c83e:	702b      	strb	r3, [r5, #0]
 800c840:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c842:	3001      	adds	r0, #1
 800c844:	6018      	str	r0, [r3, #0]
 800c846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c848:	2b00      	cmp	r3, #0
 800c84a:	f43f acf1 	beq.w	800c230 <_dtoa_r+0xa0>
 800c84e:	601d      	str	r5, [r3, #0]
 800c850:	e4ee      	b.n	800c230 <_dtoa_r+0xa0>
 800c852:	9f00      	ldr	r7, [sp, #0]
 800c854:	462b      	mov	r3, r5
 800c856:	461d      	mov	r5, r3
 800c858:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c85c:	2a39      	cmp	r2, #57	; 0x39
 800c85e:	d106      	bne.n	800c86e <_dtoa_r+0x6de>
 800c860:	9a01      	ldr	r2, [sp, #4]
 800c862:	429a      	cmp	r2, r3
 800c864:	d1f7      	bne.n	800c856 <_dtoa_r+0x6c6>
 800c866:	9901      	ldr	r1, [sp, #4]
 800c868:	2230      	movs	r2, #48	; 0x30
 800c86a:	3701      	adds	r7, #1
 800c86c:	700a      	strb	r2, [r1, #0]
 800c86e:	781a      	ldrb	r2, [r3, #0]
 800c870:	3201      	adds	r2, #1
 800c872:	701a      	strb	r2, [r3, #0]
 800c874:	e790      	b.n	800c798 <_dtoa_r+0x608>
 800c876:	4ba6      	ldr	r3, [pc, #664]	; (800cb10 <_dtoa_r+0x980>)
 800c878:	2200      	movs	r2, #0
 800c87a:	f7f3 fecd 	bl	8000618 <__aeabi_dmul>
 800c87e:	2200      	movs	r2, #0
 800c880:	2300      	movs	r3, #0
 800c882:	4606      	mov	r6, r0
 800c884:	460f      	mov	r7, r1
 800c886:	f7f4 f92f 	bl	8000ae8 <__aeabi_dcmpeq>
 800c88a:	2800      	cmp	r0, #0
 800c88c:	d09d      	beq.n	800c7ca <_dtoa_r+0x63a>
 800c88e:	e7cf      	b.n	800c830 <_dtoa_r+0x6a0>
 800c890:	9a08      	ldr	r2, [sp, #32]
 800c892:	2a00      	cmp	r2, #0
 800c894:	f000 80d7 	beq.w	800ca46 <_dtoa_r+0x8b6>
 800c898:	9a06      	ldr	r2, [sp, #24]
 800c89a:	2a01      	cmp	r2, #1
 800c89c:	f300 80ba 	bgt.w	800ca14 <_dtoa_r+0x884>
 800c8a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c8a2:	2a00      	cmp	r2, #0
 800c8a4:	f000 80b2 	beq.w	800ca0c <_dtoa_r+0x87c>
 800c8a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c8ac:	9e07      	ldr	r6, [sp, #28]
 800c8ae:	9d04      	ldr	r5, [sp, #16]
 800c8b0:	9a04      	ldr	r2, [sp, #16]
 800c8b2:	441a      	add	r2, r3
 800c8b4:	9204      	str	r2, [sp, #16]
 800c8b6:	9a05      	ldr	r2, [sp, #20]
 800c8b8:	2101      	movs	r1, #1
 800c8ba:	441a      	add	r2, r3
 800c8bc:	4620      	mov	r0, r4
 800c8be:	9205      	str	r2, [sp, #20]
 800c8c0:	f000 fd78 	bl	800d3b4 <__i2b>
 800c8c4:	4607      	mov	r7, r0
 800c8c6:	2d00      	cmp	r5, #0
 800c8c8:	dd0c      	ble.n	800c8e4 <_dtoa_r+0x754>
 800c8ca:	9b05      	ldr	r3, [sp, #20]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	dd09      	ble.n	800c8e4 <_dtoa_r+0x754>
 800c8d0:	42ab      	cmp	r3, r5
 800c8d2:	9a04      	ldr	r2, [sp, #16]
 800c8d4:	bfa8      	it	ge
 800c8d6:	462b      	movge	r3, r5
 800c8d8:	1ad2      	subs	r2, r2, r3
 800c8da:	9204      	str	r2, [sp, #16]
 800c8dc:	9a05      	ldr	r2, [sp, #20]
 800c8de:	1aed      	subs	r5, r5, r3
 800c8e0:	1ad3      	subs	r3, r2, r3
 800c8e2:	9305      	str	r3, [sp, #20]
 800c8e4:	9b07      	ldr	r3, [sp, #28]
 800c8e6:	b31b      	cbz	r3, 800c930 <_dtoa_r+0x7a0>
 800c8e8:	9b08      	ldr	r3, [sp, #32]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	f000 80af 	beq.w	800ca4e <_dtoa_r+0x8be>
 800c8f0:	2e00      	cmp	r6, #0
 800c8f2:	dd13      	ble.n	800c91c <_dtoa_r+0x78c>
 800c8f4:	4639      	mov	r1, r7
 800c8f6:	4632      	mov	r2, r6
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	f000 fe1b 	bl	800d534 <__pow5mult>
 800c8fe:	ee18 2a10 	vmov	r2, s16
 800c902:	4601      	mov	r1, r0
 800c904:	4607      	mov	r7, r0
 800c906:	4620      	mov	r0, r4
 800c908:	f000 fd6a 	bl	800d3e0 <__multiply>
 800c90c:	ee18 1a10 	vmov	r1, s16
 800c910:	4680      	mov	r8, r0
 800c912:	4620      	mov	r0, r4
 800c914:	f000 fc96 	bl	800d244 <_Bfree>
 800c918:	ee08 8a10 	vmov	s16, r8
 800c91c:	9b07      	ldr	r3, [sp, #28]
 800c91e:	1b9a      	subs	r2, r3, r6
 800c920:	d006      	beq.n	800c930 <_dtoa_r+0x7a0>
 800c922:	ee18 1a10 	vmov	r1, s16
 800c926:	4620      	mov	r0, r4
 800c928:	f000 fe04 	bl	800d534 <__pow5mult>
 800c92c:	ee08 0a10 	vmov	s16, r0
 800c930:	2101      	movs	r1, #1
 800c932:	4620      	mov	r0, r4
 800c934:	f000 fd3e 	bl	800d3b4 <__i2b>
 800c938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	4606      	mov	r6, r0
 800c93e:	f340 8088 	ble.w	800ca52 <_dtoa_r+0x8c2>
 800c942:	461a      	mov	r2, r3
 800c944:	4601      	mov	r1, r0
 800c946:	4620      	mov	r0, r4
 800c948:	f000 fdf4 	bl	800d534 <__pow5mult>
 800c94c:	9b06      	ldr	r3, [sp, #24]
 800c94e:	2b01      	cmp	r3, #1
 800c950:	4606      	mov	r6, r0
 800c952:	f340 8081 	ble.w	800ca58 <_dtoa_r+0x8c8>
 800c956:	f04f 0800 	mov.w	r8, #0
 800c95a:	6933      	ldr	r3, [r6, #16]
 800c95c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c960:	6918      	ldr	r0, [r3, #16]
 800c962:	f000 fcd7 	bl	800d314 <__hi0bits>
 800c966:	f1c0 0020 	rsb	r0, r0, #32
 800c96a:	9b05      	ldr	r3, [sp, #20]
 800c96c:	4418      	add	r0, r3
 800c96e:	f010 001f 	ands.w	r0, r0, #31
 800c972:	f000 8092 	beq.w	800ca9a <_dtoa_r+0x90a>
 800c976:	f1c0 0320 	rsb	r3, r0, #32
 800c97a:	2b04      	cmp	r3, #4
 800c97c:	f340 808a 	ble.w	800ca94 <_dtoa_r+0x904>
 800c980:	f1c0 001c 	rsb	r0, r0, #28
 800c984:	9b04      	ldr	r3, [sp, #16]
 800c986:	4403      	add	r3, r0
 800c988:	9304      	str	r3, [sp, #16]
 800c98a:	9b05      	ldr	r3, [sp, #20]
 800c98c:	4403      	add	r3, r0
 800c98e:	4405      	add	r5, r0
 800c990:	9305      	str	r3, [sp, #20]
 800c992:	9b04      	ldr	r3, [sp, #16]
 800c994:	2b00      	cmp	r3, #0
 800c996:	dd07      	ble.n	800c9a8 <_dtoa_r+0x818>
 800c998:	ee18 1a10 	vmov	r1, s16
 800c99c:	461a      	mov	r2, r3
 800c99e:	4620      	mov	r0, r4
 800c9a0:	f000 fe22 	bl	800d5e8 <__lshift>
 800c9a4:	ee08 0a10 	vmov	s16, r0
 800c9a8:	9b05      	ldr	r3, [sp, #20]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	dd05      	ble.n	800c9ba <_dtoa_r+0x82a>
 800c9ae:	4631      	mov	r1, r6
 800c9b0:	461a      	mov	r2, r3
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	f000 fe18 	bl	800d5e8 <__lshift>
 800c9b8:	4606      	mov	r6, r0
 800c9ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d06e      	beq.n	800ca9e <_dtoa_r+0x90e>
 800c9c0:	ee18 0a10 	vmov	r0, s16
 800c9c4:	4631      	mov	r1, r6
 800c9c6:	f000 fe7f 	bl	800d6c8 <__mcmp>
 800c9ca:	2800      	cmp	r0, #0
 800c9cc:	da67      	bge.n	800ca9e <_dtoa_r+0x90e>
 800c9ce:	9b00      	ldr	r3, [sp, #0]
 800c9d0:	3b01      	subs	r3, #1
 800c9d2:	ee18 1a10 	vmov	r1, s16
 800c9d6:	9300      	str	r3, [sp, #0]
 800c9d8:	220a      	movs	r2, #10
 800c9da:	2300      	movs	r3, #0
 800c9dc:	4620      	mov	r0, r4
 800c9de:	f000 fc53 	bl	800d288 <__multadd>
 800c9e2:	9b08      	ldr	r3, [sp, #32]
 800c9e4:	ee08 0a10 	vmov	s16, r0
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	f000 81b1 	beq.w	800cd50 <_dtoa_r+0xbc0>
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	4639      	mov	r1, r7
 800c9f2:	220a      	movs	r2, #10
 800c9f4:	4620      	mov	r0, r4
 800c9f6:	f000 fc47 	bl	800d288 <__multadd>
 800c9fa:	9b02      	ldr	r3, [sp, #8]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	4607      	mov	r7, r0
 800ca00:	f300 808e 	bgt.w	800cb20 <_dtoa_r+0x990>
 800ca04:	9b06      	ldr	r3, [sp, #24]
 800ca06:	2b02      	cmp	r3, #2
 800ca08:	dc51      	bgt.n	800caae <_dtoa_r+0x91e>
 800ca0a:	e089      	b.n	800cb20 <_dtoa_r+0x990>
 800ca0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ca0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ca12:	e74b      	b.n	800c8ac <_dtoa_r+0x71c>
 800ca14:	9b03      	ldr	r3, [sp, #12]
 800ca16:	1e5e      	subs	r6, r3, #1
 800ca18:	9b07      	ldr	r3, [sp, #28]
 800ca1a:	42b3      	cmp	r3, r6
 800ca1c:	bfbf      	itttt	lt
 800ca1e:	9b07      	ldrlt	r3, [sp, #28]
 800ca20:	9607      	strlt	r6, [sp, #28]
 800ca22:	1af2      	sublt	r2, r6, r3
 800ca24:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ca26:	bfb6      	itet	lt
 800ca28:	189b      	addlt	r3, r3, r2
 800ca2a:	1b9e      	subge	r6, r3, r6
 800ca2c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ca2e:	9b03      	ldr	r3, [sp, #12]
 800ca30:	bfb8      	it	lt
 800ca32:	2600      	movlt	r6, #0
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	bfb7      	itett	lt
 800ca38:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ca3c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ca40:	1a9d      	sublt	r5, r3, r2
 800ca42:	2300      	movlt	r3, #0
 800ca44:	e734      	b.n	800c8b0 <_dtoa_r+0x720>
 800ca46:	9e07      	ldr	r6, [sp, #28]
 800ca48:	9d04      	ldr	r5, [sp, #16]
 800ca4a:	9f08      	ldr	r7, [sp, #32]
 800ca4c:	e73b      	b.n	800c8c6 <_dtoa_r+0x736>
 800ca4e:	9a07      	ldr	r2, [sp, #28]
 800ca50:	e767      	b.n	800c922 <_dtoa_r+0x792>
 800ca52:	9b06      	ldr	r3, [sp, #24]
 800ca54:	2b01      	cmp	r3, #1
 800ca56:	dc18      	bgt.n	800ca8a <_dtoa_r+0x8fa>
 800ca58:	f1ba 0f00 	cmp.w	sl, #0
 800ca5c:	d115      	bne.n	800ca8a <_dtoa_r+0x8fa>
 800ca5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca62:	b993      	cbnz	r3, 800ca8a <_dtoa_r+0x8fa>
 800ca64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ca68:	0d1b      	lsrs	r3, r3, #20
 800ca6a:	051b      	lsls	r3, r3, #20
 800ca6c:	b183      	cbz	r3, 800ca90 <_dtoa_r+0x900>
 800ca6e:	9b04      	ldr	r3, [sp, #16]
 800ca70:	3301      	adds	r3, #1
 800ca72:	9304      	str	r3, [sp, #16]
 800ca74:	9b05      	ldr	r3, [sp, #20]
 800ca76:	3301      	adds	r3, #1
 800ca78:	9305      	str	r3, [sp, #20]
 800ca7a:	f04f 0801 	mov.w	r8, #1
 800ca7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	f47f af6a 	bne.w	800c95a <_dtoa_r+0x7ca>
 800ca86:	2001      	movs	r0, #1
 800ca88:	e76f      	b.n	800c96a <_dtoa_r+0x7da>
 800ca8a:	f04f 0800 	mov.w	r8, #0
 800ca8e:	e7f6      	b.n	800ca7e <_dtoa_r+0x8ee>
 800ca90:	4698      	mov	r8, r3
 800ca92:	e7f4      	b.n	800ca7e <_dtoa_r+0x8ee>
 800ca94:	f43f af7d 	beq.w	800c992 <_dtoa_r+0x802>
 800ca98:	4618      	mov	r0, r3
 800ca9a:	301c      	adds	r0, #28
 800ca9c:	e772      	b.n	800c984 <_dtoa_r+0x7f4>
 800ca9e:	9b03      	ldr	r3, [sp, #12]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	dc37      	bgt.n	800cb14 <_dtoa_r+0x984>
 800caa4:	9b06      	ldr	r3, [sp, #24]
 800caa6:	2b02      	cmp	r3, #2
 800caa8:	dd34      	ble.n	800cb14 <_dtoa_r+0x984>
 800caaa:	9b03      	ldr	r3, [sp, #12]
 800caac:	9302      	str	r3, [sp, #8]
 800caae:	9b02      	ldr	r3, [sp, #8]
 800cab0:	b96b      	cbnz	r3, 800cace <_dtoa_r+0x93e>
 800cab2:	4631      	mov	r1, r6
 800cab4:	2205      	movs	r2, #5
 800cab6:	4620      	mov	r0, r4
 800cab8:	f000 fbe6 	bl	800d288 <__multadd>
 800cabc:	4601      	mov	r1, r0
 800cabe:	4606      	mov	r6, r0
 800cac0:	ee18 0a10 	vmov	r0, s16
 800cac4:	f000 fe00 	bl	800d6c8 <__mcmp>
 800cac8:	2800      	cmp	r0, #0
 800caca:	f73f adbb 	bgt.w	800c644 <_dtoa_r+0x4b4>
 800cace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cad0:	9d01      	ldr	r5, [sp, #4]
 800cad2:	43db      	mvns	r3, r3
 800cad4:	9300      	str	r3, [sp, #0]
 800cad6:	f04f 0800 	mov.w	r8, #0
 800cada:	4631      	mov	r1, r6
 800cadc:	4620      	mov	r0, r4
 800cade:	f000 fbb1 	bl	800d244 <_Bfree>
 800cae2:	2f00      	cmp	r7, #0
 800cae4:	f43f aea4 	beq.w	800c830 <_dtoa_r+0x6a0>
 800cae8:	f1b8 0f00 	cmp.w	r8, #0
 800caec:	d005      	beq.n	800cafa <_dtoa_r+0x96a>
 800caee:	45b8      	cmp	r8, r7
 800caf0:	d003      	beq.n	800cafa <_dtoa_r+0x96a>
 800caf2:	4641      	mov	r1, r8
 800caf4:	4620      	mov	r0, r4
 800caf6:	f000 fba5 	bl	800d244 <_Bfree>
 800cafa:	4639      	mov	r1, r7
 800cafc:	4620      	mov	r0, r4
 800cafe:	f000 fba1 	bl	800d244 <_Bfree>
 800cb02:	e695      	b.n	800c830 <_dtoa_r+0x6a0>
 800cb04:	2600      	movs	r6, #0
 800cb06:	4637      	mov	r7, r6
 800cb08:	e7e1      	b.n	800cace <_dtoa_r+0x93e>
 800cb0a:	9700      	str	r7, [sp, #0]
 800cb0c:	4637      	mov	r7, r6
 800cb0e:	e599      	b.n	800c644 <_dtoa_r+0x4b4>
 800cb10:	40240000 	.word	0x40240000
 800cb14:	9b08      	ldr	r3, [sp, #32]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	f000 80ca 	beq.w	800ccb0 <_dtoa_r+0xb20>
 800cb1c:	9b03      	ldr	r3, [sp, #12]
 800cb1e:	9302      	str	r3, [sp, #8]
 800cb20:	2d00      	cmp	r5, #0
 800cb22:	dd05      	ble.n	800cb30 <_dtoa_r+0x9a0>
 800cb24:	4639      	mov	r1, r7
 800cb26:	462a      	mov	r2, r5
 800cb28:	4620      	mov	r0, r4
 800cb2a:	f000 fd5d 	bl	800d5e8 <__lshift>
 800cb2e:	4607      	mov	r7, r0
 800cb30:	f1b8 0f00 	cmp.w	r8, #0
 800cb34:	d05b      	beq.n	800cbee <_dtoa_r+0xa5e>
 800cb36:	6879      	ldr	r1, [r7, #4]
 800cb38:	4620      	mov	r0, r4
 800cb3a:	f000 fb43 	bl	800d1c4 <_Balloc>
 800cb3e:	4605      	mov	r5, r0
 800cb40:	b928      	cbnz	r0, 800cb4e <_dtoa_r+0x9be>
 800cb42:	4b87      	ldr	r3, [pc, #540]	; (800cd60 <_dtoa_r+0xbd0>)
 800cb44:	4602      	mov	r2, r0
 800cb46:	f240 21ea 	movw	r1, #746	; 0x2ea
 800cb4a:	f7ff bb3b 	b.w	800c1c4 <_dtoa_r+0x34>
 800cb4e:	693a      	ldr	r2, [r7, #16]
 800cb50:	3202      	adds	r2, #2
 800cb52:	0092      	lsls	r2, r2, #2
 800cb54:	f107 010c 	add.w	r1, r7, #12
 800cb58:	300c      	adds	r0, #12
 800cb5a:	f7fe fc81 	bl	800b460 <memcpy>
 800cb5e:	2201      	movs	r2, #1
 800cb60:	4629      	mov	r1, r5
 800cb62:	4620      	mov	r0, r4
 800cb64:	f000 fd40 	bl	800d5e8 <__lshift>
 800cb68:	9b01      	ldr	r3, [sp, #4]
 800cb6a:	f103 0901 	add.w	r9, r3, #1
 800cb6e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800cb72:	4413      	add	r3, r2
 800cb74:	9305      	str	r3, [sp, #20]
 800cb76:	f00a 0301 	and.w	r3, sl, #1
 800cb7a:	46b8      	mov	r8, r7
 800cb7c:	9304      	str	r3, [sp, #16]
 800cb7e:	4607      	mov	r7, r0
 800cb80:	4631      	mov	r1, r6
 800cb82:	ee18 0a10 	vmov	r0, s16
 800cb86:	f7ff fa75 	bl	800c074 <quorem>
 800cb8a:	4641      	mov	r1, r8
 800cb8c:	9002      	str	r0, [sp, #8]
 800cb8e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cb92:	ee18 0a10 	vmov	r0, s16
 800cb96:	f000 fd97 	bl	800d6c8 <__mcmp>
 800cb9a:	463a      	mov	r2, r7
 800cb9c:	9003      	str	r0, [sp, #12]
 800cb9e:	4631      	mov	r1, r6
 800cba0:	4620      	mov	r0, r4
 800cba2:	f000 fdad 	bl	800d700 <__mdiff>
 800cba6:	68c2      	ldr	r2, [r0, #12]
 800cba8:	f109 3bff 	add.w	fp, r9, #4294967295
 800cbac:	4605      	mov	r5, r0
 800cbae:	bb02      	cbnz	r2, 800cbf2 <_dtoa_r+0xa62>
 800cbb0:	4601      	mov	r1, r0
 800cbb2:	ee18 0a10 	vmov	r0, s16
 800cbb6:	f000 fd87 	bl	800d6c8 <__mcmp>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	4629      	mov	r1, r5
 800cbbe:	4620      	mov	r0, r4
 800cbc0:	9207      	str	r2, [sp, #28]
 800cbc2:	f000 fb3f 	bl	800d244 <_Bfree>
 800cbc6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800cbca:	ea43 0102 	orr.w	r1, r3, r2
 800cbce:	9b04      	ldr	r3, [sp, #16]
 800cbd0:	430b      	orrs	r3, r1
 800cbd2:	464d      	mov	r5, r9
 800cbd4:	d10f      	bne.n	800cbf6 <_dtoa_r+0xa66>
 800cbd6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cbda:	d02a      	beq.n	800cc32 <_dtoa_r+0xaa2>
 800cbdc:	9b03      	ldr	r3, [sp, #12]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	dd02      	ble.n	800cbe8 <_dtoa_r+0xa58>
 800cbe2:	9b02      	ldr	r3, [sp, #8]
 800cbe4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800cbe8:	f88b a000 	strb.w	sl, [fp]
 800cbec:	e775      	b.n	800cada <_dtoa_r+0x94a>
 800cbee:	4638      	mov	r0, r7
 800cbf0:	e7ba      	b.n	800cb68 <_dtoa_r+0x9d8>
 800cbf2:	2201      	movs	r2, #1
 800cbf4:	e7e2      	b.n	800cbbc <_dtoa_r+0xa2c>
 800cbf6:	9b03      	ldr	r3, [sp, #12]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	db04      	blt.n	800cc06 <_dtoa_r+0xa76>
 800cbfc:	9906      	ldr	r1, [sp, #24]
 800cbfe:	430b      	orrs	r3, r1
 800cc00:	9904      	ldr	r1, [sp, #16]
 800cc02:	430b      	orrs	r3, r1
 800cc04:	d122      	bne.n	800cc4c <_dtoa_r+0xabc>
 800cc06:	2a00      	cmp	r2, #0
 800cc08:	ddee      	ble.n	800cbe8 <_dtoa_r+0xa58>
 800cc0a:	ee18 1a10 	vmov	r1, s16
 800cc0e:	2201      	movs	r2, #1
 800cc10:	4620      	mov	r0, r4
 800cc12:	f000 fce9 	bl	800d5e8 <__lshift>
 800cc16:	4631      	mov	r1, r6
 800cc18:	ee08 0a10 	vmov	s16, r0
 800cc1c:	f000 fd54 	bl	800d6c8 <__mcmp>
 800cc20:	2800      	cmp	r0, #0
 800cc22:	dc03      	bgt.n	800cc2c <_dtoa_r+0xa9c>
 800cc24:	d1e0      	bne.n	800cbe8 <_dtoa_r+0xa58>
 800cc26:	f01a 0f01 	tst.w	sl, #1
 800cc2a:	d0dd      	beq.n	800cbe8 <_dtoa_r+0xa58>
 800cc2c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cc30:	d1d7      	bne.n	800cbe2 <_dtoa_r+0xa52>
 800cc32:	2339      	movs	r3, #57	; 0x39
 800cc34:	f88b 3000 	strb.w	r3, [fp]
 800cc38:	462b      	mov	r3, r5
 800cc3a:	461d      	mov	r5, r3
 800cc3c:	3b01      	subs	r3, #1
 800cc3e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cc42:	2a39      	cmp	r2, #57	; 0x39
 800cc44:	d071      	beq.n	800cd2a <_dtoa_r+0xb9a>
 800cc46:	3201      	adds	r2, #1
 800cc48:	701a      	strb	r2, [r3, #0]
 800cc4a:	e746      	b.n	800cada <_dtoa_r+0x94a>
 800cc4c:	2a00      	cmp	r2, #0
 800cc4e:	dd07      	ble.n	800cc60 <_dtoa_r+0xad0>
 800cc50:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cc54:	d0ed      	beq.n	800cc32 <_dtoa_r+0xaa2>
 800cc56:	f10a 0301 	add.w	r3, sl, #1
 800cc5a:	f88b 3000 	strb.w	r3, [fp]
 800cc5e:	e73c      	b.n	800cada <_dtoa_r+0x94a>
 800cc60:	9b05      	ldr	r3, [sp, #20]
 800cc62:	f809 ac01 	strb.w	sl, [r9, #-1]
 800cc66:	4599      	cmp	r9, r3
 800cc68:	d047      	beq.n	800ccfa <_dtoa_r+0xb6a>
 800cc6a:	ee18 1a10 	vmov	r1, s16
 800cc6e:	2300      	movs	r3, #0
 800cc70:	220a      	movs	r2, #10
 800cc72:	4620      	mov	r0, r4
 800cc74:	f000 fb08 	bl	800d288 <__multadd>
 800cc78:	45b8      	cmp	r8, r7
 800cc7a:	ee08 0a10 	vmov	s16, r0
 800cc7e:	f04f 0300 	mov.w	r3, #0
 800cc82:	f04f 020a 	mov.w	r2, #10
 800cc86:	4641      	mov	r1, r8
 800cc88:	4620      	mov	r0, r4
 800cc8a:	d106      	bne.n	800cc9a <_dtoa_r+0xb0a>
 800cc8c:	f000 fafc 	bl	800d288 <__multadd>
 800cc90:	4680      	mov	r8, r0
 800cc92:	4607      	mov	r7, r0
 800cc94:	f109 0901 	add.w	r9, r9, #1
 800cc98:	e772      	b.n	800cb80 <_dtoa_r+0x9f0>
 800cc9a:	f000 faf5 	bl	800d288 <__multadd>
 800cc9e:	4639      	mov	r1, r7
 800cca0:	4680      	mov	r8, r0
 800cca2:	2300      	movs	r3, #0
 800cca4:	220a      	movs	r2, #10
 800cca6:	4620      	mov	r0, r4
 800cca8:	f000 faee 	bl	800d288 <__multadd>
 800ccac:	4607      	mov	r7, r0
 800ccae:	e7f1      	b.n	800cc94 <_dtoa_r+0xb04>
 800ccb0:	9b03      	ldr	r3, [sp, #12]
 800ccb2:	9302      	str	r3, [sp, #8]
 800ccb4:	9d01      	ldr	r5, [sp, #4]
 800ccb6:	ee18 0a10 	vmov	r0, s16
 800ccba:	4631      	mov	r1, r6
 800ccbc:	f7ff f9da 	bl	800c074 <quorem>
 800ccc0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ccc4:	9b01      	ldr	r3, [sp, #4]
 800ccc6:	f805 ab01 	strb.w	sl, [r5], #1
 800ccca:	1aea      	subs	r2, r5, r3
 800cccc:	9b02      	ldr	r3, [sp, #8]
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	dd09      	ble.n	800cce6 <_dtoa_r+0xb56>
 800ccd2:	ee18 1a10 	vmov	r1, s16
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	220a      	movs	r2, #10
 800ccda:	4620      	mov	r0, r4
 800ccdc:	f000 fad4 	bl	800d288 <__multadd>
 800cce0:	ee08 0a10 	vmov	s16, r0
 800cce4:	e7e7      	b.n	800ccb6 <_dtoa_r+0xb26>
 800cce6:	9b02      	ldr	r3, [sp, #8]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	bfc8      	it	gt
 800ccec:	461d      	movgt	r5, r3
 800ccee:	9b01      	ldr	r3, [sp, #4]
 800ccf0:	bfd8      	it	le
 800ccf2:	2501      	movle	r5, #1
 800ccf4:	441d      	add	r5, r3
 800ccf6:	f04f 0800 	mov.w	r8, #0
 800ccfa:	ee18 1a10 	vmov	r1, s16
 800ccfe:	2201      	movs	r2, #1
 800cd00:	4620      	mov	r0, r4
 800cd02:	f000 fc71 	bl	800d5e8 <__lshift>
 800cd06:	4631      	mov	r1, r6
 800cd08:	ee08 0a10 	vmov	s16, r0
 800cd0c:	f000 fcdc 	bl	800d6c8 <__mcmp>
 800cd10:	2800      	cmp	r0, #0
 800cd12:	dc91      	bgt.n	800cc38 <_dtoa_r+0xaa8>
 800cd14:	d102      	bne.n	800cd1c <_dtoa_r+0xb8c>
 800cd16:	f01a 0f01 	tst.w	sl, #1
 800cd1a:	d18d      	bne.n	800cc38 <_dtoa_r+0xaa8>
 800cd1c:	462b      	mov	r3, r5
 800cd1e:	461d      	mov	r5, r3
 800cd20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd24:	2a30      	cmp	r2, #48	; 0x30
 800cd26:	d0fa      	beq.n	800cd1e <_dtoa_r+0xb8e>
 800cd28:	e6d7      	b.n	800cada <_dtoa_r+0x94a>
 800cd2a:	9a01      	ldr	r2, [sp, #4]
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d184      	bne.n	800cc3a <_dtoa_r+0xaaa>
 800cd30:	9b00      	ldr	r3, [sp, #0]
 800cd32:	3301      	adds	r3, #1
 800cd34:	9300      	str	r3, [sp, #0]
 800cd36:	2331      	movs	r3, #49	; 0x31
 800cd38:	7013      	strb	r3, [r2, #0]
 800cd3a:	e6ce      	b.n	800cada <_dtoa_r+0x94a>
 800cd3c:	4b09      	ldr	r3, [pc, #36]	; (800cd64 <_dtoa_r+0xbd4>)
 800cd3e:	f7ff ba95 	b.w	800c26c <_dtoa_r+0xdc>
 800cd42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	f47f aa6e 	bne.w	800c226 <_dtoa_r+0x96>
 800cd4a:	4b07      	ldr	r3, [pc, #28]	; (800cd68 <_dtoa_r+0xbd8>)
 800cd4c:	f7ff ba8e 	b.w	800c26c <_dtoa_r+0xdc>
 800cd50:	9b02      	ldr	r3, [sp, #8]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	dcae      	bgt.n	800ccb4 <_dtoa_r+0xb24>
 800cd56:	9b06      	ldr	r3, [sp, #24]
 800cd58:	2b02      	cmp	r3, #2
 800cd5a:	f73f aea8 	bgt.w	800caae <_dtoa_r+0x91e>
 800cd5e:	e7a9      	b.n	800ccb4 <_dtoa_r+0xb24>
 800cd60:	0800e70b 	.word	0x0800e70b
 800cd64:	0800e668 	.word	0x0800e668
 800cd68:	0800e68c 	.word	0x0800e68c

0800cd6c <__sflush_r>:
 800cd6c:	898a      	ldrh	r2, [r1, #12]
 800cd6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd72:	4605      	mov	r5, r0
 800cd74:	0710      	lsls	r0, r2, #28
 800cd76:	460c      	mov	r4, r1
 800cd78:	d458      	bmi.n	800ce2c <__sflush_r+0xc0>
 800cd7a:	684b      	ldr	r3, [r1, #4]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	dc05      	bgt.n	800cd8c <__sflush_r+0x20>
 800cd80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	dc02      	bgt.n	800cd8c <__sflush_r+0x20>
 800cd86:	2000      	movs	r0, #0
 800cd88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd8e:	2e00      	cmp	r6, #0
 800cd90:	d0f9      	beq.n	800cd86 <__sflush_r+0x1a>
 800cd92:	2300      	movs	r3, #0
 800cd94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cd98:	682f      	ldr	r7, [r5, #0]
 800cd9a:	602b      	str	r3, [r5, #0]
 800cd9c:	d032      	beq.n	800ce04 <__sflush_r+0x98>
 800cd9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cda0:	89a3      	ldrh	r3, [r4, #12]
 800cda2:	075a      	lsls	r2, r3, #29
 800cda4:	d505      	bpl.n	800cdb2 <__sflush_r+0x46>
 800cda6:	6863      	ldr	r3, [r4, #4]
 800cda8:	1ac0      	subs	r0, r0, r3
 800cdaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cdac:	b10b      	cbz	r3, 800cdb2 <__sflush_r+0x46>
 800cdae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cdb0:	1ac0      	subs	r0, r0, r3
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cdb8:	6a21      	ldr	r1, [r4, #32]
 800cdba:	4628      	mov	r0, r5
 800cdbc:	47b0      	blx	r6
 800cdbe:	1c43      	adds	r3, r0, #1
 800cdc0:	89a3      	ldrh	r3, [r4, #12]
 800cdc2:	d106      	bne.n	800cdd2 <__sflush_r+0x66>
 800cdc4:	6829      	ldr	r1, [r5, #0]
 800cdc6:	291d      	cmp	r1, #29
 800cdc8:	d82c      	bhi.n	800ce24 <__sflush_r+0xb8>
 800cdca:	4a2a      	ldr	r2, [pc, #168]	; (800ce74 <__sflush_r+0x108>)
 800cdcc:	40ca      	lsrs	r2, r1
 800cdce:	07d6      	lsls	r6, r2, #31
 800cdd0:	d528      	bpl.n	800ce24 <__sflush_r+0xb8>
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	6062      	str	r2, [r4, #4]
 800cdd6:	04d9      	lsls	r1, r3, #19
 800cdd8:	6922      	ldr	r2, [r4, #16]
 800cdda:	6022      	str	r2, [r4, #0]
 800cddc:	d504      	bpl.n	800cde8 <__sflush_r+0x7c>
 800cdde:	1c42      	adds	r2, r0, #1
 800cde0:	d101      	bne.n	800cde6 <__sflush_r+0x7a>
 800cde2:	682b      	ldr	r3, [r5, #0]
 800cde4:	b903      	cbnz	r3, 800cde8 <__sflush_r+0x7c>
 800cde6:	6560      	str	r0, [r4, #84]	; 0x54
 800cde8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cdea:	602f      	str	r7, [r5, #0]
 800cdec:	2900      	cmp	r1, #0
 800cdee:	d0ca      	beq.n	800cd86 <__sflush_r+0x1a>
 800cdf0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cdf4:	4299      	cmp	r1, r3
 800cdf6:	d002      	beq.n	800cdfe <__sflush_r+0x92>
 800cdf8:	4628      	mov	r0, r5
 800cdfa:	f000 fd7d 	bl	800d8f8 <_free_r>
 800cdfe:	2000      	movs	r0, #0
 800ce00:	6360      	str	r0, [r4, #52]	; 0x34
 800ce02:	e7c1      	b.n	800cd88 <__sflush_r+0x1c>
 800ce04:	6a21      	ldr	r1, [r4, #32]
 800ce06:	2301      	movs	r3, #1
 800ce08:	4628      	mov	r0, r5
 800ce0a:	47b0      	blx	r6
 800ce0c:	1c41      	adds	r1, r0, #1
 800ce0e:	d1c7      	bne.n	800cda0 <__sflush_r+0x34>
 800ce10:	682b      	ldr	r3, [r5, #0]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d0c4      	beq.n	800cda0 <__sflush_r+0x34>
 800ce16:	2b1d      	cmp	r3, #29
 800ce18:	d001      	beq.n	800ce1e <__sflush_r+0xb2>
 800ce1a:	2b16      	cmp	r3, #22
 800ce1c:	d101      	bne.n	800ce22 <__sflush_r+0xb6>
 800ce1e:	602f      	str	r7, [r5, #0]
 800ce20:	e7b1      	b.n	800cd86 <__sflush_r+0x1a>
 800ce22:	89a3      	ldrh	r3, [r4, #12]
 800ce24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce28:	81a3      	strh	r3, [r4, #12]
 800ce2a:	e7ad      	b.n	800cd88 <__sflush_r+0x1c>
 800ce2c:	690f      	ldr	r7, [r1, #16]
 800ce2e:	2f00      	cmp	r7, #0
 800ce30:	d0a9      	beq.n	800cd86 <__sflush_r+0x1a>
 800ce32:	0793      	lsls	r3, r2, #30
 800ce34:	680e      	ldr	r6, [r1, #0]
 800ce36:	bf08      	it	eq
 800ce38:	694b      	ldreq	r3, [r1, #20]
 800ce3a:	600f      	str	r7, [r1, #0]
 800ce3c:	bf18      	it	ne
 800ce3e:	2300      	movne	r3, #0
 800ce40:	eba6 0807 	sub.w	r8, r6, r7
 800ce44:	608b      	str	r3, [r1, #8]
 800ce46:	f1b8 0f00 	cmp.w	r8, #0
 800ce4a:	dd9c      	ble.n	800cd86 <__sflush_r+0x1a>
 800ce4c:	6a21      	ldr	r1, [r4, #32]
 800ce4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce50:	4643      	mov	r3, r8
 800ce52:	463a      	mov	r2, r7
 800ce54:	4628      	mov	r0, r5
 800ce56:	47b0      	blx	r6
 800ce58:	2800      	cmp	r0, #0
 800ce5a:	dc06      	bgt.n	800ce6a <__sflush_r+0xfe>
 800ce5c:	89a3      	ldrh	r3, [r4, #12]
 800ce5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce62:	81a3      	strh	r3, [r4, #12]
 800ce64:	f04f 30ff 	mov.w	r0, #4294967295
 800ce68:	e78e      	b.n	800cd88 <__sflush_r+0x1c>
 800ce6a:	4407      	add	r7, r0
 800ce6c:	eba8 0800 	sub.w	r8, r8, r0
 800ce70:	e7e9      	b.n	800ce46 <__sflush_r+0xda>
 800ce72:	bf00      	nop
 800ce74:	20400001 	.word	0x20400001

0800ce78 <_fflush_r>:
 800ce78:	b538      	push	{r3, r4, r5, lr}
 800ce7a:	690b      	ldr	r3, [r1, #16]
 800ce7c:	4605      	mov	r5, r0
 800ce7e:	460c      	mov	r4, r1
 800ce80:	b913      	cbnz	r3, 800ce88 <_fflush_r+0x10>
 800ce82:	2500      	movs	r5, #0
 800ce84:	4628      	mov	r0, r5
 800ce86:	bd38      	pop	{r3, r4, r5, pc}
 800ce88:	b118      	cbz	r0, 800ce92 <_fflush_r+0x1a>
 800ce8a:	6983      	ldr	r3, [r0, #24]
 800ce8c:	b90b      	cbnz	r3, 800ce92 <_fflush_r+0x1a>
 800ce8e:	f000 f887 	bl	800cfa0 <__sinit>
 800ce92:	4b14      	ldr	r3, [pc, #80]	; (800cee4 <_fflush_r+0x6c>)
 800ce94:	429c      	cmp	r4, r3
 800ce96:	d11b      	bne.n	800ced0 <_fflush_r+0x58>
 800ce98:	686c      	ldr	r4, [r5, #4]
 800ce9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d0ef      	beq.n	800ce82 <_fflush_r+0xa>
 800cea2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cea4:	07d0      	lsls	r0, r2, #31
 800cea6:	d404      	bmi.n	800ceb2 <_fflush_r+0x3a>
 800cea8:	0599      	lsls	r1, r3, #22
 800ceaa:	d402      	bmi.n	800ceb2 <_fflush_r+0x3a>
 800ceac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ceae:	f000 f91a 	bl	800d0e6 <__retarget_lock_acquire_recursive>
 800ceb2:	4628      	mov	r0, r5
 800ceb4:	4621      	mov	r1, r4
 800ceb6:	f7ff ff59 	bl	800cd6c <__sflush_r>
 800ceba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cebc:	07da      	lsls	r2, r3, #31
 800cebe:	4605      	mov	r5, r0
 800cec0:	d4e0      	bmi.n	800ce84 <_fflush_r+0xc>
 800cec2:	89a3      	ldrh	r3, [r4, #12]
 800cec4:	059b      	lsls	r3, r3, #22
 800cec6:	d4dd      	bmi.n	800ce84 <_fflush_r+0xc>
 800cec8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ceca:	f000 f90d 	bl	800d0e8 <__retarget_lock_release_recursive>
 800cece:	e7d9      	b.n	800ce84 <_fflush_r+0xc>
 800ced0:	4b05      	ldr	r3, [pc, #20]	; (800cee8 <_fflush_r+0x70>)
 800ced2:	429c      	cmp	r4, r3
 800ced4:	d101      	bne.n	800ceda <_fflush_r+0x62>
 800ced6:	68ac      	ldr	r4, [r5, #8]
 800ced8:	e7df      	b.n	800ce9a <_fflush_r+0x22>
 800ceda:	4b04      	ldr	r3, [pc, #16]	; (800ceec <_fflush_r+0x74>)
 800cedc:	429c      	cmp	r4, r3
 800cede:	bf08      	it	eq
 800cee0:	68ec      	ldreq	r4, [r5, #12]
 800cee2:	e7da      	b.n	800ce9a <_fflush_r+0x22>
 800cee4:	0800e73c 	.word	0x0800e73c
 800cee8:	0800e75c 	.word	0x0800e75c
 800ceec:	0800e71c 	.word	0x0800e71c

0800cef0 <std>:
 800cef0:	2300      	movs	r3, #0
 800cef2:	b510      	push	{r4, lr}
 800cef4:	4604      	mov	r4, r0
 800cef6:	e9c0 3300 	strd	r3, r3, [r0]
 800cefa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cefe:	6083      	str	r3, [r0, #8]
 800cf00:	8181      	strh	r1, [r0, #12]
 800cf02:	6643      	str	r3, [r0, #100]	; 0x64
 800cf04:	81c2      	strh	r2, [r0, #14]
 800cf06:	6183      	str	r3, [r0, #24]
 800cf08:	4619      	mov	r1, r3
 800cf0a:	2208      	movs	r2, #8
 800cf0c:	305c      	adds	r0, #92	; 0x5c
 800cf0e:	f7fe fab5 	bl	800b47c <memset>
 800cf12:	4b05      	ldr	r3, [pc, #20]	; (800cf28 <std+0x38>)
 800cf14:	6263      	str	r3, [r4, #36]	; 0x24
 800cf16:	4b05      	ldr	r3, [pc, #20]	; (800cf2c <std+0x3c>)
 800cf18:	62a3      	str	r3, [r4, #40]	; 0x28
 800cf1a:	4b05      	ldr	r3, [pc, #20]	; (800cf30 <std+0x40>)
 800cf1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cf1e:	4b05      	ldr	r3, [pc, #20]	; (800cf34 <std+0x44>)
 800cf20:	6224      	str	r4, [r4, #32]
 800cf22:	6323      	str	r3, [r4, #48]	; 0x30
 800cf24:	bd10      	pop	{r4, pc}
 800cf26:	bf00      	nop
 800cf28:	0800e045 	.word	0x0800e045
 800cf2c:	0800e067 	.word	0x0800e067
 800cf30:	0800e09f 	.word	0x0800e09f
 800cf34:	0800e0c3 	.word	0x0800e0c3

0800cf38 <_cleanup_r>:
 800cf38:	4901      	ldr	r1, [pc, #4]	; (800cf40 <_cleanup_r+0x8>)
 800cf3a:	f000 b8af 	b.w	800d09c <_fwalk_reent>
 800cf3e:	bf00      	nop
 800cf40:	0800ce79 	.word	0x0800ce79

0800cf44 <__sfmoreglue>:
 800cf44:	b570      	push	{r4, r5, r6, lr}
 800cf46:	2268      	movs	r2, #104	; 0x68
 800cf48:	1e4d      	subs	r5, r1, #1
 800cf4a:	4355      	muls	r5, r2
 800cf4c:	460e      	mov	r6, r1
 800cf4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cf52:	f000 fd3d 	bl	800d9d0 <_malloc_r>
 800cf56:	4604      	mov	r4, r0
 800cf58:	b140      	cbz	r0, 800cf6c <__sfmoreglue+0x28>
 800cf5a:	2100      	movs	r1, #0
 800cf5c:	e9c0 1600 	strd	r1, r6, [r0]
 800cf60:	300c      	adds	r0, #12
 800cf62:	60a0      	str	r0, [r4, #8]
 800cf64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cf68:	f7fe fa88 	bl	800b47c <memset>
 800cf6c:	4620      	mov	r0, r4
 800cf6e:	bd70      	pop	{r4, r5, r6, pc}

0800cf70 <__sfp_lock_acquire>:
 800cf70:	4801      	ldr	r0, [pc, #4]	; (800cf78 <__sfp_lock_acquire+0x8>)
 800cf72:	f000 b8b8 	b.w	800d0e6 <__retarget_lock_acquire_recursive>
 800cf76:	bf00      	nop
 800cf78:	20004c59 	.word	0x20004c59

0800cf7c <__sfp_lock_release>:
 800cf7c:	4801      	ldr	r0, [pc, #4]	; (800cf84 <__sfp_lock_release+0x8>)
 800cf7e:	f000 b8b3 	b.w	800d0e8 <__retarget_lock_release_recursive>
 800cf82:	bf00      	nop
 800cf84:	20004c59 	.word	0x20004c59

0800cf88 <__sinit_lock_acquire>:
 800cf88:	4801      	ldr	r0, [pc, #4]	; (800cf90 <__sinit_lock_acquire+0x8>)
 800cf8a:	f000 b8ac 	b.w	800d0e6 <__retarget_lock_acquire_recursive>
 800cf8e:	bf00      	nop
 800cf90:	20004c5a 	.word	0x20004c5a

0800cf94 <__sinit_lock_release>:
 800cf94:	4801      	ldr	r0, [pc, #4]	; (800cf9c <__sinit_lock_release+0x8>)
 800cf96:	f000 b8a7 	b.w	800d0e8 <__retarget_lock_release_recursive>
 800cf9a:	bf00      	nop
 800cf9c:	20004c5a 	.word	0x20004c5a

0800cfa0 <__sinit>:
 800cfa0:	b510      	push	{r4, lr}
 800cfa2:	4604      	mov	r4, r0
 800cfa4:	f7ff fff0 	bl	800cf88 <__sinit_lock_acquire>
 800cfa8:	69a3      	ldr	r3, [r4, #24]
 800cfaa:	b11b      	cbz	r3, 800cfb4 <__sinit+0x14>
 800cfac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfb0:	f7ff bff0 	b.w	800cf94 <__sinit_lock_release>
 800cfb4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cfb8:	6523      	str	r3, [r4, #80]	; 0x50
 800cfba:	4b13      	ldr	r3, [pc, #76]	; (800d008 <__sinit+0x68>)
 800cfbc:	4a13      	ldr	r2, [pc, #76]	; (800d00c <__sinit+0x6c>)
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	62a2      	str	r2, [r4, #40]	; 0x28
 800cfc2:	42a3      	cmp	r3, r4
 800cfc4:	bf04      	itt	eq
 800cfc6:	2301      	moveq	r3, #1
 800cfc8:	61a3      	streq	r3, [r4, #24]
 800cfca:	4620      	mov	r0, r4
 800cfcc:	f000 f820 	bl	800d010 <__sfp>
 800cfd0:	6060      	str	r0, [r4, #4]
 800cfd2:	4620      	mov	r0, r4
 800cfd4:	f000 f81c 	bl	800d010 <__sfp>
 800cfd8:	60a0      	str	r0, [r4, #8]
 800cfda:	4620      	mov	r0, r4
 800cfdc:	f000 f818 	bl	800d010 <__sfp>
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	60e0      	str	r0, [r4, #12]
 800cfe4:	2104      	movs	r1, #4
 800cfe6:	6860      	ldr	r0, [r4, #4]
 800cfe8:	f7ff ff82 	bl	800cef0 <std>
 800cfec:	68a0      	ldr	r0, [r4, #8]
 800cfee:	2201      	movs	r2, #1
 800cff0:	2109      	movs	r1, #9
 800cff2:	f7ff ff7d 	bl	800cef0 <std>
 800cff6:	68e0      	ldr	r0, [r4, #12]
 800cff8:	2202      	movs	r2, #2
 800cffa:	2112      	movs	r1, #18
 800cffc:	f7ff ff78 	bl	800cef0 <std>
 800d000:	2301      	movs	r3, #1
 800d002:	61a3      	str	r3, [r4, #24]
 800d004:	e7d2      	b.n	800cfac <__sinit+0xc>
 800d006:	bf00      	nop
 800d008:	0800e654 	.word	0x0800e654
 800d00c:	0800cf39 	.word	0x0800cf39

0800d010 <__sfp>:
 800d010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d012:	4607      	mov	r7, r0
 800d014:	f7ff ffac 	bl	800cf70 <__sfp_lock_acquire>
 800d018:	4b1e      	ldr	r3, [pc, #120]	; (800d094 <__sfp+0x84>)
 800d01a:	681e      	ldr	r6, [r3, #0]
 800d01c:	69b3      	ldr	r3, [r6, #24]
 800d01e:	b913      	cbnz	r3, 800d026 <__sfp+0x16>
 800d020:	4630      	mov	r0, r6
 800d022:	f7ff ffbd 	bl	800cfa0 <__sinit>
 800d026:	3648      	adds	r6, #72	; 0x48
 800d028:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d02c:	3b01      	subs	r3, #1
 800d02e:	d503      	bpl.n	800d038 <__sfp+0x28>
 800d030:	6833      	ldr	r3, [r6, #0]
 800d032:	b30b      	cbz	r3, 800d078 <__sfp+0x68>
 800d034:	6836      	ldr	r6, [r6, #0]
 800d036:	e7f7      	b.n	800d028 <__sfp+0x18>
 800d038:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d03c:	b9d5      	cbnz	r5, 800d074 <__sfp+0x64>
 800d03e:	4b16      	ldr	r3, [pc, #88]	; (800d098 <__sfp+0x88>)
 800d040:	60e3      	str	r3, [r4, #12]
 800d042:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d046:	6665      	str	r5, [r4, #100]	; 0x64
 800d048:	f000 f84c 	bl	800d0e4 <__retarget_lock_init_recursive>
 800d04c:	f7ff ff96 	bl	800cf7c <__sfp_lock_release>
 800d050:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d054:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d058:	6025      	str	r5, [r4, #0]
 800d05a:	61a5      	str	r5, [r4, #24]
 800d05c:	2208      	movs	r2, #8
 800d05e:	4629      	mov	r1, r5
 800d060:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d064:	f7fe fa0a 	bl	800b47c <memset>
 800d068:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d06c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d070:	4620      	mov	r0, r4
 800d072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d074:	3468      	adds	r4, #104	; 0x68
 800d076:	e7d9      	b.n	800d02c <__sfp+0x1c>
 800d078:	2104      	movs	r1, #4
 800d07a:	4638      	mov	r0, r7
 800d07c:	f7ff ff62 	bl	800cf44 <__sfmoreglue>
 800d080:	4604      	mov	r4, r0
 800d082:	6030      	str	r0, [r6, #0]
 800d084:	2800      	cmp	r0, #0
 800d086:	d1d5      	bne.n	800d034 <__sfp+0x24>
 800d088:	f7ff ff78 	bl	800cf7c <__sfp_lock_release>
 800d08c:	230c      	movs	r3, #12
 800d08e:	603b      	str	r3, [r7, #0]
 800d090:	e7ee      	b.n	800d070 <__sfp+0x60>
 800d092:	bf00      	nop
 800d094:	0800e654 	.word	0x0800e654
 800d098:	ffff0001 	.word	0xffff0001

0800d09c <_fwalk_reent>:
 800d09c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0a0:	4606      	mov	r6, r0
 800d0a2:	4688      	mov	r8, r1
 800d0a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d0a8:	2700      	movs	r7, #0
 800d0aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d0ae:	f1b9 0901 	subs.w	r9, r9, #1
 800d0b2:	d505      	bpl.n	800d0c0 <_fwalk_reent+0x24>
 800d0b4:	6824      	ldr	r4, [r4, #0]
 800d0b6:	2c00      	cmp	r4, #0
 800d0b8:	d1f7      	bne.n	800d0aa <_fwalk_reent+0xe>
 800d0ba:	4638      	mov	r0, r7
 800d0bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0c0:	89ab      	ldrh	r3, [r5, #12]
 800d0c2:	2b01      	cmp	r3, #1
 800d0c4:	d907      	bls.n	800d0d6 <_fwalk_reent+0x3a>
 800d0c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	d003      	beq.n	800d0d6 <_fwalk_reent+0x3a>
 800d0ce:	4629      	mov	r1, r5
 800d0d0:	4630      	mov	r0, r6
 800d0d2:	47c0      	blx	r8
 800d0d4:	4307      	orrs	r7, r0
 800d0d6:	3568      	adds	r5, #104	; 0x68
 800d0d8:	e7e9      	b.n	800d0ae <_fwalk_reent+0x12>
	...

0800d0dc <_localeconv_r>:
 800d0dc:	4800      	ldr	r0, [pc, #0]	; (800d0e0 <_localeconv_r+0x4>)
 800d0de:	4770      	bx	lr
 800d0e0:	20000164 	.word	0x20000164

0800d0e4 <__retarget_lock_init_recursive>:
 800d0e4:	4770      	bx	lr

0800d0e6 <__retarget_lock_acquire_recursive>:
 800d0e6:	4770      	bx	lr

0800d0e8 <__retarget_lock_release_recursive>:
 800d0e8:	4770      	bx	lr

0800d0ea <__swhatbuf_r>:
 800d0ea:	b570      	push	{r4, r5, r6, lr}
 800d0ec:	460e      	mov	r6, r1
 800d0ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0f2:	2900      	cmp	r1, #0
 800d0f4:	b096      	sub	sp, #88	; 0x58
 800d0f6:	4614      	mov	r4, r2
 800d0f8:	461d      	mov	r5, r3
 800d0fa:	da08      	bge.n	800d10e <__swhatbuf_r+0x24>
 800d0fc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d100:	2200      	movs	r2, #0
 800d102:	602a      	str	r2, [r5, #0]
 800d104:	061a      	lsls	r2, r3, #24
 800d106:	d410      	bmi.n	800d12a <__swhatbuf_r+0x40>
 800d108:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d10c:	e00e      	b.n	800d12c <__swhatbuf_r+0x42>
 800d10e:	466a      	mov	r2, sp
 800d110:	f001 f82e 	bl	800e170 <_fstat_r>
 800d114:	2800      	cmp	r0, #0
 800d116:	dbf1      	blt.n	800d0fc <__swhatbuf_r+0x12>
 800d118:	9a01      	ldr	r2, [sp, #4]
 800d11a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d11e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d122:	425a      	negs	r2, r3
 800d124:	415a      	adcs	r2, r3
 800d126:	602a      	str	r2, [r5, #0]
 800d128:	e7ee      	b.n	800d108 <__swhatbuf_r+0x1e>
 800d12a:	2340      	movs	r3, #64	; 0x40
 800d12c:	2000      	movs	r0, #0
 800d12e:	6023      	str	r3, [r4, #0]
 800d130:	b016      	add	sp, #88	; 0x58
 800d132:	bd70      	pop	{r4, r5, r6, pc}

0800d134 <__smakebuf_r>:
 800d134:	898b      	ldrh	r3, [r1, #12]
 800d136:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d138:	079d      	lsls	r5, r3, #30
 800d13a:	4606      	mov	r6, r0
 800d13c:	460c      	mov	r4, r1
 800d13e:	d507      	bpl.n	800d150 <__smakebuf_r+0x1c>
 800d140:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d144:	6023      	str	r3, [r4, #0]
 800d146:	6123      	str	r3, [r4, #16]
 800d148:	2301      	movs	r3, #1
 800d14a:	6163      	str	r3, [r4, #20]
 800d14c:	b002      	add	sp, #8
 800d14e:	bd70      	pop	{r4, r5, r6, pc}
 800d150:	ab01      	add	r3, sp, #4
 800d152:	466a      	mov	r2, sp
 800d154:	f7ff ffc9 	bl	800d0ea <__swhatbuf_r>
 800d158:	9900      	ldr	r1, [sp, #0]
 800d15a:	4605      	mov	r5, r0
 800d15c:	4630      	mov	r0, r6
 800d15e:	f000 fc37 	bl	800d9d0 <_malloc_r>
 800d162:	b948      	cbnz	r0, 800d178 <__smakebuf_r+0x44>
 800d164:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d168:	059a      	lsls	r2, r3, #22
 800d16a:	d4ef      	bmi.n	800d14c <__smakebuf_r+0x18>
 800d16c:	f023 0303 	bic.w	r3, r3, #3
 800d170:	f043 0302 	orr.w	r3, r3, #2
 800d174:	81a3      	strh	r3, [r4, #12]
 800d176:	e7e3      	b.n	800d140 <__smakebuf_r+0xc>
 800d178:	4b0d      	ldr	r3, [pc, #52]	; (800d1b0 <__smakebuf_r+0x7c>)
 800d17a:	62b3      	str	r3, [r6, #40]	; 0x28
 800d17c:	89a3      	ldrh	r3, [r4, #12]
 800d17e:	6020      	str	r0, [r4, #0]
 800d180:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d184:	81a3      	strh	r3, [r4, #12]
 800d186:	9b00      	ldr	r3, [sp, #0]
 800d188:	6163      	str	r3, [r4, #20]
 800d18a:	9b01      	ldr	r3, [sp, #4]
 800d18c:	6120      	str	r0, [r4, #16]
 800d18e:	b15b      	cbz	r3, 800d1a8 <__smakebuf_r+0x74>
 800d190:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d194:	4630      	mov	r0, r6
 800d196:	f000 fffd 	bl	800e194 <_isatty_r>
 800d19a:	b128      	cbz	r0, 800d1a8 <__smakebuf_r+0x74>
 800d19c:	89a3      	ldrh	r3, [r4, #12]
 800d19e:	f023 0303 	bic.w	r3, r3, #3
 800d1a2:	f043 0301 	orr.w	r3, r3, #1
 800d1a6:	81a3      	strh	r3, [r4, #12]
 800d1a8:	89a0      	ldrh	r0, [r4, #12]
 800d1aa:	4305      	orrs	r5, r0
 800d1ac:	81a5      	strh	r5, [r4, #12]
 800d1ae:	e7cd      	b.n	800d14c <__smakebuf_r+0x18>
 800d1b0:	0800cf39 	.word	0x0800cf39

0800d1b4 <malloc>:
 800d1b4:	4b02      	ldr	r3, [pc, #8]	; (800d1c0 <malloc+0xc>)
 800d1b6:	4601      	mov	r1, r0
 800d1b8:	6818      	ldr	r0, [r3, #0]
 800d1ba:	f000 bc09 	b.w	800d9d0 <_malloc_r>
 800d1be:	bf00      	nop
 800d1c0:	20000010 	.word	0x20000010

0800d1c4 <_Balloc>:
 800d1c4:	b570      	push	{r4, r5, r6, lr}
 800d1c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d1c8:	4604      	mov	r4, r0
 800d1ca:	460d      	mov	r5, r1
 800d1cc:	b976      	cbnz	r6, 800d1ec <_Balloc+0x28>
 800d1ce:	2010      	movs	r0, #16
 800d1d0:	f7ff fff0 	bl	800d1b4 <malloc>
 800d1d4:	4602      	mov	r2, r0
 800d1d6:	6260      	str	r0, [r4, #36]	; 0x24
 800d1d8:	b920      	cbnz	r0, 800d1e4 <_Balloc+0x20>
 800d1da:	4b18      	ldr	r3, [pc, #96]	; (800d23c <_Balloc+0x78>)
 800d1dc:	4818      	ldr	r0, [pc, #96]	; (800d240 <_Balloc+0x7c>)
 800d1de:	2166      	movs	r1, #102	; 0x66
 800d1e0:	f000 ff86 	bl	800e0f0 <__assert_func>
 800d1e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1e8:	6006      	str	r6, [r0, #0]
 800d1ea:	60c6      	str	r6, [r0, #12]
 800d1ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d1ee:	68f3      	ldr	r3, [r6, #12]
 800d1f0:	b183      	cbz	r3, 800d214 <_Balloc+0x50>
 800d1f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1f4:	68db      	ldr	r3, [r3, #12]
 800d1f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d1fa:	b9b8      	cbnz	r0, 800d22c <_Balloc+0x68>
 800d1fc:	2101      	movs	r1, #1
 800d1fe:	fa01 f605 	lsl.w	r6, r1, r5
 800d202:	1d72      	adds	r2, r6, #5
 800d204:	0092      	lsls	r2, r2, #2
 800d206:	4620      	mov	r0, r4
 800d208:	f000 fb60 	bl	800d8cc <_calloc_r>
 800d20c:	b160      	cbz	r0, 800d228 <_Balloc+0x64>
 800d20e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d212:	e00e      	b.n	800d232 <_Balloc+0x6e>
 800d214:	2221      	movs	r2, #33	; 0x21
 800d216:	2104      	movs	r1, #4
 800d218:	4620      	mov	r0, r4
 800d21a:	f000 fb57 	bl	800d8cc <_calloc_r>
 800d21e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d220:	60f0      	str	r0, [r6, #12]
 800d222:	68db      	ldr	r3, [r3, #12]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d1e4      	bne.n	800d1f2 <_Balloc+0x2e>
 800d228:	2000      	movs	r0, #0
 800d22a:	bd70      	pop	{r4, r5, r6, pc}
 800d22c:	6802      	ldr	r2, [r0, #0]
 800d22e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d232:	2300      	movs	r3, #0
 800d234:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d238:	e7f7      	b.n	800d22a <_Balloc+0x66>
 800d23a:	bf00      	nop
 800d23c:	0800e699 	.word	0x0800e699
 800d240:	0800e77c 	.word	0x0800e77c

0800d244 <_Bfree>:
 800d244:	b570      	push	{r4, r5, r6, lr}
 800d246:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d248:	4605      	mov	r5, r0
 800d24a:	460c      	mov	r4, r1
 800d24c:	b976      	cbnz	r6, 800d26c <_Bfree+0x28>
 800d24e:	2010      	movs	r0, #16
 800d250:	f7ff ffb0 	bl	800d1b4 <malloc>
 800d254:	4602      	mov	r2, r0
 800d256:	6268      	str	r0, [r5, #36]	; 0x24
 800d258:	b920      	cbnz	r0, 800d264 <_Bfree+0x20>
 800d25a:	4b09      	ldr	r3, [pc, #36]	; (800d280 <_Bfree+0x3c>)
 800d25c:	4809      	ldr	r0, [pc, #36]	; (800d284 <_Bfree+0x40>)
 800d25e:	218a      	movs	r1, #138	; 0x8a
 800d260:	f000 ff46 	bl	800e0f0 <__assert_func>
 800d264:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d268:	6006      	str	r6, [r0, #0]
 800d26a:	60c6      	str	r6, [r0, #12]
 800d26c:	b13c      	cbz	r4, 800d27e <_Bfree+0x3a>
 800d26e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d270:	6862      	ldr	r2, [r4, #4]
 800d272:	68db      	ldr	r3, [r3, #12]
 800d274:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d278:	6021      	str	r1, [r4, #0]
 800d27a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d27e:	bd70      	pop	{r4, r5, r6, pc}
 800d280:	0800e699 	.word	0x0800e699
 800d284:	0800e77c 	.word	0x0800e77c

0800d288 <__multadd>:
 800d288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d28c:	690d      	ldr	r5, [r1, #16]
 800d28e:	4607      	mov	r7, r0
 800d290:	460c      	mov	r4, r1
 800d292:	461e      	mov	r6, r3
 800d294:	f101 0c14 	add.w	ip, r1, #20
 800d298:	2000      	movs	r0, #0
 800d29a:	f8dc 3000 	ldr.w	r3, [ip]
 800d29e:	b299      	uxth	r1, r3
 800d2a0:	fb02 6101 	mla	r1, r2, r1, r6
 800d2a4:	0c1e      	lsrs	r6, r3, #16
 800d2a6:	0c0b      	lsrs	r3, r1, #16
 800d2a8:	fb02 3306 	mla	r3, r2, r6, r3
 800d2ac:	b289      	uxth	r1, r1
 800d2ae:	3001      	adds	r0, #1
 800d2b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d2b4:	4285      	cmp	r5, r0
 800d2b6:	f84c 1b04 	str.w	r1, [ip], #4
 800d2ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d2be:	dcec      	bgt.n	800d29a <__multadd+0x12>
 800d2c0:	b30e      	cbz	r6, 800d306 <__multadd+0x7e>
 800d2c2:	68a3      	ldr	r3, [r4, #8]
 800d2c4:	42ab      	cmp	r3, r5
 800d2c6:	dc19      	bgt.n	800d2fc <__multadd+0x74>
 800d2c8:	6861      	ldr	r1, [r4, #4]
 800d2ca:	4638      	mov	r0, r7
 800d2cc:	3101      	adds	r1, #1
 800d2ce:	f7ff ff79 	bl	800d1c4 <_Balloc>
 800d2d2:	4680      	mov	r8, r0
 800d2d4:	b928      	cbnz	r0, 800d2e2 <__multadd+0x5a>
 800d2d6:	4602      	mov	r2, r0
 800d2d8:	4b0c      	ldr	r3, [pc, #48]	; (800d30c <__multadd+0x84>)
 800d2da:	480d      	ldr	r0, [pc, #52]	; (800d310 <__multadd+0x88>)
 800d2dc:	21b5      	movs	r1, #181	; 0xb5
 800d2de:	f000 ff07 	bl	800e0f0 <__assert_func>
 800d2e2:	6922      	ldr	r2, [r4, #16]
 800d2e4:	3202      	adds	r2, #2
 800d2e6:	f104 010c 	add.w	r1, r4, #12
 800d2ea:	0092      	lsls	r2, r2, #2
 800d2ec:	300c      	adds	r0, #12
 800d2ee:	f7fe f8b7 	bl	800b460 <memcpy>
 800d2f2:	4621      	mov	r1, r4
 800d2f4:	4638      	mov	r0, r7
 800d2f6:	f7ff ffa5 	bl	800d244 <_Bfree>
 800d2fa:	4644      	mov	r4, r8
 800d2fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d300:	3501      	adds	r5, #1
 800d302:	615e      	str	r6, [r3, #20]
 800d304:	6125      	str	r5, [r4, #16]
 800d306:	4620      	mov	r0, r4
 800d308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d30c:	0800e70b 	.word	0x0800e70b
 800d310:	0800e77c 	.word	0x0800e77c

0800d314 <__hi0bits>:
 800d314:	0c03      	lsrs	r3, r0, #16
 800d316:	041b      	lsls	r3, r3, #16
 800d318:	b9d3      	cbnz	r3, 800d350 <__hi0bits+0x3c>
 800d31a:	0400      	lsls	r0, r0, #16
 800d31c:	2310      	movs	r3, #16
 800d31e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d322:	bf04      	itt	eq
 800d324:	0200      	lsleq	r0, r0, #8
 800d326:	3308      	addeq	r3, #8
 800d328:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d32c:	bf04      	itt	eq
 800d32e:	0100      	lsleq	r0, r0, #4
 800d330:	3304      	addeq	r3, #4
 800d332:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d336:	bf04      	itt	eq
 800d338:	0080      	lsleq	r0, r0, #2
 800d33a:	3302      	addeq	r3, #2
 800d33c:	2800      	cmp	r0, #0
 800d33e:	db05      	blt.n	800d34c <__hi0bits+0x38>
 800d340:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d344:	f103 0301 	add.w	r3, r3, #1
 800d348:	bf08      	it	eq
 800d34a:	2320      	moveq	r3, #32
 800d34c:	4618      	mov	r0, r3
 800d34e:	4770      	bx	lr
 800d350:	2300      	movs	r3, #0
 800d352:	e7e4      	b.n	800d31e <__hi0bits+0xa>

0800d354 <__lo0bits>:
 800d354:	6803      	ldr	r3, [r0, #0]
 800d356:	f013 0207 	ands.w	r2, r3, #7
 800d35a:	4601      	mov	r1, r0
 800d35c:	d00b      	beq.n	800d376 <__lo0bits+0x22>
 800d35e:	07da      	lsls	r2, r3, #31
 800d360:	d423      	bmi.n	800d3aa <__lo0bits+0x56>
 800d362:	0798      	lsls	r0, r3, #30
 800d364:	bf49      	itett	mi
 800d366:	085b      	lsrmi	r3, r3, #1
 800d368:	089b      	lsrpl	r3, r3, #2
 800d36a:	2001      	movmi	r0, #1
 800d36c:	600b      	strmi	r3, [r1, #0]
 800d36e:	bf5c      	itt	pl
 800d370:	600b      	strpl	r3, [r1, #0]
 800d372:	2002      	movpl	r0, #2
 800d374:	4770      	bx	lr
 800d376:	b298      	uxth	r0, r3
 800d378:	b9a8      	cbnz	r0, 800d3a6 <__lo0bits+0x52>
 800d37a:	0c1b      	lsrs	r3, r3, #16
 800d37c:	2010      	movs	r0, #16
 800d37e:	b2da      	uxtb	r2, r3
 800d380:	b90a      	cbnz	r2, 800d386 <__lo0bits+0x32>
 800d382:	3008      	adds	r0, #8
 800d384:	0a1b      	lsrs	r3, r3, #8
 800d386:	071a      	lsls	r2, r3, #28
 800d388:	bf04      	itt	eq
 800d38a:	091b      	lsreq	r3, r3, #4
 800d38c:	3004      	addeq	r0, #4
 800d38e:	079a      	lsls	r2, r3, #30
 800d390:	bf04      	itt	eq
 800d392:	089b      	lsreq	r3, r3, #2
 800d394:	3002      	addeq	r0, #2
 800d396:	07da      	lsls	r2, r3, #31
 800d398:	d403      	bmi.n	800d3a2 <__lo0bits+0x4e>
 800d39a:	085b      	lsrs	r3, r3, #1
 800d39c:	f100 0001 	add.w	r0, r0, #1
 800d3a0:	d005      	beq.n	800d3ae <__lo0bits+0x5a>
 800d3a2:	600b      	str	r3, [r1, #0]
 800d3a4:	4770      	bx	lr
 800d3a6:	4610      	mov	r0, r2
 800d3a8:	e7e9      	b.n	800d37e <__lo0bits+0x2a>
 800d3aa:	2000      	movs	r0, #0
 800d3ac:	4770      	bx	lr
 800d3ae:	2020      	movs	r0, #32
 800d3b0:	4770      	bx	lr
	...

0800d3b4 <__i2b>:
 800d3b4:	b510      	push	{r4, lr}
 800d3b6:	460c      	mov	r4, r1
 800d3b8:	2101      	movs	r1, #1
 800d3ba:	f7ff ff03 	bl	800d1c4 <_Balloc>
 800d3be:	4602      	mov	r2, r0
 800d3c0:	b928      	cbnz	r0, 800d3ce <__i2b+0x1a>
 800d3c2:	4b05      	ldr	r3, [pc, #20]	; (800d3d8 <__i2b+0x24>)
 800d3c4:	4805      	ldr	r0, [pc, #20]	; (800d3dc <__i2b+0x28>)
 800d3c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d3ca:	f000 fe91 	bl	800e0f0 <__assert_func>
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	6144      	str	r4, [r0, #20]
 800d3d2:	6103      	str	r3, [r0, #16]
 800d3d4:	bd10      	pop	{r4, pc}
 800d3d6:	bf00      	nop
 800d3d8:	0800e70b 	.word	0x0800e70b
 800d3dc:	0800e77c 	.word	0x0800e77c

0800d3e0 <__multiply>:
 800d3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e4:	4691      	mov	r9, r2
 800d3e6:	690a      	ldr	r2, [r1, #16]
 800d3e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	bfb8      	it	lt
 800d3f0:	460b      	movlt	r3, r1
 800d3f2:	460c      	mov	r4, r1
 800d3f4:	bfbc      	itt	lt
 800d3f6:	464c      	movlt	r4, r9
 800d3f8:	4699      	movlt	r9, r3
 800d3fa:	6927      	ldr	r7, [r4, #16]
 800d3fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d400:	68a3      	ldr	r3, [r4, #8]
 800d402:	6861      	ldr	r1, [r4, #4]
 800d404:	eb07 060a 	add.w	r6, r7, sl
 800d408:	42b3      	cmp	r3, r6
 800d40a:	b085      	sub	sp, #20
 800d40c:	bfb8      	it	lt
 800d40e:	3101      	addlt	r1, #1
 800d410:	f7ff fed8 	bl	800d1c4 <_Balloc>
 800d414:	b930      	cbnz	r0, 800d424 <__multiply+0x44>
 800d416:	4602      	mov	r2, r0
 800d418:	4b44      	ldr	r3, [pc, #272]	; (800d52c <__multiply+0x14c>)
 800d41a:	4845      	ldr	r0, [pc, #276]	; (800d530 <__multiply+0x150>)
 800d41c:	f240 115d 	movw	r1, #349	; 0x15d
 800d420:	f000 fe66 	bl	800e0f0 <__assert_func>
 800d424:	f100 0514 	add.w	r5, r0, #20
 800d428:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d42c:	462b      	mov	r3, r5
 800d42e:	2200      	movs	r2, #0
 800d430:	4543      	cmp	r3, r8
 800d432:	d321      	bcc.n	800d478 <__multiply+0x98>
 800d434:	f104 0314 	add.w	r3, r4, #20
 800d438:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d43c:	f109 0314 	add.w	r3, r9, #20
 800d440:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d444:	9202      	str	r2, [sp, #8]
 800d446:	1b3a      	subs	r2, r7, r4
 800d448:	3a15      	subs	r2, #21
 800d44a:	f022 0203 	bic.w	r2, r2, #3
 800d44e:	3204      	adds	r2, #4
 800d450:	f104 0115 	add.w	r1, r4, #21
 800d454:	428f      	cmp	r7, r1
 800d456:	bf38      	it	cc
 800d458:	2204      	movcc	r2, #4
 800d45a:	9201      	str	r2, [sp, #4]
 800d45c:	9a02      	ldr	r2, [sp, #8]
 800d45e:	9303      	str	r3, [sp, #12]
 800d460:	429a      	cmp	r2, r3
 800d462:	d80c      	bhi.n	800d47e <__multiply+0x9e>
 800d464:	2e00      	cmp	r6, #0
 800d466:	dd03      	ble.n	800d470 <__multiply+0x90>
 800d468:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d05a      	beq.n	800d526 <__multiply+0x146>
 800d470:	6106      	str	r6, [r0, #16]
 800d472:	b005      	add	sp, #20
 800d474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d478:	f843 2b04 	str.w	r2, [r3], #4
 800d47c:	e7d8      	b.n	800d430 <__multiply+0x50>
 800d47e:	f8b3 a000 	ldrh.w	sl, [r3]
 800d482:	f1ba 0f00 	cmp.w	sl, #0
 800d486:	d024      	beq.n	800d4d2 <__multiply+0xf2>
 800d488:	f104 0e14 	add.w	lr, r4, #20
 800d48c:	46a9      	mov	r9, r5
 800d48e:	f04f 0c00 	mov.w	ip, #0
 800d492:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d496:	f8d9 1000 	ldr.w	r1, [r9]
 800d49a:	fa1f fb82 	uxth.w	fp, r2
 800d49e:	b289      	uxth	r1, r1
 800d4a0:	fb0a 110b 	mla	r1, sl, fp, r1
 800d4a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d4a8:	f8d9 2000 	ldr.w	r2, [r9]
 800d4ac:	4461      	add	r1, ip
 800d4ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d4b2:	fb0a c20b 	mla	r2, sl, fp, ip
 800d4b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d4ba:	b289      	uxth	r1, r1
 800d4bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d4c0:	4577      	cmp	r7, lr
 800d4c2:	f849 1b04 	str.w	r1, [r9], #4
 800d4c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d4ca:	d8e2      	bhi.n	800d492 <__multiply+0xb2>
 800d4cc:	9a01      	ldr	r2, [sp, #4]
 800d4ce:	f845 c002 	str.w	ip, [r5, r2]
 800d4d2:	9a03      	ldr	r2, [sp, #12]
 800d4d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d4d8:	3304      	adds	r3, #4
 800d4da:	f1b9 0f00 	cmp.w	r9, #0
 800d4de:	d020      	beq.n	800d522 <__multiply+0x142>
 800d4e0:	6829      	ldr	r1, [r5, #0]
 800d4e2:	f104 0c14 	add.w	ip, r4, #20
 800d4e6:	46ae      	mov	lr, r5
 800d4e8:	f04f 0a00 	mov.w	sl, #0
 800d4ec:	f8bc b000 	ldrh.w	fp, [ip]
 800d4f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d4f4:	fb09 220b 	mla	r2, r9, fp, r2
 800d4f8:	4492      	add	sl, r2
 800d4fa:	b289      	uxth	r1, r1
 800d4fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d500:	f84e 1b04 	str.w	r1, [lr], #4
 800d504:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d508:	f8be 1000 	ldrh.w	r1, [lr]
 800d50c:	0c12      	lsrs	r2, r2, #16
 800d50e:	fb09 1102 	mla	r1, r9, r2, r1
 800d512:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d516:	4567      	cmp	r7, ip
 800d518:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d51c:	d8e6      	bhi.n	800d4ec <__multiply+0x10c>
 800d51e:	9a01      	ldr	r2, [sp, #4]
 800d520:	50a9      	str	r1, [r5, r2]
 800d522:	3504      	adds	r5, #4
 800d524:	e79a      	b.n	800d45c <__multiply+0x7c>
 800d526:	3e01      	subs	r6, #1
 800d528:	e79c      	b.n	800d464 <__multiply+0x84>
 800d52a:	bf00      	nop
 800d52c:	0800e70b 	.word	0x0800e70b
 800d530:	0800e77c 	.word	0x0800e77c

0800d534 <__pow5mult>:
 800d534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d538:	4615      	mov	r5, r2
 800d53a:	f012 0203 	ands.w	r2, r2, #3
 800d53e:	4606      	mov	r6, r0
 800d540:	460f      	mov	r7, r1
 800d542:	d007      	beq.n	800d554 <__pow5mult+0x20>
 800d544:	4c25      	ldr	r4, [pc, #148]	; (800d5dc <__pow5mult+0xa8>)
 800d546:	3a01      	subs	r2, #1
 800d548:	2300      	movs	r3, #0
 800d54a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d54e:	f7ff fe9b 	bl	800d288 <__multadd>
 800d552:	4607      	mov	r7, r0
 800d554:	10ad      	asrs	r5, r5, #2
 800d556:	d03d      	beq.n	800d5d4 <__pow5mult+0xa0>
 800d558:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d55a:	b97c      	cbnz	r4, 800d57c <__pow5mult+0x48>
 800d55c:	2010      	movs	r0, #16
 800d55e:	f7ff fe29 	bl	800d1b4 <malloc>
 800d562:	4602      	mov	r2, r0
 800d564:	6270      	str	r0, [r6, #36]	; 0x24
 800d566:	b928      	cbnz	r0, 800d574 <__pow5mult+0x40>
 800d568:	4b1d      	ldr	r3, [pc, #116]	; (800d5e0 <__pow5mult+0xac>)
 800d56a:	481e      	ldr	r0, [pc, #120]	; (800d5e4 <__pow5mult+0xb0>)
 800d56c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d570:	f000 fdbe 	bl	800e0f0 <__assert_func>
 800d574:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d578:	6004      	str	r4, [r0, #0]
 800d57a:	60c4      	str	r4, [r0, #12]
 800d57c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d580:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d584:	b94c      	cbnz	r4, 800d59a <__pow5mult+0x66>
 800d586:	f240 2171 	movw	r1, #625	; 0x271
 800d58a:	4630      	mov	r0, r6
 800d58c:	f7ff ff12 	bl	800d3b4 <__i2b>
 800d590:	2300      	movs	r3, #0
 800d592:	f8c8 0008 	str.w	r0, [r8, #8]
 800d596:	4604      	mov	r4, r0
 800d598:	6003      	str	r3, [r0, #0]
 800d59a:	f04f 0900 	mov.w	r9, #0
 800d59e:	07eb      	lsls	r3, r5, #31
 800d5a0:	d50a      	bpl.n	800d5b8 <__pow5mult+0x84>
 800d5a2:	4639      	mov	r1, r7
 800d5a4:	4622      	mov	r2, r4
 800d5a6:	4630      	mov	r0, r6
 800d5a8:	f7ff ff1a 	bl	800d3e0 <__multiply>
 800d5ac:	4639      	mov	r1, r7
 800d5ae:	4680      	mov	r8, r0
 800d5b0:	4630      	mov	r0, r6
 800d5b2:	f7ff fe47 	bl	800d244 <_Bfree>
 800d5b6:	4647      	mov	r7, r8
 800d5b8:	106d      	asrs	r5, r5, #1
 800d5ba:	d00b      	beq.n	800d5d4 <__pow5mult+0xa0>
 800d5bc:	6820      	ldr	r0, [r4, #0]
 800d5be:	b938      	cbnz	r0, 800d5d0 <__pow5mult+0x9c>
 800d5c0:	4622      	mov	r2, r4
 800d5c2:	4621      	mov	r1, r4
 800d5c4:	4630      	mov	r0, r6
 800d5c6:	f7ff ff0b 	bl	800d3e0 <__multiply>
 800d5ca:	6020      	str	r0, [r4, #0]
 800d5cc:	f8c0 9000 	str.w	r9, [r0]
 800d5d0:	4604      	mov	r4, r0
 800d5d2:	e7e4      	b.n	800d59e <__pow5mult+0x6a>
 800d5d4:	4638      	mov	r0, r7
 800d5d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5da:	bf00      	nop
 800d5dc:	0800e8c8 	.word	0x0800e8c8
 800d5e0:	0800e699 	.word	0x0800e699
 800d5e4:	0800e77c 	.word	0x0800e77c

0800d5e8 <__lshift>:
 800d5e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5ec:	460c      	mov	r4, r1
 800d5ee:	6849      	ldr	r1, [r1, #4]
 800d5f0:	6923      	ldr	r3, [r4, #16]
 800d5f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d5f6:	68a3      	ldr	r3, [r4, #8]
 800d5f8:	4607      	mov	r7, r0
 800d5fa:	4691      	mov	r9, r2
 800d5fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d600:	f108 0601 	add.w	r6, r8, #1
 800d604:	42b3      	cmp	r3, r6
 800d606:	db0b      	blt.n	800d620 <__lshift+0x38>
 800d608:	4638      	mov	r0, r7
 800d60a:	f7ff fddb 	bl	800d1c4 <_Balloc>
 800d60e:	4605      	mov	r5, r0
 800d610:	b948      	cbnz	r0, 800d626 <__lshift+0x3e>
 800d612:	4602      	mov	r2, r0
 800d614:	4b2a      	ldr	r3, [pc, #168]	; (800d6c0 <__lshift+0xd8>)
 800d616:	482b      	ldr	r0, [pc, #172]	; (800d6c4 <__lshift+0xdc>)
 800d618:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d61c:	f000 fd68 	bl	800e0f0 <__assert_func>
 800d620:	3101      	adds	r1, #1
 800d622:	005b      	lsls	r3, r3, #1
 800d624:	e7ee      	b.n	800d604 <__lshift+0x1c>
 800d626:	2300      	movs	r3, #0
 800d628:	f100 0114 	add.w	r1, r0, #20
 800d62c:	f100 0210 	add.w	r2, r0, #16
 800d630:	4618      	mov	r0, r3
 800d632:	4553      	cmp	r3, sl
 800d634:	db37      	blt.n	800d6a6 <__lshift+0xbe>
 800d636:	6920      	ldr	r0, [r4, #16]
 800d638:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d63c:	f104 0314 	add.w	r3, r4, #20
 800d640:	f019 091f 	ands.w	r9, r9, #31
 800d644:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d648:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d64c:	d02f      	beq.n	800d6ae <__lshift+0xc6>
 800d64e:	f1c9 0e20 	rsb	lr, r9, #32
 800d652:	468a      	mov	sl, r1
 800d654:	f04f 0c00 	mov.w	ip, #0
 800d658:	681a      	ldr	r2, [r3, #0]
 800d65a:	fa02 f209 	lsl.w	r2, r2, r9
 800d65e:	ea42 020c 	orr.w	r2, r2, ip
 800d662:	f84a 2b04 	str.w	r2, [sl], #4
 800d666:	f853 2b04 	ldr.w	r2, [r3], #4
 800d66a:	4298      	cmp	r0, r3
 800d66c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d670:	d8f2      	bhi.n	800d658 <__lshift+0x70>
 800d672:	1b03      	subs	r3, r0, r4
 800d674:	3b15      	subs	r3, #21
 800d676:	f023 0303 	bic.w	r3, r3, #3
 800d67a:	3304      	adds	r3, #4
 800d67c:	f104 0215 	add.w	r2, r4, #21
 800d680:	4290      	cmp	r0, r2
 800d682:	bf38      	it	cc
 800d684:	2304      	movcc	r3, #4
 800d686:	f841 c003 	str.w	ip, [r1, r3]
 800d68a:	f1bc 0f00 	cmp.w	ip, #0
 800d68e:	d001      	beq.n	800d694 <__lshift+0xac>
 800d690:	f108 0602 	add.w	r6, r8, #2
 800d694:	3e01      	subs	r6, #1
 800d696:	4638      	mov	r0, r7
 800d698:	612e      	str	r6, [r5, #16]
 800d69a:	4621      	mov	r1, r4
 800d69c:	f7ff fdd2 	bl	800d244 <_Bfree>
 800d6a0:	4628      	mov	r0, r5
 800d6a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6a6:	f842 0f04 	str.w	r0, [r2, #4]!
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	e7c1      	b.n	800d632 <__lshift+0x4a>
 800d6ae:	3904      	subs	r1, #4
 800d6b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6b4:	f841 2f04 	str.w	r2, [r1, #4]!
 800d6b8:	4298      	cmp	r0, r3
 800d6ba:	d8f9      	bhi.n	800d6b0 <__lshift+0xc8>
 800d6bc:	e7ea      	b.n	800d694 <__lshift+0xac>
 800d6be:	bf00      	nop
 800d6c0:	0800e70b 	.word	0x0800e70b
 800d6c4:	0800e77c 	.word	0x0800e77c

0800d6c8 <__mcmp>:
 800d6c8:	b530      	push	{r4, r5, lr}
 800d6ca:	6902      	ldr	r2, [r0, #16]
 800d6cc:	690c      	ldr	r4, [r1, #16]
 800d6ce:	1b12      	subs	r2, r2, r4
 800d6d0:	d10e      	bne.n	800d6f0 <__mcmp+0x28>
 800d6d2:	f100 0314 	add.w	r3, r0, #20
 800d6d6:	3114      	adds	r1, #20
 800d6d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d6dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d6e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d6e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d6e8:	42a5      	cmp	r5, r4
 800d6ea:	d003      	beq.n	800d6f4 <__mcmp+0x2c>
 800d6ec:	d305      	bcc.n	800d6fa <__mcmp+0x32>
 800d6ee:	2201      	movs	r2, #1
 800d6f0:	4610      	mov	r0, r2
 800d6f2:	bd30      	pop	{r4, r5, pc}
 800d6f4:	4283      	cmp	r3, r0
 800d6f6:	d3f3      	bcc.n	800d6e0 <__mcmp+0x18>
 800d6f8:	e7fa      	b.n	800d6f0 <__mcmp+0x28>
 800d6fa:	f04f 32ff 	mov.w	r2, #4294967295
 800d6fe:	e7f7      	b.n	800d6f0 <__mcmp+0x28>

0800d700 <__mdiff>:
 800d700:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d704:	460c      	mov	r4, r1
 800d706:	4606      	mov	r6, r0
 800d708:	4611      	mov	r1, r2
 800d70a:	4620      	mov	r0, r4
 800d70c:	4690      	mov	r8, r2
 800d70e:	f7ff ffdb 	bl	800d6c8 <__mcmp>
 800d712:	1e05      	subs	r5, r0, #0
 800d714:	d110      	bne.n	800d738 <__mdiff+0x38>
 800d716:	4629      	mov	r1, r5
 800d718:	4630      	mov	r0, r6
 800d71a:	f7ff fd53 	bl	800d1c4 <_Balloc>
 800d71e:	b930      	cbnz	r0, 800d72e <__mdiff+0x2e>
 800d720:	4b3a      	ldr	r3, [pc, #232]	; (800d80c <__mdiff+0x10c>)
 800d722:	4602      	mov	r2, r0
 800d724:	f240 2132 	movw	r1, #562	; 0x232
 800d728:	4839      	ldr	r0, [pc, #228]	; (800d810 <__mdiff+0x110>)
 800d72a:	f000 fce1 	bl	800e0f0 <__assert_func>
 800d72e:	2301      	movs	r3, #1
 800d730:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d734:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d738:	bfa4      	itt	ge
 800d73a:	4643      	movge	r3, r8
 800d73c:	46a0      	movge	r8, r4
 800d73e:	4630      	mov	r0, r6
 800d740:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d744:	bfa6      	itte	ge
 800d746:	461c      	movge	r4, r3
 800d748:	2500      	movge	r5, #0
 800d74a:	2501      	movlt	r5, #1
 800d74c:	f7ff fd3a 	bl	800d1c4 <_Balloc>
 800d750:	b920      	cbnz	r0, 800d75c <__mdiff+0x5c>
 800d752:	4b2e      	ldr	r3, [pc, #184]	; (800d80c <__mdiff+0x10c>)
 800d754:	4602      	mov	r2, r0
 800d756:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d75a:	e7e5      	b.n	800d728 <__mdiff+0x28>
 800d75c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d760:	6926      	ldr	r6, [r4, #16]
 800d762:	60c5      	str	r5, [r0, #12]
 800d764:	f104 0914 	add.w	r9, r4, #20
 800d768:	f108 0514 	add.w	r5, r8, #20
 800d76c:	f100 0e14 	add.w	lr, r0, #20
 800d770:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d774:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d778:	f108 0210 	add.w	r2, r8, #16
 800d77c:	46f2      	mov	sl, lr
 800d77e:	2100      	movs	r1, #0
 800d780:	f859 3b04 	ldr.w	r3, [r9], #4
 800d784:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d788:	fa1f f883 	uxth.w	r8, r3
 800d78c:	fa11 f18b 	uxtah	r1, r1, fp
 800d790:	0c1b      	lsrs	r3, r3, #16
 800d792:	eba1 0808 	sub.w	r8, r1, r8
 800d796:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d79a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d79e:	fa1f f888 	uxth.w	r8, r8
 800d7a2:	1419      	asrs	r1, r3, #16
 800d7a4:	454e      	cmp	r6, r9
 800d7a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d7aa:	f84a 3b04 	str.w	r3, [sl], #4
 800d7ae:	d8e7      	bhi.n	800d780 <__mdiff+0x80>
 800d7b0:	1b33      	subs	r3, r6, r4
 800d7b2:	3b15      	subs	r3, #21
 800d7b4:	f023 0303 	bic.w	r3, r3, #3
 800d7b8:	3304      	adds	r3, #4
 800d7ba:	3415      	adds	r4, #21
 800d7bc:	42a6      	cmp	r6, r4
 800d7be:	bf38      	it	cc
 800d7c0:	2304      	movcc	r3, #4
 800d7c2:	441d      	add	r5, r3
 800d7c4:	4473      	add	r3, lr
 800d7c6:	469e      	mov	lr, r3
 800d7c8:	462e      	mov	r6, r5
 800d7ca:	4566      	cmp	r6, ip
 800d7cc:	d30e      	bcc.n	800d7ec <__mdiff+0xec>
 800d7ce:	f10c 0203 	add.w	r2, ip, #3
 800d7d2:	1b52      	subs	r2, r2, r5
 800d7d4:	f022 0203 	bic.w	r2, r2, #3
 800d7d8:	3d03      	subs	r5, #3
 800d7da:	45ac      	cmp	ip, r5
 800d7dc:	bf38      	it	cc
 800d7de:	2200      	movcc	r2, #0
 800d7e0:	441a      	add	r2, r3
 800d7e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d7e6:	b17b      	cbz	r3, 800d808 <__mdiff+0x108>
 800d7e8:	6107      	str	r7, [r0, #16]
 800d7ea:	e7a3      	b.n	800d734 <__mdiff+0x34>
 800d7ec:	f856 8b04 	ldr.w	r8, [r6], #4
 800d7f0:	fa11 f288 	uxtah	r2, r1, r8
 800d7f4:	1414      	asrs	r4, r2, #16
 800d7f6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d7fa:	b292      	uxth	r2, r2
 800d7fc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d800:	f84e 2b04 	str.w	r2, [lr], #4
 800d804:	1421      	asrs	r1, r4, #16
 800d806:	e7e0      	b.n	800d7ca <__mdiff+0xca>
 800d808:	3f01      	subs	r7, #1
 800d80a:	e7ea      	b.n	800d7e2 <__mdiff+0xe2>
 800d80c:	0800e70b 	.word	0x0800e70b
 800d810:	0800e77c 	.word	0x0800e77c

0800d814 <__d2b>:
 800d814:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d818:	4689      	mov	r9, r1
 800d81a:	2101      	movs	r1, #1
 800d81c:	ec57 6b10 	vmov	r6, r7, d0
 800d820:	4690      	mov	r8, r2
 800d822:	f7ff fccf 	bl	800d1c4 <_Balloc>
 800d826:	4604      	mov	r4, r0
 800d828:	b930      	cbnz	r0, 800d838 <__d2b+0x24>
 800d82a:	4602      	mov	r2, r0
 800d82c:	4b25      	ldr	r3, [pc, #148]	; (800d8c4 <__d2b+0xb0>)
 800d82e:	4826      	ldr	r0, [pc, #152]	; (800d8c8 <__d2b+0xb4>)
 800d830:	f240 310a 	movw	r1, #778	; 0x30a
 800d834:	f000 fc5c 	bl	800e0f0 <__assert_func>
 800d838:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d83c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d840:	bb35      	cbnz	r5, 800d890 <__d2b+0x7c>
 800d842:	2e00      	cmp	r6, #0
 800d844:	9301      	str	r3, [sp, #4]
 800d846:	d028      	beq.n	800d89a <__d2b+0x86>
 800d848:	4668      	mov	r0, sp
 800d84a:	9600      	str	r6, [sp, #0]
 800d84c:	f7ff fd82 	bl	800d354 <__lo0bits>
 800d850:	9900      	ldr	r1, [sp, #0]
 800d852:	b300      	cbz	r0, 800d896 <__d2b+0x82>
 800d854:	9a01      	ldr	r2, [sp, #4]
 800d856:	f1c0 0320 	rsb	r3, r0, #32
 800d85a:	fa02 f303 	lsl.w	r3, r2, r3
 800d85e:	430b      	orrs	r3, r1
 800d860:	40c2      	lsrs	r2, r0
 800d862:	6163      	str	r3, [r4, #20]
 800d864:	9201      	str	r2, [sp, #4]
 800d866:	9b01      	ldr	r3, [sp, #4]
 800d868:	61a3      	str	r3, [r4, #24]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	bf14      	ite	ne
 800d86e:	2202      	movne	r2, #2
 800d870:	2201      	moveq	r2, #1
 800d872:	6122      	str	r2, [r4, #16]
 800d874:	b1d5      	cbz	r5, 800d8ac <__d2b+0x98>
 800d876:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d87a:	4405      	add	r5, r0
 800d87c:	f8c9 5000 	str.w	r5, [r9]
 800d880:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d884:	f8c8 0000 	str.w	r0, [r8]
 800d888:	4620      	mov	r0, r4
 800d88a:	b003      	add	sp, #12
 800d88c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d890:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d894:	e7d5      	b.n	800d842 <__d2b+0x2e>
 800d896:	6161      	str	r1, [r4, #20]
 800d898:	e7e5      	b.n	800d866 <__d2b+0x52>
 800d89a:	a801      	add	r0, sp, #4
 800d89c:	f7ff fd5a 	bl	800d354 <__lo0bits>
 800d8a0:	9b01      	ldr	r3, [sp, #4]
 800d8a2:	6163      	str	r3, [r4, #20]
 800d8a4:	2201      	movs	r2, #1
 800d8a6:	6122      	str	r2, [r4, #16]
 800d8a8:	3020      	adds	r0, #32
 800d8aa:	e7e3      	b.n	800d874 <__d2b+0x60>
 800d8ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d8b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d8b4:	f8c9 0000 	str.w	r0, [r9]
 800d8b8:	6918      	ldr	r0, [r3, #16]
 800d8ba:	f7ff fd2b 	bl	800d314 <__hi0bits>
 800d8be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d8c2:	e7df      	b.n	800d884 <__d2b+0x70>
 800d8c4:	0800e70b 	.word	0x0800e70b
 800d8c8:	0800e77c 	.word	0x0800e77c

0800d8cc <_calloc_r>:
 800d8cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8ce:	fba1 2402 	umull	r2, r4, r1, r2
 800d8d2:	b94c      	cbnz	r4, 800d8e8 <_calloc_r+0x1c>
 800d8d4:	4611      	mov	r1, r2
 800d8d6:	9201      	str	r2, [sp, #4]
 800d8d8:	f000 f87a 	bl	800d9d0 <_malloc_r>
 800d8dc:	9a01      	ldr	r2, [sp, #4]
 800d8de:	4605      	mov	r5, r0
 800d8e0:	b930      	cbnz	r0, 800d8f0 <_calloc_r+0x24>
 800d8e2:	4628      	mov	r0, r5
 800d8e4:	b003      	add	sp, #12
 800d8e6:	bd30      	pop	{r4, r5, pc}
 800d8e8:	220c      	movs	r2, #12
 800d8ea:	6002      	str	r2, [r0, #0]
 800d8ec:	2500      	movs	r5, #0
 800d8ee:	e7f8      	b.n	800d8e2 <_calloc_r+0x16>
 800d8f0:	4621      	mov	r1, r4
 800d8f2:	f7fd fdc3 	bl	800b47c <memset>
 800d8f6:	e7f4      	b.n	800d8e2 <_calloc_r+0x16>

0800d8f8 <_free_r>:
 800d8f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8fa:	2900      	cmp	r1, #0
 800d8fc:	d044      	beq.n	800d988 <_free_r+0x90>
 800d8fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d902:	9001      	str	r0, [sp, #4]
 800d904:	2b00      	cmp	r3, #0
 800d906:	f1a1 0404 	sub.w	r4, r1, #4
 800d90a:	bfb8      	it	lt
 800d90c:	18e4      	addlt	r4, r4, r3
 800d90e:	f000 fc8f 	bl	800e230 <__malloc_lock>
 800d912:	4a1e      	ldr	r2, [pc, #120]	; (800d98c <_free_r+0x94>)
 800d914:	9801      	ldr	r0, [sp, #4]
 800d916:	6813      	ldr	r3, [r2, #0]
 800d918:	b933      	cbnz	r3, 800d928 <_free_r+0x30>
 800d91a:	6063      	str	r3, [r4, #4]
 800d91c:	6014      	str	r4, [r2, #0]
 800d91e:	b003      	add	sp, #12
 800d920:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d924:	f000 bc8a 	b.w	800e23c <__malloc_unlock>
 800d928:	42a3      	cmp	r3, r4
 800d92a:	d908      	bls.n	800d93e <_free_r+0x46>
 800d92c:	6825      	ldr	r5, [r4, #0]
 800d92e:	1961      	adds	r1, r4, r5
 800d930:	428b      	cmp	r3, r1
 800d932:	bf01      	itttt	eq
 800d934:	6819      	ldreq	r1, [r3, #0]
 800d936:	685b      	ldreq	r3, [r3, #4]
 800d938:	1949      	addeq	r1, r1, r5
 800d93a:	6021      	streq	r1, [r4, #0]
 800d93c:	e7ed      	b.n	800d91a <_free_r+0x22>
 800d93e:	461a      	mov	r2, r3
 800d940:	685b      	ldr	r3, [r3, #4]
 800d942:	b10b      	cbz	r3, 800d948 <_free_r+0x50>
 800d944:	42a3      	cmp	r3, r4
 800d946:	d9fa      	bls.n	800d93e <_free_r+0x46>
 800d948:	6811      	ldr	r1, [r2, #0]
 800d94a:	1855      	adds	r5, r2, r1
 800d94c:	42a5      	cmp	r5, r4
 800d94e:	d10b      	bne.n	800d968 <_free_r+0x70>
 800d950:	6824      	ldr	r4, [r4, #0]
 800d952:	4421      	add	r1, r4
 800d954:	1854      	adds	r4, r2, r1
 800d956:	42a3      	cmp	r3, r4
 800d958:	6011      	str	r1, [r2, #0]
 800d95a:	d1e0      	bne.n	800d91e <_free_r+0x26>
 800d95c:	681c      	ldr	r4, [r3, #0]
 800d95e:	685b      	ldr	r3, [r3, #4]
 800d960:	6053      	str	r3, [r2, #4]
 800d962:	4421      	add	r1, r4
 800d964:	6011      	str	r1, [r2, #0]
 800d966:	e7da      	b.n	800d91e <_free_r+0x26>
 800d968:	d902      	bls.n	800d970 <_free_r+0x78>
 800d96a:	230c      	movs	r3, #12
 800d96c:	6003      	str	r3, [r0, #0]
 800d96e:	e7d6      	b.n	800d91e <_free_r+0x26>
 800d970:	6825      	ldr	r5, [r4, #0]
 800d972:	1961      	adds	r1, r4, r5
 800d974:	428b      	cmp	r3, r1
 800d976:	bf04      	itt	eq
 800d978:	6819      	ldreq	r1, [r3, #0]
 800d97a:	685b      	ldreq	r3, [r3, #4]
 800d97c:	6063      	str	r3, [r4, #4]
 800d97e:	bf04      	itt	eq
 800d980:	1949      	addeq	r1, r1, r5
 800d982:	6021      	streq	r1, [r4, #0]
 800d984:	6054      	str	r4, [r2, #4]
 800d986:	e7ca      	b.n	800d91e <_free_r+0x26>
 800d988:	b003      	add	sp, #12
 800d98a:	bd30      	pop	{r4, r5, pc}
 800d98c:	20004c5c 	.word	0x20004c5c

0800d990 <sbrk_aligned>:
 800d990:	b570      	push	{r4, r5, r6, lr}
 800d992:	4e0e      	ldr	r6, [pc, #56]	; (800d9cc <sbrk_aligned+0x3c>)
 800d994:	460c      	mov	r4, r1
 800d996:	6831      	ldr	r1, [r6, #0]
 800d998:	4605      	mov	r5, r0
 800d99a:	b911      	cbnz	r1, 800d9a2 <sbrk_aligned+0x12>
 800d99c:	f000 fb42 	bl	800e024 <_sbrk_r>
 800d9a0:	6030      	str	r0, [r6, #0]
 800d9a2:	4621      	mov	r1, r4
 800d9a4:	4628      	mov	r0, r5
 800d9a6:	f000 fb3d 	bl	800e024 <_sbrk_r>
 800d9aa:	1c43      	adds	r3, r0, #1
 800d9ac:	d00a      	beq.n	800d9c4 <sbrk_aligned+0x34>
 800d9ae:	1cc4      	adds	r4, r0, #3
 800d9b0:	f024 0403 	bic.w	r4, r4, #3
 800d9b4:	42a0      	cmp	r0, r4
 800d9b6:	d007      	beq.n	800d9c8 <sbrk_aligned+0x38>
 800d9b8:	1a21      	subs	r1, r4, r0
 800d9ba:	4628      	mov	r0, r5
 800d9bc:	f000 fb32 	bl	800e024 <_sbrk_r>
 800d9c0:	3001      	adds	r0, #1
 800d9c2:	d101      	bne.n	800d9c8 <sbrk_aligned+0x38>
 800d9c4:	f04f 34ff 	mov.w	r4, #4294967295
 800d9c8:	4620      	mov	r0, r4
 800d9ca:	bd70      	pop	{r4, r5, r6, pc}
 800d9cc:	20004c60 	.word	0x20004c60

0800d9d0 <_malloc_r>:
 800d9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9d4:	1ccd      	adds	r5, r1, #3
 800d9d6:	f025 0503 	bic.w	r5, r5, #3
 800d9da:	3508      	adds	r5, #8
 800d9dc:	2d0c      	cmp	r5, #12
 800d9de:	bf38      	it	cc
 800d9e0:	250c      	movcc	r5, #12
 800d9e2:	2d00      	cmp	r5, #0
 800d9e4:	4607      	mov	r7, r0
 800d9e6:	db01      	blt.n	800d9ec <_malloc_r+0x1c>
 800d9e8:	42a9      	cmp	r1, r5
 800d9ea:	d905      	bls.n	800d9f8 <_malloc_r+0x28>
 800d9ec:	230c      	movs	r3, #12
 800d9ee:	603b      	str	r3, [r7, #0]
 800d9f0:	2600      	movs	r6, #0
 800d9f2:	4630      	mov	r0, r6
 800d9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9f8:	4e2e      	ldr	r6, [pc, #184]	; (800dab4 <_malloc_r+0xe4>)
 800d9fa:	f000 fc19 	bl	800e230 <__malloc_lock>
 800d9fe:	6833      	ldr	r3, [r6, #0]
 800da00:	461c      	mov	r4, r3
 800da02:	bb34      	cbnz	r4, 800da52 <_malloc_r+0x82>
 800da04:	4629      	mov	r1, r5
 800da06:	4638      	mov	r0, r7
 800da08:	f7ff ffc2 	bl	800d990 <sbrk_aligned>
 800da0c:	1c43      	adds	r3, r0, #1
 800da0e:	4604      	mov	r4, r0
 800da10:	d14d      	bne.n	800daae <_malloc_r+0xde>
 800da12:	6834      	ldr	r4, [r6, #0]
 800da14:	4626      	mov	r6, r4
 800da16:	2e00      	cmp	r6, #0
 800da18:	d140      	bne.n	800da9c <_malloc_r+0xcc>
 800da1a:	6823      	ldr	r3, [r4, #0]
 800da1c:	4631      	mov	r1, r6
 800da1e:	4638      	mov	r0, r7
 800da20:	eb04 0803 	add.w	r8, r4, r3
 800da24:	f000 fafe 	bl	800e024 <_sbrk_r>
 800da28:	4580      	cmp	r8, r0
 800da2a:	d13a      	bne.n	800daa2 <_malloc_r+0xd2>
 800da2c:	6821      	ldr	r1, [r4, #0]
 800da2e:	3503      	adds	r5, #3
 800da30:	1a6d      	subs	r5, r5, r1
 800da32:	f025 0503 	bic.w	r5, r5, #3
 800da36:	3508      	adds	r5, #8
 800da38:	2d0c      	cmp	r5, #12
 800da3a:	bf38      	it	cc
 800da3c:	250c      	movcc	r5, #12
 800da3e:	4629      	mov	r1, r5
 800da40:	4638      	mov	r0, r7
 800da42:	f7ff ffa5 	bl	800d990 <sbrk_aligned>
 800da46:	3001      	adds	r0, #1
 800da48:	d02b      	beq.n	800daa2 <_malloc_r+0xd2>
 800da4a:	6823      	ldr	r3, [r4, #0]
 800da4c:	442b      	add	r3, r5
 800da4e:	6023      	str	r3, [r4, #0]
 800da50:	e00e      	b.n	800da70 <_malloc_r+0xa0>
 800da52:	6822      	ldr	r2, [r4, #0]
 800da54:	1b52      	subs	r2, r2, r5
 800da56:	d41e      	bmi.n	800da96 <_malloc_r+0xc6>
 800da58:	2a0b      	cmp	r2, #11
 800da5a:	d916      	bls.n	800da8a <_malloc_r+0xba>
 800da5c:	1961      	adds	r1, r4, r5
 800da5e:	42a3      	cmp	r3, r4
 800da60:	6025      	str	r5, [r4, #0]
 800da62:	bf18      	it	ne
 800da64:	6059      	strne	r1, [r3, #4]
 800da66:	6863      	ldr	r3, [r4, #4]
 800da68:	bf08      	it	eq
 800da6a:	6031      	streq	r1, [r6, #0]
 800da6c:	5162      	str	r2, [r4, r5]
 800da6e:	604b      	str	r3, [r1, #4]
 800da70:	4638      	mov	r0, r7
 800da72:	f104 060b 	add.w	r6, r4, #11
 800da76:	f000 fbe1 	bl	800e23c <__malloc_unlock>
 800da7a:	f026 0607 	bic.w	r6, r6, #7
 800da7e:	1d23      	adds	r3, r4, #4
 800da80:	1af2      	subs	r2, r6, r3
 800da82:	d0b6      	beq.n	800d9f2 <_malloc_r+0x22>
 800da84:	1b9b      	subs	r3, r3, r6
 800da86:	50a3      	str	r3, [r4, r2]
 800da88:	e7b3      	b.n	800d9f2 <_malloc_r+0x22>
 800da8a:	6862      	ldr	r2, [r4, #4]
 800da8c:	42a3      	cmp	r3, r4
 800da8e:	bf0c      	ite	eq
 800da90:	6032      	streq	r2, [r6, #0]
 800da92:	605a      	strne	r2, [r3, #4]
 800da94:	e7ec      	b.n	800da70 <_malloc_r+0xa0>
 800da96:	4623      	mov	r3, r4
 800da98:	6864      	ldr	r4, [r4, #4]
 800da9a:	e7b2      	b.n	800da02 <_malloc_r+0x32>
 800da9c:	4634      	mov	r4, r6
 800da9e:	6876      	ldr	r6, [r6, #4]
 800daa0:	e7b9      	b.n	800da16 <_malloc_r+0x46>
 800daa2:	230c      	movs	r3, #12
 800daa4:	603b      	str	r3, [r7, #0]
 800daa6:	4638      	mov	r0, r7
 800daa8:	f000 fbc8 	bl	800e23c <__malloc_unlock>
 800daac:	e7a1      	b.n	800d9f2 <_malloc_r+0x22>
 800daae:	6025      	str	r5, [r4, #0]
 800dab0:	e7de      	b.n	800da70 <_malloc_r+0xa0>
 800dab2:	bf00      	nop
 800dab4:	20004c5c 	.word	0x20004c5c

0800dab8 <__ssputs_r>:
 800dab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dabc:	688e      	ldr	r6, [r1, #8]
 800dabe:	429e      	cmp	r6, r3
 800dac0:	4682      	mov	sl, r0
 800dac2:	460c      	mov	r4, r1
 800dac4:	4690      	mov	r8, r2
 800dac6:	461f      	mov	r7, r3
 800dac8:	d838      	bhi.n	800db3c <__ssputs_r+0x84>
 800daca:	898a      	ldrh	r2, [r1, #12]
 800dacc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dad0:	d032      	beq.n	800db38 <__ssputs_r+0x80>
 800dad2:	6825      	ldr	r5, [r4, #0]
 800dad4:	6909      	ldr	r1, [r1, #16]
 800dad6:	eba5 0901 	sub.w	r9, r5, r1
 800dada:	6965      	ldr	r5, [r4, #20]
 800dadc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dae0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dae4:	3301      	adds	r3, #1
 800dae6:	444b      	add	r3, r9
 800dae8:	106d      	asrs	r5, r5, #1
 800daea:	429d      	cmp	r5, r3
 800daec:	bf38      	it	cc
 800daee:	461d      	movcc	r5, r3
 800daf0:	0553      	lsls	r3, r2, #21
 800daf2:	d531      	bpl.n	800db58 <__ssputs_r+0xa0>
 800daf4:	4629      	mov	r1, r5
 800daf6:	f7ff ff6b 	bl	800d9d0 <_malloc_r>
 800dafa:	4606      	mov	r6, r0
 800dafc:	b950      	cbnz	r0, 800db14 <__ssputs_r+0x5c>
 800dafe:	230c      	movs	r3, #12
 800db00:	f8ca 3000 	str.w	r3, [sl]
 800db04:	89a3      	ldrh	r3, [r4, #12]
 800db06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db0a:	81a3      	strh	r3, [r4, #12]
 800db0c:	f04f 30ff 	mov.w	r0, #4294967295
 800db10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db14:	6921      	ldr	r1, [r4, #16]
 800db16:	464a      	mov	r2, r9
 800db18:	f7fd fca2 	bl	800b460 <memcpy>
 800db1c:	89a3      	ldrh	r3, [r4, #12]
 800db1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800db22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db26:	81a3      	strh	r3, [r4, #12]
 800db28:	6126      	str	r6, [r4, #16]
 800db2a:	6165      	str	r5, [r4, #20]
 800db2c:	444e      	add	r6, r9
 800db2e:	eba5 0509 	sub.w	r5, r5, r9
 800db32:	6026      	str	r6, [r4, #0]
 800db34:	60a5      	str	r5, [r4, #8]
 800db36:	463e      	mov	r6, r7
 800db38:	42be      	cmp	r6, r7
 800db3a:	d900      	bls.n	800db3e <__ssputs_r+0x86>
 800db3c:	463e      	mov	r6, r7
 800db3e:	6820      	ldr	r0, [r4, #0]
 800db40:	4632      	mov	r2, r6
 800db42:	4641      	mov	r1, r8
 800db44:	f000 fb5a 	bl	800e1fc <memmove>
 800db48:	68a3      	ldr	r3, [r4, #8]
 800db4a:	1b9b      	subs	r3, r3, r6
 800db4c:	60a3      	str	r3, [r4, #8]
 800db4e:	6823      	ldr	r3, [r4, #0]
 800db50:	4433      	add	r3, r6
 800db52:	6023      	str	r3, [r4, #0]
 800db54:	2000      	movs	r0, #0
 800db56:	e7db      	b.n	800db10 <__ssputs_r+0x58>
 800db58:	462a      	mov	r2, r5
 800db5a:	f000 fb75 	bl	800e248 <_realloc_r>
 800db5e:	4606      	mov	r6, r0
 800db60:	2800      	cmp	r0, #0
 800db62:	d1e1      	bne.n	800db28 <__ssputs_r+0x70>
 800db64:	6921      	ldr	r1, [r4, #16]
 800db66:	4650      	mov	r0, sl
 800db68:	f7ff fec6 	bl	800d8f8 <_free_r>
 800db6c:	e7c7      	b.n	800dafe <__ssputs_r+0x46>
	...

0800db70 <_svfiprintf_r>:
 800db70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db74:	4698      	mov	r8, r3
 800db76:	898b      	ldrh	r3, [r1, #12]
 800db78:	061b      	lsls	r3, r3, #24
 800db7a:	b09d      	sub	sp, #116	; 0x74
 800db7c:	4607      	mov	r7, r0
 800db7e:	460d      	mov	r5, r1
 800db80:	4614      	mov	r4, r2
 800db82:	d50e      	bpl.n	800dba2 <_svfiprintf_r+0x32>
 800db84:	690b      	ldr	r3, [r1, #16]
 800db86:	b963      	cbnz	r3, 800dba2 <_svfiprintf_r+0x32>
 800db88:	2140      	movs	r1, #64	; 0x40
 800db8a:	f7ff ff21 	bl	800d9d0 <_malloc_r>
 800db8e:	6028      	str	r0, [r5, #0]
 800db90:	6128      	str	r0, [r5, #16]
 800db92:	b920      	cbnz	r0, 800db9e <_svfiprintf_r+0x2e>
 800db94:	230c      	movs	r3, #12
 800db96:	603b      	str	r3, [r7, #0]
 800db98:	f04f 30ff 	mov.w	r0, #4294967295
 800db9c:	e0d1      	b.n	800dd42 <_svfiprintf_r+0x1d2>
 800db9e:	2340      	movs	r3, #64	; 0x40
 800dba0:	616b      	str	r3, [r5, #20]
 800dba2:	2300      	movs	r3, #0
 800dba4:	9309      	str	r3, [sp, #36]	; 0x24
 800dba6:	2320      	movs	r3, #32
 800dba8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dbac:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbb0:	2330      	movs	r3, #48	; 0x30
 800dbb2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dd5c <_svfiprintf_r+0x1ec>
 800dbb6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dbba:	f04f 0901 	mov.w	r9, #1
 800dbbe:	4623      	mov	r3, r4
 800dbc0:	469a      	mov	sl, r3
 800dbc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbc6:	b10a      	cbz	r2, 800dbcc <_svfiprintf_r+0x5c>
 800dbc8:	2a25      	cmp	r2, #37	; 0x25
 800dbca:	d1f9      	bne.n	800dbc0 <_svfiprintf_r+0x50>
 800dbcc:	ebba 0b04 	subs.w	fp, sl, r4
 800dbd0:	d00b      	beq.n	800dbea <_svfiprintf_r+0x7a>
 800dbd2:	465b      	mov	r3, fp
 800dbd4:	4622      	mov	r2, r4
 800dbd6:	4629      	mov	r1, r5
 800dbd8:	4638      	mov	r0, r7
 800dbda:	f7ff ff6d 	bl	800dab8 <__ssputs_r>
 800dbde:	3001      	adds	r0, #1
 800dbe0:	f000 80aa 	beq.w	800dd38 <_svfiprintf_r+0x1c8>
 800dbe4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dbe6:	445a      	add	r2, fp
 800dbe8:	9209      	str	r2, [sp, #36]	; 0x24
 800dbea:	f89a 3000 	ldrb.w	r3, [sl]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	f000 80a2 	beq.w	800dd38 <_svfiprintf_r+0x1c8>
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	f04f 32ff 	mov.w	r2, #4294967295
 800dbfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dbfe:	f10a 0a01 	add.w	sl, sl, #1
 800dc02:	9304      	str	r3, [sp, #16]
 800dc04:	9307      	str	r3, [sp, #28]
 800dc06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dc0a:	931a      	str	r3, [sp, #104]	; 0x68
 800dc0c:	4654      	mov	r4, sl
 800dc0e:	2205      	movs	r2, #5
 800dc10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc14:	4851      	ldr	r0, [pc, #324]	; (800dd5c <_svfiprintf_r+0x1ec>)
 800dc16:	f7f2 faf3 	bl	8000200 <memchr>
 800dc1a:	9a04      	ldr	r2, [sp, #16]
 800dc1c:	b9d8      	cbnz	r0, 800dc56 <_svfiprintf_r+0xe6>
 800dc1e:	06d0      	lsls	r0, r2, #27
 800dc20:	bf44      	itt	mi
 800dc22:	2320      	movmi	r3, #32
 800dc24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc28:	0711      	lsls	r1, r2, #28
 800dc2a:	bf44      	itt	mi
 800dc2c:	232b      	movmi	r3, #43	; 0x2b
 800dc2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc32:	f89a 3000 	ldrb.w	r3, [sl]
 800dc36:	2b2a      	cmp	r3, #42	; 0x2a
 800dc38:	d015      	beq.n	800dc66 <_svfiprintf_r+0xf6>
 800dc3a:	9a07      	ldr	r2, [sp, #28]
 800dc3c:	4654      	mov	r4, sl
 800dc3e:	2000      	movs	r0, #0
 800dc40:	f04f 0c0a 	mov.w	ip, #10
 800dc44:	4621      	mov	r1, r4
 800dc46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc4a:	3b30      	subs	r3, #48	; 0x30
 800dc4c:	2b09      	cmp	r3, #9
 800dc4e:	d94e      	bls.n	800dcee <_svfiprintf_r+0x17e>
 800dc50:	b1b0      	cbz	r0, 800dc80 <_svfiprintf_r+0x110>
 800dc52:	9207      	str	r2, [sp, #28]
 800dc54:	e014      	b.n	800dc80 <_svfiprintf_r+0x110>
 800dc56:	eba0 0308 	sub.w	r3, r0, r8
 800dc5a:	fa09 f303 	lsl.w	r3, r9, r3
 800dc5e:	4313      	orrs	r3, r2
 800dc60:	9304      	str	r3, [sp, #16]
 800dc62:	46a2      	mov	sl, r4
 800dc64:	e7d2      	b.n	800dc0c <_svfiprintf_r+0x9c>
 800dc66:	9b03      	ldr	r3, [sp, #12]
 800dc68:	1d19      	adds	r1, r3, #4
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	9103      	str	r1, [sp, #12]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	bfbb      	ittet	lt
 800dc72:	425b      	neglt	r3, r3
 800dc74:	f042 0202 	orrlt.w	r2, r2, #2
 800dc78:	9307      	strge	r3, [sp, #28]
 800dc7a:	9307      	strlt	r3, [sp, #28]
 800dc7c:	bfb8      	it	lt
 800dc7e:	9204      	strlt	r2, [sp, #16]
 800dc80:	7823      	ldrb	r3, [r4, #0]
 800dc82:	2b2e      	cmp	r3, #46	; 0x2e
 800dc84:	d10c      	bne.n	800dca0 <_svfiprintf_r+0x130>
 800dc86:	7863      	ldrb	r3, [r4, #1]
 800dc88:	2b2a      	cmp	r3, #42	; 0x2a
 800dc8a:	d135      	bne.n	800dcf8 <_svfiprintf_r+0x188>
 800dc8c:	9b03      	ldr	r3, [sp, #12]
 800dc8e:	1d1a      	adds	r2, r3, #4
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	9203      	str	r2, [sp, #12]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	bfb8      	it	lt
 800dc98:	f04f 33ff 	movlt.w	r3, #4294967295
 800dc9c:	3402      	adds	r4, #2
 800dc9e:	9305      	str	r3, [sp, #20]
 800dca0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dd6c <_svfiprintf_r+0x1fc>
 800dca4:	7821      	ldrb	r1, [r4, #0]
 800dca6:	2203      	movs	r2, #3
 800dca8:	4650      	mov	r0, sl
 800dcaa:	f7f2 faa9 	bl	8000200 <memchr>
 800dcae:	b140      	cbz	r0, 800dcc2 <_svfiprintf_r+0x152>
 800dcb0:	2340      	movs	r3, #64	; 0x40
 800dcb2:	eba0 000a 	sub.w	r0, r0, sl
 800dcb6:	fa03 f000 	lsl.w	r0, r3, r0
 800dcba:	9b04      	ldr	r3, [sp, #16]
 800dcbc:	4303      	orrs	r3, r0
 800dcbe:	3401      	adds	r4, #1
 800dcc0:	9304      	str	r3, [sp, #16]
 800dcc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcc6:	4826      	ldr	r0, [pc, #152]	; (800dd60 <_svfiprintf_r+0x1f0>)
 800dcc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dccc:	2206      	movs	r2, #6
 800dcce:	f7f2 fa97 	bl	8000200 <memchr>
 800dcd2:	2800      	cmp	r0, #0
 800dcd4:	d038      	beq.n	800dd48 <_svfiprintf_r+0x1d8>
 800dcd6:	4b23      	ldr	r3, [pc, #140]	; (800dd64 <_svfiprintf_r+0x1f4>)
 800dcd8:	bb1b      	cbnz	r3, 800dd22 <_svfiprintf_r+0x1b2>
 800dcda:	9b03      	ldr	r3, [sp, #12]
 800dcdc:	3307      	adds	r3, #7
 800dcde:	f023 0307 	bic.w	r3, r3, #7
 800dce2:	3308      	adds	r3, #8
 800dce4:	9303      	str	r3, [sp, #12]
 800dce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dce8:	4433      	add	r3, r6
 800dcea:	9309      	str	r3, [sp, #36]	; 0x24
 800dcec:	e767      	b.n	800dbbe <_svfiprintf_r+0x4e>
 800dcee:	fb0c 3202 	mla	r2, ip, r2, r3
 800dcf2:	460c      	mov	r4, r1
 800dcf4:	2001      	movs	r0, #1
 800dcf6:	e7a5      	b.n	800dc44 <_svfiprintf_r+0xd4>
 800dcf8:	2300      	movs	r3, #0
 800dcfa:	3401      	adds	r4, #1
 800dcfc:	9305      	str	r3, [sp, #20]
 800dcfe:	4619      	mov	r1, r3
 800dd00:	f04f 0c0a 	mov.w	ip, #10
 800dd04:	4620      	mov	r0, r4
 800dd06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd0a:	3a30      	subs	r2, #48	; 0x30
 800dd0c:	2a09      	cmp	r2, #9
 800dd0e:	d903      	bls.n	800dd18 <_svfiprintf_r+0x1a8>
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d0c5      	beq.n	800dca0 <_svfiprintf_r+0x130>
 800dd14:	9105      	str	r1, [sp, #20]
 800dd16:	e7c3      	b.n	800dca0 <_svfiprintf_r+0x130>
 800dd18:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd1c:	4604      	mov	r4, r0
 800dd1e:	2301      	movs	r3, #1
 800dd20:	e7f0      	b.n	800dd04 <_svfiprintf_r+0x194>
 800dd22:	ab03      	add	r3, sp, #12
 800dd24:	9300      	str	r3, [sp, #0]
 800dd26:	462a      	mov	r2, r5
 800dd28:	4b0f      	ldr	r3, [pc, #60]	; (800dd68 <_svfiprintf_r+0x1f8>)
 800dd2a:	a904      	add	r1, sp, #16
 800dd2c:	4638      	mov	r0, r7
 800dd2e:	f7fd fc4d 	bl	800b5cc <_printf_float>
 800dd32:	1c42      	adds	r2, r0, #1
 800dd34:	4606      	mov	r6, r0
 800dd36:	d1d6      	bne.n	800dce6 <_svfiprintf_r+0x176>
 800dd38:	89ab      	ldrh	r3, [r5, #12]
 800dd3a:	065b      	lsls	r3, r3, #25
 800dd3c:	f53f af2c 	bmi.w	800db98 <_svfiprintf_r+0x28>
 800dd40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dd42:	b01d      	add	sp, #116	; 0x74
 800dd44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd48:	ab03      	add	r3, sp, #12
 800dd4a:	9300      	str	r3, [sp, #0]
 800dd4c:	462a      	mov	r2, r5
 800dd4e:	4b06      	ldr	r3, [pc, #24]	; (800dd68 <_svfiprintf_r+0x1f8>)
 800dd50:	a904      	add	r1, sp, #16
 800dd52:	4638      	mov	r0, r7
 800dd54:	f7fd fede 	bl	800bb14 <_printf_i>
 800dd58:	e7eb      	b.n	800dd32 <_svfiprintf_r+0x1c2>
 800dd5a:	bf00      	nop
 800dd5c:	0800e8d4 	.word	0x0800e8d4
 800dd60:	0800e8de 	.word	0x0800e8de
 800dd64:	0800b5cd 	.word	0x0800b5cd
 800dd68:	0800dab9 	.word	0x0800dab9
 800dd6c:	0800e8da 	.word	0x0800e8da

0800dd70 <__sfputc_r>:
 800dd70:	6893      	ldr	r3, [r2, #8]
 800dd72:	3b01      	subs	r3, #1
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	b410      	push	{r4}
 800dd78:	6093      	str	r3, [r2, #8]
 800dd7a:	da08      	bge.n	800dd8e <__sfputc_r+0x1e>
 800dd7c:	6994      	ldr	r4, [r2, #24]
 800dd7e:	42a3      	cmp	r3, r4
 800dd80:	db01      	blt.n	800dd86 <__sfputc_r+0x16>
 800dd82:	290a      	cmp	r1, #10
 800dd84:	d103      	bne.n	800dd8e <__sfputc_r+0x1e>
 800dd86:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd8a:	f7fe b8b3 	b.w	800bef4 <__swbuf_r>
 800dd8e:	6813      	ldr	r3, [r2, #0]
 800dd90:	1c58      	adds	r0, r3, #1
 800dd92:	6010      	str	r0, [r2, #0]
 800dd94:	7019      	strb	r1, [r3, #0]
 800dd96:	4608      	mov	r0, r1
 800dd98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd9c:	4770      	bx	lr

0800dd9e <__sfputs_r>:
 800dd9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dda0:	4606      	mov	r6, r0
 800dda2:	460f      	mov	r7, r1
 800dda4:	4614      	mov	r4, r2
 800dda6:	18d5      	adds	r5, r2, r3
 800dda8:	42ac      	cmp	r4, r5
 800ddaa:	d101      	bne.n	800ddb0 <__sfputs_r+0x12>
 800ddac:	2000      	movs	r0, #0
 800ddae:	e007      	b.n	800ddc0 <__sfputs_r+0x22>
 800ddb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddb4:	463a      	mov	r2, r7
 800ddb6:	4630      	mov	r0, r6
 800ddb8:	f7ff ffda 	bl	800dd70 <__sfputc_r>
 800ddbc:	1c43      	adds	r3, r0, #1
 800ddbe:	d1f3      	bne.n	800dda8 <__sfputs_r+0xa>
 800ddc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ddc4 <_vfiprintf_r>:
 800ddc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddc8:	460d      	mov	r5, r1
 800ddca:	b09d      	sub	sp, #116	; 0x74
 800ddcc:	4614      	mov	r4, r2
 800ddce:	4698      	mov	r8, r3
 800ddd0:	4606      	mov	r6, r0
 800ddd2:	b118      	cbz	r0, 800dddc <_vfiprintf_r+0x18>
 800ddd4:	6983      	ldr	r3, [r0, #24]
 800ddd6:	b90b      	cbnz	r3, 800dddc <_vfiprintf_r+0x18>
 800ddd8:	f7ff f8e2 	bl	800cfa0 <__sinit>
 800dddc:	4b89      	ldr	r3, [pc, #548]	; (800e004 <_vfiprintf_r+0x240>)
 800ddde:	429d      	cmp	r5, r3
 800dde0:	d11b      	bne.n	800de1a <_vfiprintf_r+0x56>
 800dde2:	6875      	ldr	r5, [r6, #4]
 800dde4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dde6:	07d9      	lsls	r1, r3, #31
 800dde8:	d405      	bmi.n	800ddf6 <_vfiprintf_r+0x32>
 800ddea:	89ab      	ldrh	r3, [r5, #12]
 800ddec:	059a      	lsls	r2, r3, #22
 800ddee:	d402      	bmi.n	800ddf6 <_vfiprintf_r+0x32>
 800ddf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ddf2:	f7ff f978 	bl	800d0e6 <__retarget_lock_acquire_recursive>
 800ddf6:	89ab      	ldrh	r3, [r5, #12]
 800ddf8:	071b      	lsls	r3, r3, #28
 800ddfa:	d501      	bpl.n	800de00 <_vfiprintf_r+0x3c>
 800ddfc:	692b      	ldr	r3, [r5, #16]
 800ddfe:	b9eb      	cbnz	r3, 800de3c <_vfiprintf_r+0x78>
 800de00:	4629      	mov	r1, r5
 800de02:	4630      	mov	r0, r6
 800de04:	f7fe f8c8 	bl	800bf98 <__swsetup_r>
 800de08:	b1c0      	cbz	r0, 800de3c <_vfiprintf_r+0x78>
 800de0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de0c:	07dc      	lsls	r4, r3, #31
 800de0e:	d50e      	bpl.n	800de2e <_vfiprintf_r+0x6a>
 800de10:	f04f 30ff 	mov.w	r0, #4294967295
 800de14:	b01d      	add	sp, #116	; 0x74
 800de16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de1a:	4b7b      	ldr	r3, [pc, #492]	; (800e008 <_vfiprintf_r+0x244>)
 800de1c:	429d      	cmp	r5, r3
 800de1e:	d101      	bne.n	800de24 <_vfiprintf_r+0x60>
 800de20:	68b5      	ldr	r5, [r6, #8]
 800de22:	e7df      	b.n	800dde4 <_vfiprintf_r+0x20>
 800de24:	4b79      	ldr	r3, [pc, #484]	; (800e00c <_vfiprintf_r+0x248>)
 800de26:	429d      	cmp	r5, r3
 800de28:	bf08      	it	eq
 800de2a:	68f5      	ldreq	r5, [r6, #12]
 800de2c:	e7da      	b.n	800dde4 <_vfiprintf_r+0x20>
 800de2e:	89ab      	ldrh	r3, [r5, #12]
 800de30:	0598      	lsls	r0, r3, #22
 800de32:	d4ed      	bmi.n	800de10 <_vfiprintf_r+0x4c>
 800de34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800de36:	f7ff f957 	bl	800d0e8 <__retarget_lock_release_recursive>
 800de3a:	e7e9      	b.n	800de10 <_vfiprintf_r+0x4c>
 800de3c:	2300      	movs	r3, #0
 800de3e:	9309      	str	r3, [sp, #36]	; 0x24
 800de40:	2320      	movs	r3, #32
 800de42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800de46:	f8cd 800c 	str.w	r8, [sp, #12]
 800de4a:	2330      	movs	r3, #48	; 0x30
 800de4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e010 <_vfiprintf_r+0x24c>
 800de50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800de54:	f04f 0901 	mov.w	r9, #1
 800de58:	4623      	mov	r3, r4
 800de5a:	469a      	mov	sl, r3
 800de5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de60:	b10a      	cbz	r2, 800de66 <_vfiprintf_r+0xa2>
 800de62:	2a25      	cmp	r2, #37	; 0x25
 800de64:	d1f9      	bne.n	800de5a <_vfiprintf_r+0x96>
 800de66:	ebba 0b04 	subs.w	fp, sl, r4
 800de6a:	d00b      	beq.n	800de84 <_vfiprintf_r+0xc0>
 800de6c:	465b      	mov	r3, fp
 800de6e:	4622      	mov	r2, r4
 800de70:	4629      	mov	r1, r5
 800de72:	4630      	mov	r0, r6
 800de74:	f7ff ff93 	bl	800dd9e <__sfputs_r>
 800de78:	3001      	adds	r0, #1
 800de7a:	f000 80aa 	beq.w	800dfd2 <_vfiprintf_r+0x20e>
 800de7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de80:	445a      	add	r2, fp
 800de82:	9209      	str	r2, [sp, #36]	; 0x24
 800de84:	f89a 3000 	ldrb.w	r3, [sl]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	f000 80a2 	beq.w	800dfd2 <_vfiprintf_r+0x20e>
 800de8e:	2300      	movs	r3, #0
 800de90:	f04f 32ff 	mov.w	r2, #4294967295
 800de94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de98:	f10a 0a01 	add.w	sl, sl, #1
 800de9c:	9304      	str	r3, [sp, #16]
 800de9e:	9307      	str	r3, [sp, #28]
 800dea0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dea4:	931a      	str	r3, [sp, #104]	; 0x68
 800dea6:	4654      	mov	r4, sl
 800dea8:	2205      	movs	r2, #5
 800deaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800deae:	4858      	ldr	r0, [pc, #352]	; (800e010 <_vfiprintf_r+0x24c>)
 800deb0:	f7f2 f9a6 	bl	8000200 <memchr>
 800deb4:	9a04      	ldr	r2, [sp, #16]
 800deb6:	b9d8      	cbnz	r0, 800def0 <_vfiprintf_r+0x12c>
 800deb8:	06d1      	lsls	r1, r2, #27
 800deba:	bf44      	itt	mi
 800debc:	2320      	movmi	r3, #32
 800debe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dec2:	0713      	lsls	r3, r2, #28
 800dec4:	bf44      	itt	mi
 800dec6:	232b      	movmi	r3, #43	; 0x2b
 800dec8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800decc:	f89a 3000 	ldrb.w	r3, [sl]
 800ded0:	2b2a      	cmp	r3, #42	; 0x2a
 800ded2:	d015      	beq.n	800df00 <_vfiprintf_r+0x13c>
 800ded4:	9a07      	ldr	r2, [sp, #28]
 800ded6:	4654      	mov	r4, sl
 800ded8:	2000      	movs	r0, #0
 800deda:	f04f 0c0a 	mov.w	ip, #10
 800dede:	4621      	mov	r1, r4
 800dee0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dee4:	3b30      	subs	r3, #48	; 0x30
 800dee6:	2b09      	cmp	r3, #9
 800dee8:	d94e      	bls.n	800df88 <_vfiprintf_r+0x1c4>
 800deea:	b1b0      	cbz	r0, 800df1a <_vfiprintf_r+0x156>
 800deec:	9207      	str	r2, [sp, #28]
 800deee:	e014      	b.n	800df1a <_vfiprintf_r+0x156>
 800def0:	eba0 0308 	sub.w	r3, r0, r8
 800def4:	fa09 f303 	lsl.w	r3, r9, r3
 800def8:	4313      	orrs	r3, r2
 800defa:	9304      	str	r3, [sp, #16]
 800defc:	46a2      	mov	sl, r4
 800defe:	e7d2      	b.n	800dea6 <_vfiprintf_r+0xe2>
 800df00:	9b03      	ldr	r3, [sp, #12]
 800df02:	1d19      	adds	r1, r3, #4
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	9103      	str	r1, [sp, #12]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	bfbb      	ittet	lt
 800df0c:	425b      	neglt	r3, r3
 800df0e:	f042 0202 	orrlt.w	r2, r2, #2
 800df12:	9307      	strge	r3, [sp, #28]
 800df14:	9307      	strlt	r3, [sp, #28]
 800df16:	bfb8      	it	lt
 800df18:	9204      	strlt	r2, [sp, #16]
 800df1a:	7823      	ldrb	r3, [r4, #0]
 800df1c:	2b2e      	cmp	r3, #46	; 0x2e
 800df1e:	d10c      	bne.n	800df3a <_vfiprintf_r+0x176>
 800df20:	7863      	ldrb	r3, [r4, #1]
 800df22:	2b2a      	cmp	r3, #42	; 0x2a
 800df24:	d135      	bne.n	800df92 <_vfiprintf_r+0x1ce>
 800df26:	9b03      	ldr	r3, [sp, #12]
 800df28:	1d1a      	adds	r2, r3, #4
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	9203      	str	r2, [sp, #12]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	bfb8      	it	lt
 800df32:	f04f 33ff 	movlt.w	r3, #4294967295
 800df36:	3402      	adds	r4, #2
 800df38:	9305      	str	r3, [sp, #20]
 800df3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e020 <_vfiprintf_r+0x25c>
 800df3e:	7821      	ldrb	r1, [r4, #0]
 800df40:	2203      	movs	r2, #3
 800df42:	4650      	mov	r0, sl
 800df44:	f7f2 f95c 	bl	8000200 <memchr>
 800df48:	b140      	cbz	r0, 800df5c <_vfiprintf_r+0x198>
 800df4a:	2340      	movs	r3, #64	; 0x40
 800df4c:	eba0 000a 	sub.w	r0, r0, sl
 800df50:	fa03 f000 	lsl.w	r0, r3, r0
 800df54:	9b04      	ldr	r3, [sp, #16]
 800df56:	4303      	orrs	r3, r0
 800df58:	3401      	adds	r4, #1
 800df5a:	9304      	str	r3, [sp, #16]
 800df5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df60:	482c      	ldr	r0, [pc, #176]	; (800e014 <_vfiprintf_r+0x250>)
 800df62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800df66:	2206      	movs	r2, #6
 800df68:	f7f2 f94a 	bl	8000200 <memchr>
 800df6c:	2800      	cmp	r0, #0
 800df6e:	d03f      	beq.n	800dff0 <_vfiprintf_r+0x22c>
 800df70:	4b29      	ldr	r3, [pc, #164]	; (800e018 <_vfiprintf_r+0x254>)
 800df72:	bb1b      	cbnz	r3, 800dfbc <_vfiprintf_r+0x1f8>
 800df74:	9b03      	ldr	r3, [sp, #12]
 800df76:	3307      	adds	r3, #7
 800df78:	f023 0307 	bic.w	r3, r3, #7
 800df7c:	3308      	adds	r3, #8
 800df7e:	9303      	str	r3, [sp, #12]
 800df80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df82:	443b      	add	r3, r7
 800df84:	9309      	str	r3, [sp, #36]	; 0x24
 800df86:	e767      	b.n	800de58 <_vfiprintf_r+0x94>
 800df88:	fb0c 3202 	mla	r2, ip, r2, r3
 800df8c:	460c      	mov	r4, r1
 800df8e:	2001      	movs	r0, #1
 800df90:	e7a5      	b.n	800dede <_vfiprintf_r+0x11a>
 800df92:	2300      	movs	r3, #0
 800df94:	3401      	adds	r4, #1
 800df96:	9305      	str	r3, [sp, #20]
 800df98:	4619      	mov	r1, r3
 800df9a:	f04f 0c0a 	mov.w	ip, #10
 800df9e:	4620      	mov	r0, r4
 800dfa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dfa4:	3a30      	subs	r2, #48	; 0x30
 800dfa6:	2a09      	cmp	r2, #9
 800dfa8:	d903      	bls.n	800dfb2 <_vfiprintf_r+0x1ee>
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d0c5      	beq.n	800df3a <_vfiprintf_r+0x176>
 800dfae:	9105      	str	r1, [sp, #20]
 800dfb0:	e7c3      	b.n	800df3a <_vfiprintf_r+0x176>
 800dfb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800dfb6:	4604      	mov	r4, r0
 800dfb8:	2301      	movs	r3, #1
 800dfba:	e7f0      	b.n	800df9e <_vfiprintf_r+0x1da>
 800dfbc:	ab03      	add	r3, sp, #12
 800dfbe:	9300      	str	r3, [sp, #0]
 800dfc0:	462a      	mov	r2, r5
 800dfc2:	4b16      	ldr	r3, [pc, #88]	; (800e01c <_vfiprintf_r+0x258>)
 800dfc4:	a904      	add	r1, sp, #16
 800dfc6:	4630      	mov	r0, r6
 800dfc8:	f7fd fb00 	bl	800b5cc <_printf_float>
 800dfcc:	4607      	mov	r7, r0
 800dfce:	1c78      	adds	r0, r7, #1
 800dfd0:	d1d6      	bne.n	800df80 <_vfiprintf_r+0x1bc>
 800dfd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dfd4:	07d9      	lsls	r1, r3, #31
 800dfd6:	d405      	bmi.n	800dfe4 <_vfiprintf_r+0x220>
 800dfd8:	89ab      	ldrh	r3, [r5, #12]
 800dfda:	059a      	lsls	r2, r3, #22
 800dfdc:	d402      	bmi.n	800dfe4 <_vfiprintf_r+0x220>
 800dfde:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dfe0:	f7ff f882 	bl	800d0e8 <__retarget_lock_release_recursive>
 800dfe4:	89ab      	ldrh	r3, [r5, #12]
 800dfe6:	065b      	lsls	r3, r3, #25
 800dfe8:	f53f af12 	bmi.w	800de10 <_vfiprintf_r+0x4c>
 800dfec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dfee:	e711      	b.n	800de14 <_vfiprintf_r+0x50>
 800dff0:	ab03      	add	r3, sp, #12
 800dff2:	9300      	str	r3, [sp, #0]
 800dff4:	462a      	mov	r2, r5
 800dff6:	4b09      	ldr	r3, [pc, #36]	; (800e01c <_vfiprintf_r+0x258>)
 800dff8:	a904      	add	r1, sp, #16
 800dffa:	4630      	mov	r0, r6
 800dffc:	f7fd fd8a 	bl	800bb14 <_printf_i>
 800e000:	e7e4      	b.n	800dfcc <_vfiprintf_r+0x208>
 800e002:	bf00      	nop
 800e004:	0800e73c 	.word	0x0800e73c
 800e008:	0800e75c 	.word	0x0800e75c
 800e00c:	0800e71c 	.word	0x0800e71c
 800e010:	0800e8d4 	.word	0x0800e8d4
 800e014:	0800e8de 	.word	0x0800e8de
 800e018:	0800b5cd 	.word	0x0800b5cd
 800e01c:	0800dd9f 	.word	0x0800dd9f
 800e020:	0800e8da 	.word	0x0800e8da

0800e024 <_sbrk_r>:
 800e024:	b538      	push	{r3, r4, r5, lr}
 800e026:	4d06      	ldr	r5, [pc, #24]	; (800e040 <_sbrk_r+0x1c>)
 800e028:	2300      	movs	r3, #0
 800e02a:	4604      	mov	r4, r0
 800e02c:	4608      	mov	r0, r1
 800e02e:	602b      	str	r3, [r5, #0]
 800e030:	f7f4 f9c4 	bl	80023bc <_sbrk>
 800e034:	1c43      	adds	r3, r0, #1
 800e036:	d102      	bne.n	800e03e <_sbrk_r+0x1a>
 800e038:	682b      	ldr	r3, [r5, #0]
 800e03a:	b103      	cbz	r3, 800e03e <_sbrk_r+0x1a>
 800e03c:	6023      	str	r3, [r4, #0]
 800e03e:	bd38      	pop	{r3, r4, r5, pc}
 800e040:	20004c64 	.word	0x20004c64

0800e044 <__sread>:
 800e044:	b510      	push	{r4, lr}
 800e046:	460c      	mov	r4, r1
 800e048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e04c:	f000 f92c 	bl	800e2a8 <_read_r>
 800e050:	2800      	cmp	r0, #0
 800e052:	bfab      	itete	ge
 800e054:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e056:	89a3      	ldrhlt	r3, [r4, #12]
 800e058:	181b      	addge	r3, r3, r0
 800e05a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e05e:	bfac      	ite	ge
 800e060:	6563      	strge	r3, [r4, #84]	; 0x54
 800e062:	81a3      	strhlt	r3, [r4, #12]
 800e064:	bd10      	pop	{r4, pc}

0800e066 <__swrite>:
 800e066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e06a:	461f      	mov	r7, r3
 800e06c:	898b      	ldrh	r3, [r1, #12]
 800e06e:	05db      	lsls	r3, r3, #23
 800e070:	4605      	mov	r5, r0
 800e072:	460c      	mov	r4, r1
 800e074:	4616      	mov	r6, r2
 800e076:	d505      	bpl.n	800e084 <__swrite+0x1e>
 800e078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e07c:	2302      	movs	r3, #2
 800e07e:	2200      	movs	r2, #0
 800e080:	f000 f898 	bl	800e1b4 <_lseek_r>
 800e084:	89a3      	ldrh	r3, [r4, #12]
 800e086:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e08a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e08e:	81a3      	strh	r3, [r4, #12]
 800e090:	4632      	mov	r2, r6
 800e092:	463b      	mov	r3, r7
 800e094:	4628      	mov	r0, r5
 800e096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e09a:	f000 b817 	b.w	800e0cc <_write_r>

0800e09e <__sseek>:
 800e09e:	b510      	push	{r4, lr}
 800e0a0:	460c      	mov	r4, r1
 800e0a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0a6:	f000 f885 	bl	800e1b4 <_lseek_r>
 800e0aa:	1c43      	adds	r3, r0, #1
 800e0ac:	89a3      	ldrh	r3, [r4, #12]
 800e0ae:	bf15      	itete	ne
 800e0b0:	6560      	strne	r0, [r4, #84]	; 0x54
 800e0b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e0b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e0ba:	81a3      	strheq	r3, [r4, #12]
 800e0bc:	bf18      	it	ne
 800e0be:	81a3      	strhne	r3, [r4, #12]
 800e0c0:	bd10      	pop	{r4, pc}

0800e0c2 <__sclose>:
 800e0c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0c6:	f000 b831 	b.w	800e12c <_close_r>
	...

0800e0cc <_write_r>:
 800e0cc:	b538      	push	{r3, r4, r5, lr}
 800e0ce:	4d07      	ldr	r5, [pc, #28]	; (800e0ec <_write_r+0x20>)
 800e0d0:	4604      	mov	r4, r0
 800e0d2:	4608      	mov	r0, r1
 800e0d4:	4611      	mov	r1, r2
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	602a      	str	r2, [r5, #0]
 800e0da:	461a      	mov	r2, r3
 800e0dc:	f7f4 f91d 	bl	800231a <_write>
 800e0e0:	1c43      	adds	r3, r0, #1
 800e0e2:	d102      	bne.n	800e0ea <_write_r+0x1e>
 800e0e4:	682b      	ldr	r3, [r5, #0]
 800e0e6:	b103      	cbz	r3, 800e0ea <_write_r+0x1e>
 800e0e8:	6023      	str	r3, [r4, #0]
 800e0ea:	bd38      	pop	{r3, r4, r5, pc}
 800e0ec:	20004c64 	.word	0x20004c64

0800e0f0 <__assert_func>:
 800e0f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e0f2:	4614      	mov	r4, r2
 800e0f4:	461a      	mov	r2, r3
 800e0f6:	4b09      	ldr	r3, [pc, #36]	; (800e11c <__assert_func+0x2c>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	4605      	mov	r5, r0
 800e0fc:	68d8      	ldr	r0, [r3, #12]
 800e0fe:	b14c      	cbz	r4, 800e114 <__assert_func+0x24>
 800e100:	4b07      	ldr	r3, [pc, #28]	; (800e120 <__assert_func+0x30>)
 800e102:	9100      	str	r1, [sp, #0]
 800e104:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e108:	4906      	ldr	r1, [pc, #24]	; (800e124 <__assert_func+0x34>)
 800e10a:	462b      	mov	r3, r5
 800e10c:	f000 f81e 	bl	800e14c <fiprintf>
 800e110:	f000 f8e9 	bl	800e2e6 <abort>
 800e114:	4b04      	ldr	r3, [pc, #16]	; (800e128 <__assert_func+0x38>)
 800e116:	461c      	mov	r4, r3
 800e118:	e7f3      	b.n	800e102 <__assert_func+0x12>
 800e11a:	bf00      	nop
 800e11c:	20000010 	.word	0x20000010
 800e120:	0800e8e5 	.word	0x0800e8e5
 800e124:	0800e8f2 	.word	0x0800e8f2
 800e128:	0800e920 	.word	0x0800e920

0800e12c <_close_r>:
 800e12c:	b538      	push	{r3, r4, r5, lr}
 800e12e:	4d06      	ldr	r5, [pc, #24]	; (800e148 <_close_r+0x1c>)
 800e130:	2300      	movs	r3, #0
 800e132:	4604      	mov	r4, r0
 800e134:	4608      	mov	r0, r1
 800e136:	602b      	str	r3, [r5, #0]
 800e138:	f7f4 f90b 	bl	8002352 <_close>
 800e13c:	1c43      	adds	r3, r0, #1
 800e13e:	d102      	bne.n	800e146 <_close_r+0x1a>
 800e140:	682b      	ldr	r3, [r5, #0]
 800e142:	b103      	cbz	r3, 800e146 <_close_r+0x1a>
 800e144:	6023      	str	r3, [r4, #0]
 800e146:	bd38      	pop	{r3, r4, r5, pc}
 800e148:	20004c64 	.word	0x20004c64

0800e14c <fiprintf>:
 800e14c:	b40e      	push	{r1, r2, r3}
 800e14e:	b503      	push	{r0, r1, lr}
 800e150:	4601      	mov	r1, r0
 800e152:	ab03      	add	r3, sp, #12
 800e154:	4805      	ldr	r0, [pc, #20]	; (800e16c <fiprintf+0x20>)
 800e156:	f853 2b04 	ldr.w	r2, [r3], #4
 800e15a:	6800      	ldr	r0, [r0, #0]
 800e15c:	9301      	str	r3, [sp, #4]
 800e15e:	f7ff fe31 	bl	800ddc4 <_vfiprintf_r>
 800e162:	b002      	add	sp, #8
 800e164:	f85d eb04 	ldr.w	lr, [sp], #4
 800e168:	b003      	add	sp, #12
 800e16a:	4770      	bx	lr
 800e16c:	20000010 	.word	0x20000010

0800e170 <_fstat_r>:
 800e170:	b538      	push	{r3, r4, r5, lr}
 800e172:	4d07      	ldr	r5, [pc, #28]	; (800e190 <_fstat_r+0x20>)
 800e174:	2300      	movs	r3, #0
 800e176:	4604      	mov	r4, r0
 800e178:	4608      	mov	r0, r1
 800e17a:	4611      	mov	r1, r2
 800e17c:	602b      	str	r3, [r5, #0]
 800e17e:	f7f4 f8f4 	bl	800236a <_fstat>
 800e182:	1c43      	adds	r3, r0, #1
 800e184:	d102      	bne.n	800e18c <_fstat_r+0x1c>
 800e186:	682b      	ldr	r3, [r5, #0]
 800e188:	b103      	cbz	r3, 800e18c <_fstat_r+0x1c>
 800e18a:	6023      	str	r3, [r4, #0]
 800e18c:	bd38      	pop	{r3, r4, r5, pc}
 800e18e:	bf00      	nop
 800e190:	20004c64 	.word	0x20004c64

0800e194 <_isatty_r>:
 800e194:	b538      	push	{r3, r4, r5, lr}
 800e196:	4d06      	ldr	r5, [pc, #24]	; (800e1b0 <_isatty_r+0x1c>)
 800e198:	2300      	movs	r3, #0
 800e19a:	4604      	mov	r4, r0
 800e19c:	4608      	mov	r0, r1
 800e19e:	602b      	str	r3, [r5, #0]
 800e1a0:	f7f4 f8f3 	bl	800238a <_isatty>
 800e1a4:	1c43      	adds	r3, r0, #1
 800e1a6:	d102      	bne.n	800e1ae <_isatty_r+0x1a>
 800e1a8:	682b      	ldr	r3, [r5, #0]
 800e1aa:	b103      	cbz	r3, 800e1ae <_isatty_r+0x1a>
 800e1ac:	6023      	str	r3, [r4, #0]
 800e1ae:	bd38      	pop	{r3, r4, r5, pc}
 800e1b0:	20004c64 	.word	0x20004c64

0800e1b4 <_lseek_r>:
 800e1b4:	b538      	push	{r3, r4, r5, lr}
 800e1b6:	4d07      	ldr	r5, [pc, #28]	; (800e1d4 <_lseek_r+0x20>)
 800e1b8:	4604      	mov	r4, r0
 800e1ba:	4608      	mov	r0, r1
 800e1bc:	4611      	mov	r1, r2
 800e1be:	2200      	movs	r2, #0
 800e1c0:	602a      	str	r2, [r5, #0]
 800e1c2:	461a      	mov	r2, r3
 800e1c4:	f7f4 f8ec 	bl	80023a0 <_lseek>
 800e1c8:	1c43      	adds	r3, r0, #1
 800e1ca:	d102      	bne.n	800e1d2 <_lseek_r+0x1e>
 800e1cc:	682b      	ldr	r3, [r5, #0]
 800e1ce:	b103      	cbz	r3, 800e1d2 <_lseek_r+0x1e>
 800e1d0:	6023      	str	r3, [r4, #0]
 800e1d2:	bd38      	pop	{r3, r4, r5, pc}
 800e1d4:	20004c64 	.word	0x20004c64

0800e1d8 <__ascii_mbtowc>:
 800e1d8:	b082      	sub	sp, #8
 800e1da:	b901      	cbnz	r1, 800e1de <__ascii_mbtowc+0x6>
 800e1dc:	a901      	add	r1, sp, #4
 800e1de:	b142      	cbz	r2, 800e1f2 <__ascii_mbtowc+0x1a>
 800e1e0:	b14b      	cbz	r3, 800e1f6 <__ascii_mbtowc+0x1e>
 800e1e2:	7813      	ldrb	r3, [r2, #0]
 800e1e4:	600b      	str	r3, [r1, #0]
 800e1e6:	7812      	ldrb	r2, [r2, #0]
 800e1e8:	1e10      	subs	r0, r2, #0
 800e1ea:	bf18      	it	ne
 800e1ec:	2001      	movne	r0, #1
 800e1ee:	b002      	add	sp, #8
 800e1f0:	4770      	bx	lr
 800e1f2:	4610      	mov	r0, r2
 800e1f4:	e7fb      	b.n	800e1ee <__ascii_mbtowc+0x16>
 800e1f6:	f06f 0001 	mvn.w	r0, #1
 800e1fa:	e7f8      	b.n	800e1ee <__ascii_mbtowc+0x16>

0800e1fc <memmove>:
 800e1fc:	4288      	cmp	r0, r1
 800e1fe:	b510      	push	{r4, lr}
 800e200:	eb01 0402 	add.w	r4, r1, r2
 800e204:	d902      	bls.n	800e20c <memmove+0x10>
 800e206:	4284      	cmp	r4, r0
 800e208:	4623      	mov	r3, r4
 800e20a:	d807      	bhi.n	800e21c <memmove+0x20>
 800e20c:	1e43      	subs	r3, r0, #1
 800e20e:	42a1      	cmp	r1, r4
 800e210:	d008      	beq.n	800e224 <memmove+0x28>
 800e212:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e216:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e21a:	e7f8      	b.n	800e20e <memmove+0x12>
 800e21c:	4402      	add	r2, r0
 800e21e:	4601      	mov	r1, r0
 800e220:	428a      	cmp	r2, r1
 800e222:	d100      	bne.n	800e226 <memmove+0x2a>
 800e224:	bd10      	pop	{r4, pc}
 800e226:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e22a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e22e:	e7f7      	b.n	800e220 <memmove+0x24>

0800e230 <__malloc_lock>:
 800e230:	4801      	ldr	r0, [pc, #4]	; (800e238 <__malloc_lock+0x8>)
 800e232:	f7fe bf58 	b.w	800d0e6 <__retarget_lock_acquire_recursive>
 800e236:	bf00      	nop
 800e238:	20004c58 	.word	0x20004c58

0800e23c <__malloc_unlock>:
 800e23c:	4801      	ldr	r0, [pc, #4]	; (800e244 <__malloc_unlock+0x8>)
 800e23e:	f7fe bf53 	b.w	800d0e8 <__retarget_lock_release_recursive>
 800e242:	bf00      	nop
 800e244:	20004c58 	.word	0x20004c58

0800e248 <_realloc_r>:
 800e248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e24c:	4680      	mov	r8, r0
 800e24e:	4614      	mov	r4, r2
 800e250:	460e      	mov	r6, r1
 800e252:	b921      	cbnz	r1, 800e25e <_realloc_r+0x16>
 800e254:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e258:	4611      	mov	r1, r2
 800e25a:	f7ff bbb9 	b.w	800d9d0 <_malloc_r>
 800e25e:	b92a      	cbnz	r2, 800e26c <_realloc_r+0x24>
 800e260:	f7ff fb4a 	bl	800d8f8 <_free_r>
 800e264:	4625      	mov	r5, r4
 800e266:	4628      	mov	r0, r5
 800e268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e26c:	f000 f842 	bl	800e2f4 <_malloc_usable_size_r>
 800e270:	4284      	cmp	r4, r0
 800e272:	4607      	mov	r7, r0
 800e274:	d802      	bhi.n	800e27c <_realloc_r+0x34>
 800e276:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e27a:	d812      	bhi.n	800e2a2 <_realloc_r+0x5a>
 800e27c:	4621      	mov	r1, r4
 800e27e:	4640      	mov	r0, r8
 800e280:	f7ff fba6 	bl	800d9d0 <_malloc_r>
 800e284:	4605      	mov	r5, r0
 800e286:	2800      	cmp	r0, #0
 800e288:	d0ed      	beq.n	800e266 <_realloc_r+0x1e>
 800e28a:	42bc      	cmp	r4, r7
 800e28c:	4622      	mov	r2, r4
 800e28e:	4631      	mov	r1, r6
 800e290:	bf28      	it	cs
 800e292:	463a      	movcs	r2, r7
 800e294:	f7fd f8e4 	bl	800b460 <memcpy>
 800e298:	4631      	mov	r1, r6
 800e29a:	4640      	mov	r0, r8
 800e29c:	f7ff fb2c 	bl	800d8f8 <_free_r>
 800e2a0:	e7e1      	b.n	800e266 <_realloc_r+0x1e>
 800e2a2:	4635      	mov	r5, r6
 800e2a4:	e7df      	b.n	800e266 <_realloc_r+0x1e>
	...

0800e2a8 <_read_r>:
 800e2a8:	b538      	push	{r3, r4, r5, lr}
 800e2aa:	4d07      	ldr	r5, [pc, #28]	; (800e2c8 <_read_r+0x20>)
 800e2ac:	4604      	mov	r4, r0
 800e2ae:	4608      	mov	r0, r1
 800e2b0:	4611      	mov	r1, r2
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	602a      	str	r2, [r5, #0]
 800e2b6:	461a      	mov	r2, r3
 800e2b8:	f7f4 f812 	bl	80022e0 <_read>
 800e2bc:	1c43      	adds	r3, r0, #1
 800e2be:	d102      	bne.n	800e2c6 <_read_r+0x1e>
 800e2c0:	682b      	ldr	r3, [r5, #0]
 800e2c2:	b103      	cbz	r3, 800e2c6 <_read_r+0x1e>
 800e2c4:	6023      	str	r3, [r4, #0]
 800e2c6:	bd38      	pop	{r3, r4, r5, pc}
 800e2c8:	20004c64 	.word	0x20004c64

0800e2cc <__ascii_wctomb>:
 800e2cc:	b149      	cbz	r1, 800e2e2 <__ascii_wctomb+0x16>
 800e2ce:	2aff      	cmp	r2, #255	; 0xff
 800e2d0:	bf85      	ittet	hi
 800e2d2:	238a      	movhi	r3, #138	; 0x8a
 800e2d4:	6003      	strhi	r3, [r0, #0]
 800e2d6:	700a      	strbls	r2, [r1, #0]
 800e2d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800e2dc:	bf98      	it	ls
 800e2de:	2001      	movls	r0, #1
 800e2e0:	4770      	bx	lr
 800e2e2:	4608      	mov	r0, r1
 800e2e4:	4770      	bx	lr

0800e2e6 <abort>:
 800e2e6:	b508      	push	{r3, lr}
 800e2e8:	2006      	movs	r0, #6
 800e2ea:	f000 f833 	bl	800e354 <raise>
 800e2ee:	2001      	movs	r0, #1
 800e2f0:	f7f3 ffec 	bl	80022cc <_exit>

0800e2f4 <_malloc_usable_size_r>:
 800e2f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e2f8:	1f18      	subs	r0, r3, #4
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	bfbc      	itt	lt
 800e2fe:	580b      	ldrlt	r3, [r1, r0]
 800e300:	18c0      	addlt	r0, r0, r3
 800e302:	4770      	bx	lr

0800e304 <_raise_r>:
 800e304:	291f      	cmp	r1, #31
 800e306:	b538      	push	{r3, r4, r5, lr}
 800e308:	4604      	mov	r4, r0
 800e30a:	460d      	mov	r5, r1
 800e30c:	d904      	bls.n	800e318 <_raise_r+0x14>
 800e30e:	2316      	movs	r3, #22
 800e310:	6003      	str	r3, [r0, #0]
 800e312:	f04f 30ff 	mov.w	r0, #4294967295
 800e316:	bd38      	pop	{r3, r4, r5, pc}
 800e318:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e31a:	b112      	cbz	r2, 800e322 <_raise_r+0x1e>
 800e31c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e320:	b94b      	cbnz	r3, 800e336 <_raise_r+0x32>
 800e322:	4620      	mov	r0, r4
 800e324:	f000 f830 	bl	800e388 <_getpid_r>
 800e328:	462a      	mov	r2, r5
 800e32a:	4601      	mov	r1, r0
 800e32c:	4620      	mov	r0, r4
 800e32e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e332:	f000 b817 	b.w	800e364 <_kill_r>
 800e336:	2b01      	cmp	r3, #1
 800e338:	d00a      	beq.n	800e350 <_raise_r+0x4c>
 800e33a:	1c59      	adds	r1, r3, #1
 800e33c:	d103      	bne.n	800e346 <_raise_r+0x42>
 800e33e:	2316      	movs	r3, #22
 800e340:	6003      	str	r3, [r0, #0]
 800e342:	2001      	movs	r0, #1
 800e344:	e7e7      	b.n	800e316 <_raise_r+0x12>
 800e346:	2400      	movs	r4, #0
 800e348:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e34c:	4628      	mov	r0, r5
 800e34e:	4798      	blx	r3
 800e350:	2000      	movs	r0, #0
 800e352:	e7e0      	b.n	800e316 <_raise_r+0x12>

0800e354 <raise>:
 800e354:	4b02      	ldr	r3, [pc, #8]	; (800e360 <raise+0xc>)
 800e356:	4601      	mov	r1, r0
 800e358:	6818      	ldr	r0, [r3, #0]
 800e35a:	f7ff bfd3 	b.w	800e304 <_raise_r>
 800e35e:	bf00      	nop
 800e360:	20000010 	.word	0x20000010

0800e364 <_kill_r>:
 800e364:	b538      	push	{r3, r4, r5, lr}
 800e366:	4d07      	ldr	r5, [pc, #28]	; (800e384 <_kill_r+0x20>)
 800e368:	2300      	movs	r3, #0
 800e36a:	4604      	mov	r4, r0
 800e36c:	4608      	mov	r0, r1
 800e36e:	4611      	mov	r1, r2
 800e370:	602b      	str	r3, [r5, #0]
 800e372:	f7f3 ff9b 	bl	80022ac <_kill>
 800e376:	1c43      	adds	r3, r0, #1
 800e378:	d102      	bne.n	800e380 <_kill_r+0x1c>
 800e37a:	682b      	ldr	r3, [r5, #0]
 800e37c:	b103      	cbz	r3, 800e380 <_kill_r+0x1c>
 800e37e:	6023      	str	r3, [r4, #0]
 800e380:	bd38      	pop	{r3, r4, r5, pc}
 800e382:	bf00      	nop
 800e384:	20004c64 	.word	0x20004c64

0800e388 <_getpid_r>:
 800e388:	f7f3 bf88 	b.w	800229c <_getpid>

0800e38c <_init>:
 800e38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e38e:	bf00      	nop
 800e390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e392:	bc08      	pop	{r3}
 800e394:	469e      	mov	lr, r3
 800e396:	4770      	bx	lr

0800e398 <_fini>:
 800e398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e39a:	bf00      	nop
 800e39c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e39e:	bc08      	pop	{r3}
 800e3a0:	469e      	mov	lr, r3
 800e3a2:	4770      	bx	lr
