<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3979" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3979{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_3979{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3979{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3979{left:96px;bottom:1088px;}
#t5_3979{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3979{left:122px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t7_3979{left:122px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t8_3979{left:122px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t9_3979{left:70px;bottom:1011px;}
#ta_3979{left:96px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tb_3979{left:195px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3979{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#td_3979{left:96px;bottom:981px;letter-spacing:-0.14px;}
#te_3979{left:96px;bottom:956px;}
#tf_3979{left:122px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tg_3979{left:122px;bottom:940px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#th_3979{left:486px;bottom:946px;}
#ti_3979{left:96px;bottom:915px;}
#tj_3979{left:122px;bottom:915px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tk_3979{left:122px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3979{left:122px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3979{left:122px;bottom:865px;letter-spacing:-0.33px;word-spacing:-0.23px;}
#tn_3979{left:70px;bottom:838px;}
#to_3979{left:96px;bottom:842px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tp_3979{left:195px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3979{left:96px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3979{left:96px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3979{left:96px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_3979{left:70px;bottom:765px;}
#tu_3979{left:96px;bottom:768px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tv_3979{left:195px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3979{left:273px;bottom:768px;letter-spacing:-0.17px;}
#tx_3979{left:293px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ty_3979{left:96px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tz_3979{left:70px;bottom:725px;}
#t10_3979{left:96px;bottom:729px;letter-spacing:-0.2px;}
#t11_3979{left:166px;bottom:729px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_3979{left:96px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_3979{left:96px;bottom:687px;}
#t14_3979{left:122px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t15_3979{left:96px;bottom:663px;}
#t16_3979{left:122px;bottom:663px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t17_3979{left:122px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3979{left:122px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t19_3979{left:122px;bottom:613px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1a_3979{left:96px;bottom:588px;}
#t1b_3979{left:122px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_3979{left:122px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3979{left:122px;bottom:554px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1e_3979{left:122px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1f_3979{left:70px;bottom:511px;}
#t1g_3979{left:96px;bottom:515px;letter-spacing:-0.19px;}
#t1h_3979{left:176px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_3979{left:96px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1j_3979{left:96px;bottom:474px;}
#t1k_3979{left:122px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1l_3979{left:122px;bottom:457px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1m_3979{left:96px;bottom:432px;}
#t1n_3979{left:122px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_3979{left:122px;bottom:415px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1p_3979{left:70px;bottom:389px;}
#t1q_3979{left:96px;bottom:393px;letter-spacing:-0.2px;}
#t1r_3979{left:161px;bottom:393px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1s_3979{left:96px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1t_3979{left:96px;bottom:359px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1u_3979{left:96px;bottom:334px;}
#t1v_3979{left:122px;bottom:334px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1w_3979{left:122px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1x_3979{left:122px;bottom:291px;}
#t1y_3979{left:148px;bottom:293px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1z_3979{left:147px;bottom:276px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t20_3979{left:122px;bottom:250px;}
#t21_3979{left:148px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t22_3979{left:147px;bottom:235px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t23_3979{left:149px;bottom:211px;}
#t24_3979{left:179px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t25_3979{left:178px;bottom:194px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t26_3979{left:70px;bottom:133px;letter-spacing:-0.14px;}
#t27_3979{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t28_3979{left:759px;bottom:139px;}
#t29_3979{left:773px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t2a_3979{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_3979{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3979{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3979{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3979{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3979{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3979{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3979{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3979{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3979" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3979Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3979" style="-webkit-user-select: none;"><object width="935" height="1210" data="3979/3979.svg" type="image/svg+xml" id="pdf3979" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3979" class="t s1_3979">Vol. 3C </span><span id="t2_3979" class="t s1_3979">26-9 </span>
<span id="t3_3979" class="t s2_3979">VMX NON-ROOT OPERATION </span>
<span id="t4_3979" class="t s3_3979">— </span><span id="t5_3979" class="t s3_3979">If the control is 1, MOV to CR0 causes a general-protection exception if it attempts to set any bit in CR0 </span>
<span id="t6_3979" class="t s3_3979">other than bit 0 (PE) or bit 31 (PG) to a value not supported in VMX operation. It remains the case, </span>
<span id="t7_3979" class="t s3_3979">however, that MOV to CR0 causes a general-protection exception if it would result in CR0.PE = 0 and </span>
<span id="t8_3979" class="t s3_3979">CR0.PG = 1 or if it would result in CR0.PG = 1, CR4.PAE = 0, and IA32_EFER.LME = 1. </span>
<span id="t9_3979" class="t s4_3979">• </span><span id="ta_3979" class="t s5_3979">MOV to CR3. </span><span id="tb_3979" class="t s3_3979">If the “enable EPT” VM-execution control is 1 and an execution of MOV to CR3 does not cause a </span>
<span id="tc_3979" class="t s3_3979">VM exit (see Section 26.1.3), the value loaded into CR3 is treated as a guest-physical address; see Section </span>
<span id="td_3979" class="t s3_3979">29.3.1. </span>
<span id="te_3979" class="t s3_3979">— </span><span id="tf_3979" class="t s3_3979">If PAE paging is not being used, the instruction does not use the guest-physical address to access memory </span>
<span id="tg_3979" class="t s3_3979">and it does not cause it to be translated through EPT. </span>
<span id="th_3979" class="t s6_3979">1 </span>
<span id="ti_3979" class="t s3_3979">— </span><span id="tj_3979" class="t s3_3979">If PAE paging is being used, the instruction translates the guest-physical address through EPT and uses the </span>
<span id="tk_3979" class="t s3_3979">result to load the four (4) page-directory-pointer-table entries (PDPTEs). The instruction does not use the </span>
<span id="tl_3979" class="t s3_3979">guest-physical addresses the PDPTEs to access memory and it does not cause them to be translated </span>
<span id="tm_3979" class="t s3_3979">through EPT. </span>
<span id="tn_3979" class="t s4_3979">• </span><span id="to_3979" class="t s5_3979">MOV to CR4. </span><span id="tp_3979" class="t s3_3979">An execution of MOV to CR4 that does not cause a VM exit (see Section 26.1.3) leaves </span>
<span id="tq_3979" class="t s3_3979">unmodified any bit in CR4 corresponding to a bit set in the CR4 guest/host mask. Such an execution causes a </span>
<span id="tr_3979" class="t s3_3979">general-protection exception if it attempts to set any bit in CR4 (not corresponding to a bit set in the CR4 </span>
<span id="ts_3979" class="t s3_3979">guest/host mask) to a value not supported in VMX operation (see Section 24.8). </span>
<span id="tt_3979" class="t s4_3979">• </span><span id="tu_3979" class="t s5_3979">MOV to CR8. </span><span id="tv_3979" class="t s3_3979">If the MOV </span><span id="tw_3979" class="t s5_3979">to </span><span id="tx_3979" class="t s3_3979">CR8 instruction does not cause a VM exit (see Section 26.1.3), its behavior is </span>
<span id="ty_3979" class="t s3_3979">modified if the “use TPR shadow” VM-execution control is 1; see Section 30.3. </span>
<span id="tz_3979" class="t s4_3979">• </span><span id="t10_3979" class="t s5_3979">MWAIT. </span><span id="t11_3979" class="t s3_3979">Behavior of the MWAIT instruction (which always causes an invalid-opcode exception—#UD—if </span>
<span id="t12_3979" class="t s3_3979">CPL &gt; 0) is determined by the setting of the “MWAIT exiting” VM-execution control: </span>
<span id="t13_3979" class="t s3_3979">— </span><span id="t14_3979" class="t s3_3979">If the “MWAIT exiting” VM-execution control is 1, MWAIT causes a VM exit. </span>
<span id="t15_3979" class="t s3_3979">— </span><span id="t16_3979" class="t s3_3979">If the “MWAIT exiting” VM-execution control is 0, MWAIT operates normally if one of the following are true: </span>
<span id="t17_3979" class="t s3_3979">(1) ECX[0] is 0; (2) RFLAGS.IF = 1; or both of the following are true: (a) the “interrupt-window exiting” </span>
<span id="t18_3979" class="t s3_3979">VM-execution control is 0; and (b) the logical processor has not recognized a pending virtual interrupt (see </span>
<span id="t19_3979" class="t s3_3979">Section 29.2.1). </span>
<span id="t1a_3979" class="t s3_3979">— </span><span id="t1b_3979" class="t s3_3979">If the “MWAIT exiting” VM-execution control is 0, ECX[0] = 1, and RFLAGS.IF = 0, MWAIT does not cause </span>
<span id="t1c_3979" class="t s3_3979">the processor to enter an implementation-dependent optimized state if either the “interrupt-window </span>
<span id="t1d_3979" class="t s3_3979">exiting” VM-execution control is 1 or the logical processor has recognized a pending virtual interrupt; </span>
<span id="t1e_3979" class="t s3_3979">instead, control passes to the instruction following the MWAIT instruction. </span>
<span id="t1f_3979" class="t s4_3979">• </span><span id="t1g_3979" class="t s5_3979">PCONFIG. </span><span id="t1h_3979" class="t s3_3979">Behavior of the PCONFIG instruction is determined by the setting of the “enable PCONFIG” </span>
<span id="t1i_3979" class="t s3_3979">VM-execution control: </span>
<span id="t1j_3979" class="t s3_3979">— </span><span id="t1k_3979" class="t s3_3979">If the “enable PCONFIG” VM-execution control is 0, PCONFIG causes an invalid-opcode exception (#UD). </span>
<span id="t1l_3979" class="t s3_3979">This exception takes priority over any exception the instruction may incur. </span>
<span id="t1m_3979" class="t s3_3979">— </span><span id="t1n_3979" class="t s3_3979">If the “enable PCONFIG” VM-execution control is 1, PCONFIG may cause a VM exit as specified in Section </span>
<span id="t1o_3979" class="t s3_3979">26.1.3; if it does not cause such a VM exit, it operates normally. </span>
<span id="t1p_3979" class="t s4_3979">• </span><span id="t1q_3979" class="t s5_3979">RDMSR. </span><span id="t1r_3979" class="t s3_3979">Section 26.1.3 identifies when executions of the RDMSR instruction cause VM exits. If such an </span>
<span id="t1s_3979" class="t s3_3979">execution causes neither a fault due to CPL &gt; 0 nor a VM exit, the instruction’s behavior may be modified for </span>
<span id="t1t_3979" class="t s3_3979">certain values of ECX: </span>
<span id="t1u_3979" class="t s3_3979">— </span><span id="t1v_3979" class="t s3_3979">If ECX contains 10H (indicating the IA32_TIME_STAMP_COUNTER MSR), the value returned by the </span>
<span id="t1w_3979" class="t s3_3979">instruction is determined by the setting of the “use TSC offsetting” VM-execution control: </span>
<span id="t1x_3979" class="t s7_3979">• </span><span id="t1y_3979" class="t s3_3979">If the control is 0, RDMSR operates normally, loading EAX:EDX with the value of the </span>
<span id="t1z_3979" class="t s3_3979">IA32_TIME_STAMP_COUNTER MSR. </span>
<span id="t20_3979" class="t s7_3979">• </span><span id="t21_3979" class="t s3_3979">If the control is 1, the value returned is determined by the setting of the “use TSC scaling” </span>
<span id="t22_3979" class="t s3_3979">VM-execution control: </span>
<span id="t23_3979" class="t s3_3979">— </span><span id="t24_3979" class="t s3_3979">If the control is 0, RDMSR loads EAX:EDX with the sum of the value of the </span>
<span id="t25_3979" class="t s3_3979">IA32_TIME_STAMP_COUNTER MSR and the value of the TSC offset. </span>
<span id="t26_3979" class="t s8_3979">1. </span><span id="t27_3979" class="t s8_3979">A logical processor uses PAE paging if CR0.PG = 1, CR4.PAE = 1 and IA32_EFER.LMA = 0. See Section 4.4 in the Intel </span>
<span id="t28_3979" class="t s6_3979">® </span>
<span id="t29_3979" class="t s8_3979">64 and IA-32 </span>
<span id="t2a_3979" class="t s8_3979">Architectures Software Developer’s Manual, Volume 3A. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
