$date
	Wed May 30 01:00:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testSerialParalelo $end
$var wire 1 ! clk10 $end
$var wire 1 " clk20 $end
$var wire 1 # clk40 $end
$var wire 1 $ salida $end
$var reg 1 % clk $end
$var reg 1 & clk2 $end
$var reg 1 ' enb $end
$var reg 8 ( entrada [7:0] $end
$var reg 1 ) reset $end
$scope module clks $end
$var wire 1 * clk $end
$var wire 1 + enb $end
$var wire 1 , rst $end
$var reg 1 - clk10 $end
$var reg 1 . clk20 $end
$var reg 1 / clk40 $end
$var reg 3 0 cnt10 [2:0] $end
$upscope $end
$scope module prueba $end
$var wire 1 * clk $end
$var wire 1 ! clk8 $end
$var wire 1 + enb $end
$var wire 8 1 entrada [7:0] $end
$var wire 1 , reset $end
$var reg 4 2 contador [3:0] $end
$var reg 1 3 salida $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
b0 2
bx 1
b11 0
0/
0.
0-
1,
0+
1*
1)
bx (
0'
1&
1%
0$
0#
0"
0!
$end
#1000
0&
#2000
1&
#3000
0&
#4000
1&
0%
0*
#5000
0&
#6000
1&
#7000
0&
#8000
x3
x$
1'
1+
0)
0,
1&
1%
1*
#9000
0&
#10000
1&
#11000
0&
#12000
1&
0%
0*
#13000
0&
#14000
1&
#15000
0&
#16000
13
1$
b11100110 (
b11100110 1
1/
1#
1.
1"
1-
1!
b0 0
b111 2
1&
1%
1*
#17000
0&
#18000
1&
#19000
0&
#20000
1&
0%
0*
#21000
0&
#22000
1&
#23000
0&
#24000
b110 2
b1 0
1&
1%
1*
#25000
0&
#26000
1&
#27000
0&
#28000
1&
0%
0*
#29000
0&
#30000
1&
#31000
0&
#32000
b10 0
b101 2
1&
1%
1*
#33000
0&
#34000
1&
#35000
0&
#36000
1&
0%
0*
#37000
0&
#38000
1&
#39000
0&
#40000
03
0$
b100 2
b11 0
1&
1%
1*
#41000
0&
#42000
1&
#43000
0&
#44000
1&
0%
0*
#45000
0&
#46000
1&
#47000
0&
#48000
0-
0!
b0 0
b11 2
1&
1%
1*
#49000
0&
#50000
1&
#51000
0&
#52000
1&
0%
0*
#53000
0&
#54000
1&
#55000
0&
#56000
13
1$
b10 2
b1 0
1&
1%
1*
#57000
0&
#58000
1&
#59000
0&
#60000
1&
0%
0*
#61000
0&
#62000
1&
#63000
0&
#64000
b10 0
b1 2
1&
1%
1*
#65000
0&
#66000
1&
#67000
0&
#68000
1&
0%
0*
#69000
0&
#70000
1&
#71000
0&
#72000
03
0$
b0 2
b11 0
1&
1%
1*
#73000
0&
#74000
1&
#75000
0&
#76000
1&
0%
0*
#77000
0&
#78000
1&
#79000
0&
#80000
b1101 (
b1101 1
03
0$
0.
0"
1-
1!
b0 0
b111 2
1&
1%
1*
#81000
0&
#82000
1&
#83000
0&
#84000
1&
0%
0*
#85000
0&
#86000
1&
#87000
0&
#88000
b110 2
b1 0
1&
1%
1*
#89000
0&
#90000
1&
#91000
0&
#92000
1&
0%
0*
#93000
0&
#94000
1&
#95000
0&
#96000
b10 0
b101 2
1&
1%
1*
#97000
0&
#98000
1&
#99000
0&
#100000
1&
0%
0*
#101000
0&
#102000
1&
#103000
0&
#104000
b100 2
b11 0
1&
1%
1*
#105000
0&
#106000
1&
#107000
0&
#108000
1&
0%
0*
#109000
0&
#110000
1&
#111000
0&
#112000
13
1$
0-
0!
b0 0
b11 2
1&
1%
1*
#113000
0&
#114000
1&
#115000
0&
#116000
1&
0%
0*
#117000
0&
#118000
1&
#119000
0&
#120000
b10 2
b1 0
1&
1%
1*
#121000
0&
#122000
1&
#123000
0&
#124000
1&
0%
0*
#125000
0&
#126000
1&
#127000
0&
#128000
03
0$
b10 0
b1 2
1&
1%
1*
#129000
0&
#130000
1&
#131000
0&
#132000
1&
0%
0*
#133000
0&
#134000
1&
#135000
0&
#136000
13
1$
b0 2
b11 0
1&
1%
1*
#137000
0&
#138000
1&
#139000
0&
#140000
1&
0%
0*
#141000
0&
#142000
1&
#143000
0&
#144000
b1011101 (
b1011101 1
03
0$
0/
0#
1.
1"
1-
1!
b0 0
b111 2
1&
1%
1*
#145000
0&
#146000
1&
#147000
0&
#148000
1&
0%
0*
#149000
0&
#150000
1&
#151000
0&
#152000
13
1$
b110 2
b1 0
1&
1%
1*
#153000
0&
#154000
1&
#155000
0&
#156000
1&
0%
0*
#157000
0&
#158000
1&
#159000
0&
#160000
03
0$
b10 0
b101 2
1&
1%
1*
#161000
0&
#162000
1&
#163000
0&
#164000
1&
0%
0*
#165000
0&
#166000
1&
#167000
0&
#168000
13
1$
b100 2
b11 0
1&
1%
1*
#169000
0&
#170000
1&
#171000
0&
#172000
1&
0%
0*
#173000
0&
#174000
1&
#175000
0&
#176000
0-
0!
b0 0
b11 2
1&
1%
1*
