

================================================================
== Vitis HLS Report for 'mod_product'
================================================================
* Date:           Mon Dec  2 17:12:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       18|  20.000 ns|  0.180 us|    2|   18|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_36_1  |        1|       17|         1|          -|          -|  1 ~ 17|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    213|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|      91|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      91|    295|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_150_p2          |         +|   0|  0|  13|           5|           1|
    |m_V_6_fu_181_p2        |         +|   0|  0|  24|          17|          17|
    |ret_V_fu_170_p2        |         +|   0|  0|  25|          18|          18|
    |m_V_7_fu_187_p2        |         -|   0|  0|  24|          17|          17|
    |t_V_2_fu_238_p2        |         -|   0|  0|  24|          17|          17|
    |and_ln1031_fu_196_p2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_265_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1031_fu_176_p2  |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln1035_fu_227_p2  |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln36_fu_144_p2    |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |m_V_8_fu_202_p3        |    select|   0|  0|  17|           1|          17|
    |m_V_9_fu_210_p3        |    select|   0|  0|  17|           1|          17|
    |t_V_3_fu_243_p3        |    select|   0|  0|  17|           1|          17|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 213|         136|         165|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |N_c_blk_n                           |   9|          2|    1|          2|
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_done                             |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln1495_phi_fu_99_p4  |  14|          3|   17|         51|
    |conv3_i5_fu_68                      |   9|          2|   17|         34|
    |i_1_fu_64                           |   9|          2|    5|         10|
    |m_V_fu_72                           |   9|          2|   17|         34|
    |t_V_fu_60                           |   9|          2|   17|         34|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  82|         18|   76|        170|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   2|   0|    2|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |conv3_i5_fu_68        |  17|   0|   17|          0|
    |i_1_fu_64             |   5|   0|    5|          0|
    |m_V_fu_72             |  17|   0|   17|          0|
    |t_V_fu_60             |  17|   0|   17|          0|
    |zext_ln186_2_reg_323  |  16|   0|   18|          2|
    |zext_ln186_reg_329    |  16|   0|   17|          1|
    +----------------------+----+----+-----+-----------+
    |Total                 |  91|   0|   94|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_return           |  out|   16|  ap_ctrl_hs|   mod_product|  return value|
|b                   |   in|   16|     ap_none|             b|        scalar|
|N                   |   in|   16|     ap_none|             N|        scalar|
|N_c_din             |  out|   16|     ap_fifo|           N_c|       pointer|
|N_c_num_data_valid  |   in|    2|     ap_fifo|           N_c|       pointer|
|N_c_fifo_cap        |   in|    2|     ap_fifo|           N_c|       pointer|
|N_c_full_n          |   in|    1|     ap_fifo|           N_c|       pointer|
|N_c_write           |  out|    1|     ap_fifo|           N_c|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 3 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%conv3_i5 = alloca i32 1"   --->   Operation 5 'alloca' 'conv3_i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 6 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %N_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%N_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %N"   --->   Operation 8 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b"   --->   Operation 9 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%write_ln186 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %N_c, i16 %N_read"   --->   Operation 10 'write' 'write_ln186' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i16 %b_read"   --->   Operation 11 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i16 %N_read"   --->   Operation 12 'zext' 'zext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i16 %N_read"   --->   Operation 13 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln36 = store i17 0, i17 %m_V" [rsa.cpp:36]   --->   Operation 14 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln36 = store i17 65536, i17 %conv3_i5" [rsa.cpp:36]   --->   Operation 15 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln36 = store i5 0, i5 %i_1" [rsa.cpp:36]   --->   Operation 16 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln36 = store i17 %zext_ln186_1, i17 %t_V" [rsa.cpp:36]   --->   Operation 17 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body" [rsa.cpp:36]   --->   Operation 18 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [rsa.cpp:36]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%m_V_5 = load i17 %m_V"   --->   Operation 20 'load' 'm_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp_eq  i5 %i, i5 17" [rsa.cpp:36]   --->   Operation 21 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 17, i64 9"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i, i5 1" [rsa.cpp:36]   --->   Operation 23 'add' 'i_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body.split_ifconv, void %for.end" [rsa.cpp:36]   --->   Operation 24 'br' 'br_ln36' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_load = load i17 %t_V"   --->   Operation 25 'load' 't_V_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%conv3_i5_load = load i17 %conv3_i5" [rsa.cpp:36]   --->   Operation 26 'load' 'conv3_i5_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 27 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i17 %m_V_5"   --->   Operation 28 'zext' 'zext_ln1495' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1495_1 = zext i17 %t_V_load"   --->   Operation 29 'zext' 'zext_ln1495_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.10ns)   --->   "%ret_V = add i18 %zext_ln1495, i18 %zext_ln1495_1"   --->   Operation 30 'add' 'ret_V' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.43ns)   --->   "%icmp_ln1031 = icmp_ult  i18 %ret_V, i18 %zext_ln186_2"   --->   Operation 31 'icmp' 'icmp_ln1031' <Predicate = (!icmp_ln36)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.10ns)   --->   "%m_V_6 = add i17 %m_V_5, i17 %t_V_load"   --->   Operation 32 'add' 'm_V_6' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.10ns)   --->   "%m_V_7 = sub i17 %m_V_6, i17 %zext_ln186"   --->   Operation 33 'sub' 'm_V_7' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i17 %conv3_i5_load" [rsa.cpp:36]   --->   Operation 34 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node m_V_9)   --->   "%and_ln1031 = and i1 %trunc_ln36, i1 %icmp_ln1031"   --->   Operation 35 'and' 'and_ln1031' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node m_V_9)   --->   "%m_V_8 = select i1 %and_ln1031, i17 %m_V_6, i17 %m_V_7"   --->   Operation 36 'select' 'm_V_8' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%m_V_9 = select i1 %trunc_ln36, i17 %m_V_8, i17 %m_V_5" [rsa.cpp:36]   --->   Operation 37 'select' 'm_V_9' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_V_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %t_V_load, i1 0"   --->   Operation 38 'bitconcatenate' 'ret_V_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.43ns)   --->   "%icmp_ln1035 = icmp_ugt  i18 %ret_V_1, i18 %zext_ln186_2"   --->   Operation 39 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln36)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_V_1 = shl i17 %t_V_load, i17 1"   --->   Operation 40 'shl' 't_V_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.10ns)   --->   "%t_V_2 = sub i17 %t_V_1, i17 %zext_ln186"   --->   Operation 41 'sub' 't_V_2' <Predicate = (!icmp_ln36)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%t_V_3 = select i1 %icmp_ln1035, i17 %t_V_2, i17 %t_V_1" [rsa.cpp:49]   --->   Operation 42 'select' 't_V_3' <Predicate = (!icmp_ln36)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_V = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %conv3_i5_load, i32 1, i32 16"   --->   Operation 43 'partselect' 'r_V' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i16 %r_V"   --->   Operation 44 'zext' 'zext_ln1669' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.42ns)   --->   "%icmp_ln1019 = icmp_eq  i16 %r_V, i16 0"   --->   Operation 45 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln36)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln56 = br i1 %icmp_ln1019, void %for.inc, void %for.end" [rsa.cpp:56]   --->   Operation 46 'br' 'br_ln56' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln36 = store i17 %m_V_9, i17 %m_V" [rsa.cpp:36]   --->   Operation 47 'store' 'store_ln36' <Predicate = (!icmp_ln36 & !icmp_ln1019)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln36 = store i17 %zext_ln1669, i17 %conv3_i5" [rsa.cpp:36]   --->   Operation 48 'store' 'store_ln36' <Predicate = (!icmp_ln36 & !icmp_ln1019)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln36 = store i5 %i_2, i5 %i_1" [rsa.cpp:36]   --->   Operation 49 'store' 'store_ln36' <Predicate = (!icmp_ln36 & !icmp_ln1019)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln36 = store i17 %t_V_3, i17 %t_V" [rsa.cpp:36]   --->   Operation 50 'store' 'store_ln36' <Predicate = (!icmp_ln36 & !icmp_ln1019)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body" [rsa.cpp:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = (!icmp_ln36 & !icmp_ln1019)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%phi_ln1495 = phi i17 %m_V_5, void %for.body, i17 %m_V_9, void %for.body.split_ifconv"   --->   Operation 52 'phi' 'phi_ln1495' <Predicate = (icmp_ln1019) | (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i17 %phi_ln1495" [rsa.cpp:33]   --->   Operation 53 'trunc' 'trunc_ln33' <Predicate = (icmp_ln1019) | (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln61 = ret i16 %trunc_ln33" [rsa.cpp:61]   --->   Operation 54 'ret' 'ret_ln61' <Predicate = (icmp_ln1019) | (icmp_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_V                 (alloca           ) [ 011]
i_1                 (alloca           ) [ 011]
conv3_i5            (alloca           ) [ 011]
m_V                 (alloca           ) [ 011]
specinterface_ln0   (specinterface    ) [ 000]
N_read              (read             ) [ 000]
b_read              (read             ) [ 000]
write_ln186         (write            ) [ 000]
zext_ln186_1        (zext             ) [ 000]
zext_ln186_2        (zext             ) [ 001]
zext_ln186          (zext             ) [ 001]
store_ln36          (store            ) [ 000]
store_ln36          (store            ) [ 000]
store_ln36          (store            ) [ 000]
store_ln36          (store            ) [ 000]
br_ln36             (br               ) [ 000]
i                   (load             ) [ 000]
m_V_5               (load             ) [ 000]
icmp_ln36           (icmp             ) [ 001]
empty               (speclooptripcount) [ 000]
i_2                 (add              ) [ 000]
br_ln36             (br               ) [ 000]
t_V_load            (load             ) [ 000]
conv3_i5_load       (load             ) [ 000]
specloopname_ln1633 (specloopname     ) [ 000]
zext_ln1495         (zext             ) [ 000]
zext_ln1495_1       (zext             ) [ 000]
ret_V               (add              ) [ 000]
icmp_ln1031         (icmp             ) [ 000]
m_V_6               (add              ) [ 000]
m_V_7               (sub              ) [ 000]
trunc_ln36          (trunc            ) [ 000]
and_ln1031          (and              ) [ 000]
m_V_8               (select           ) [ 000]
m_V_9               (select           ) [ 000]
ret_V_1             (bitconcatenate   ) [ 000]
icmp_ln1035         (icmp             ) [ 000]
t_V_1               (shl              ) [ 000]
t_V_2               (sub              ) [ 000]
t_V_3               (select           ) [ 000]
r_V                 (partselect       ) [ 000]
zext_ln1669         (zext             ) [ 000]
icmp_ln1019         (icmp             ) [ 001]
br_ln56             (br               ) [ 000]
store_ln36          (store            ) [ 000]
store_ln36          (store            ) [ 000]
store_ln36          (store            ) [ 000]
store_ln36          (store            ) [ 000]
br_ln36             (br               ) [ 000]
phi_ln1495          (phi              ) [ 000]
trunc_ln33          (trunc            ) [ 000]
ret_ln61            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i17.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="t_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="conv3_i5_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_i5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="m_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="N_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln186_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln186/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="phi_ln1495_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln1495 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="phi_ln1495_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="17" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="17" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1495/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln186_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln186_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln186_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln36_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="17" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln36_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="0" index="1" bw="17" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln36_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="5" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln36_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="17" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="m_V_5_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="17" slack="1"/>
<pin id="142" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_5/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln36_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="t_V_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="17" slack="1"/>
<pin id="158" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv3_i5_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="17" slack="1"/>
<pin id="161" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i5_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln1495_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="0"/>
<pin id="164" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln1495_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ret_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="17" slack="0"/>
<pin id="172" dir="0" index="1" bw="17" slack="0"/>
<pin id="173" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln1031_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="18" slack="0"/>
<pin id="178" dir="0" index="1" bw="18" slack="1"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="m_V_6_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="17" slack="0"/>
<pin id="183" dir="0" index="1" bw="17" slack="0"/>
<pin id="184" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_V_6/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="m_V_7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="1"/>
<pin id="190" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_V_7/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln36_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="and_ln1031_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1031/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="m_V_8_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="17" slack="0"/>
<pin id="205" dir="0" index="2" bw="17" slack="0"/>
<pin id="206" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_8/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="m_V_9_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="17" slack="0"/>
<pin id="213" dir="0" index="2" bw="17" slack="0"/>
<pin id="214" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_9/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="ret_V_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="0"/>
<pin id="221" dir="0" index="1" bw="17" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln1035_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="0"/>
<pin id="229" dir="0" index="1" bw="18" slack="1"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="t_V_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_V_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="t_V_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="1"/>
<pin id="241" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="t_V_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="17" slack="0"/>
<pin id="246" dir="0" index="2" bw="17" slack="0"/>
<pin id="247" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="r_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="17" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln1669_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln1019_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln36_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="0"/>
<pin id="273" dir="0" index="1" bw="17" slack="1"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln36_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="17" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln36_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="1"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln36_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="17" slack="0"/>
<pin id="288" dir="0" index="1" bw="17" slack="1"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln33_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="0"/>
<pin id="293" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="t_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="17" slack="0"/>
<pin id="297" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="conv3_i5_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="0"/>
<pin id="311" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="conv3_i5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="m_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="17" slack="0"/>
<pin id="318" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="323" class="1005" name="zext_ln186_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="18" slack="1"/>
<pin id="325" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="zext_ln186_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="17" slack="1"/>
<pin id="331" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="76" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="108"><net_src comp="82" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="76" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="76" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="105" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="148"><net_src comp="137" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="137" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="165"><net_src comp="140" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="162" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="140" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="156" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="159" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="176" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="181" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="187" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="192" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="202" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="140" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="156" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="156" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="227" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="232" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="159" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="251" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="251" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="210" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="150" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="243" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="99" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="60" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="305"><net_src comp="64" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="312"><net_src comp="68" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="319"><net_src comp="72" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="326"><net_src comp="109" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="332"><net_src comp="113" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="238" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: N_c | {1 }
 - Input state : 
	Port: mod_product : b | {1 }
	Port: mod_product : N | {1 }
  - Chain level:
	State 1
		store_ln36 : 1
		store_ln36 : 1
		store_ln36 : 1
		store_ln36 : 1
	State 2
		icmp_ln36 : 1
		i_2 : 1
		br_ln36 : 2
		zext_ln1495 : 1
		zext_ln1495_1 : 1
		ret_V : 2
		icmp_ln1031 : 3
		m_V_6 : 1
		m_V_7 : 2
		trunc_ln36 : 1
		and_ln1031 : 4
		m_V_8 : 4
		m_V_9 : 5
		ret_V_1 : 1
		icmp_ln1035 : 2
		t_V_1 : 1
		t_V_2 : 1
		t_V_3 : 2
		r_V : 1
		zext_ln1669 : 2
		icmp_ln1019 : 2
		br_ln56 : 3
		store_ln36 : 6
		store_ln36 : 3
		store_ln36 : 2
		store_ln36 : 3
		phi_ln1495 : 6
		trunc_ln33 : 7
		ret_ln61 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        i_2_fu_150       |    0    |    13   |
|    add   |       ret_V_fu_170      |    0    |    24   |
|          |       m_V_6_fu_181      |    0    |    24   |
|----------|-------------------------|---------|---------|
|          |       m_V_8_fu_202      |    0    |    17   |
|  select  |       m_V_9_fu_210      |    0    |    17   |
|          |       t_V_3_fu_243      |    0    |    17   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln36_fu_144    |    0    |    9    |
|   icmp   |    icmp_ln1031_fu_176   |    0    |    13   |
|          |    icmp_ln1035_fu_227   |    0    |    13   |
|          |    icmp_ln1019_fu_265   |    0    |    13   |
|----------|-------------------------|---------|---------|
|    sub   |       m_V_7_fu_187      |    0    |    24   |
|          |       t_V_2_fu_238      |    0    |    24   |
|----------|-------------------------|---------|---------|
|    and   |    and_ln1031_fu_196    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |    N_read_read_fu_76    |    0    |    0    |
|          |    b_read_read_fu_82    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln186_write_fu_88 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   zext_ln186_1_fu_105   |    0    |    0    |
|          |   zext_ln186_2_fu_109   |    0    |    0    |
|   zext   |    zext_ln186_fu_113    |    0    |    0    |
|          |    zext_ln1495_fu_162   |    0    |    0    |
|          |   zext_ln1495_1_fu_166  |    0    |    0    |
|          |    zext_ln1669_fu_261   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln36_fu_192    |    0    |    0    |
|          |    trunc_ln33_fu_291    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      ret_V_1_fu_219     |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |       t_V_1_fu_232      |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        r_V_fu_251       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   210   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  conv3_i5_reg_309  |   17   |
|     i_1_reg_302    |    5   |
|     m_V_reg_316    |   17   |
|  phi_ln1495_reg_96 |   17   |
|     t_V_reg_295    |   17   |
|zext_ln186_2_reg_323|   18   |
| zext_ln186_reg_329 |   17   |
+--------------------+--------+
|        Total       |   108  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   210  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   108  |    -   |
+-----------+--------+--------+
|   Total   |   108  |   210  |
+-----------+--------+--------+
