INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ACTIVATION FUNCTION/Sigmoid_Function_in_BRAM/Sigmoid_Function_in_BRAM.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ACTIVATION FUNCTION/Sigmoid_Function_in_BRAM/Sigmoid_Function_in_BRAM.srcs/sources_1/new/Sigmoid_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sigmoid_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ACTIVATION FUNCTION/Sigmoid_Function_in_BRAM/Sigmoid_Function_in_BRAM.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/User/ACTIVATION FUNCTION/Sigmoid_Function_in_BRAM/Sigmoid_Function_in_BRAM.srcs/sim_1/new/TB.v:10]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 10 [C:/Users/User/ACTIVATION FUNCTION/Sigmoid_Function_in_BRAM/Sigmoid_Function_in_BRAM.srcs/sim_1/new/TB.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/ACTIVATION FUNCTION/Sigmoid_Function_in_BRAM/Sigmoid_Function_in_BRAM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
