{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585687427223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585687427232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 14:43:46 2020 " "Processing started: Tue Mar 31 14:43:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585687427232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585687427232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fil_test_fil -c fil_test_fil " "Command: quartus_sta fil_test_fil -c fil_test_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585687427232 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1585687427447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1585687428164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585687428164 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1585687428234 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1585687428234 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nbj1 " "Entity dcfifo_nbj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vdk1 " "Entity dcfifo_vdk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585687428679 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1585687428679 ""}
{ "Info" "ISTA_SDC_FOUND" "../filsrc/fil_test_fil.sdc " "Reading SDC File: '../filsrc/fil_test_fil.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585687428699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fil_test_fil.sdc 2 ETH_RXCLK port " "Ignored filter at fil_test_fil.sdc(2): ETH_RXCLK could not be matched with a port" {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fil_test_fil.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at fil_test_fil.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ETH_RXCLK -period 8ns -waveform \{2.000ns 6.000ns\} \[get_ports \{ETH_RXCLK\}\] " "create_clock -name ETH_RXCLK -period 8ns -waveform \{2.000ns 6.000ns\} \[get_ports \{ETH_RXCLK\}\]" {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585687428704 ""}  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fil_test_fil.sdc 8 u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at fil_test_fil.sdc(8): u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428705 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock fil_test_fil.sdc 8 Argument <targets> is not an object ID " "Ignored create_generated_clock at fil_test_fil.sdc(8): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name ETH_TXCLK    -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\]\}  " "create_generated_clock -name ETH_TXCLK    -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\]\} " {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585687428706 ""}  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fil_test_fil.sdc 12 ETH_RXCLK clock " "Ignored filter at fil_test_fil.sdc(12): ETH_RXCLK could not be matched with a clock" {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fil_test_fil.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at fil_test_fil.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks gmii_tx_clk\] " "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks gmii_tx_clk\]" {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585687428706 ""}  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fil_test_fil.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at fil_test_fil.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks ETH_RXCLK\] " "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks ETH_RXCLK\]" {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585687428707 ""}  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fil_test_fil.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at fil_test_fil.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks dut_clk\] " "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks dut_clk\]" {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585687428707 ""}  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fil_test_fil.sdc 15 Argument <to> is an empty collection " "Ignored set_false_path at fil_test_fil.sdc(15): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks ETH_RXCLK\] " "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks ETH_RXCLK\]" {  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585687428708 ""}  } { { "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" "" { Text "C:/Users/jorda/Documents/MSU/Spring 2020/EELE 489R/capstone_synchronousIllumination/MATLAB/MATLAB_API_AutoCalibration/filsrc/fil_test_fil.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1585687428708 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1585687428708 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1585687428708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1585687428708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585687428742 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585687428761 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1585687428782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.363 " "Worst-case setup slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 gmii_tx_clk  " "    0.363               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.138               0.000 dut_clk  " "   30.138               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.689               0.000 altera_reserved_tck  " "   45.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687428832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 altera_reserved_tck  " "    0.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 dut_clk  " "    0.345               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 gmii_tx_clk  " "    0.353               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687428845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.291 " "Worst-case recovery slack is 95.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.291               0.000 altera_reserved_tck  " "   95.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687428856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.225 " "Worst-case removal slack is 1.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225               0.000 altera_reserved_tck  " "    1.225               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687428867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.668 " "Worst-case minimum pulse width slack is 3.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.668               0.000 gmii_tx_clk  " "    3.668               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785               0.000 sysclk  " "    9.785               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.667               0.000 dut_clk  " "   19.667               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687428884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687428884 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687429030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687429030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687429030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.105 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.105" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687429030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.756 ns " "Worst Case Available Settling Time: 11.756 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687429030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687429030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687429030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687429030 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585687429030 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1585687429043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585687429074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585687429728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585687429967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.333 " "Worst-case setup slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 gmii_tx_clk  " "    1.333               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.328               0.000 dut_clk  " "   31.328               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.332               0.000 altera_reserved_tck  " "   46.332               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 altera_reserved_tck  " "    0.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 dut_clk  " "    0.343               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 gmii_tx_clk  " "    0.344               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.895 " "Worst-case recovery slack is 95.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.895               0.000 altera_reserved_tck  " "   95.895               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.082 " "Worst-case removal slack is 1.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 altera_reserved_tck  " "    1.082               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.641 " "Worst-case minimum pulse width slack is 3.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.641               0.000 gmii_tx_clk  " "    3.641               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785               0.000 sysclk  " "    9.785               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.640               0.000 dut_clk  " "   19.640               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.310               0.000 altera_reserved_tck  " "   49.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430066 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.105 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.105" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.270 ns " "Worst Case Available Settling Time: 12.270 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430200 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585687430200 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1585687430216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585687430445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.492 " "Worst-case setup slack is 4.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.492               0.000 gmii_tx_clk  " "    4.492               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.340               0.000 dut_clk  " "   35.340               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.270               0.000 altera_reserved_tck  " "   48.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 altera_reserved_tck  " "    0.123               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 dut_clk  " "    0.132               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 gmii_tx_clk  " "    0.136               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.669 " "Worst-case recovery slack is 97.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.669               0.000 altera_reserved_tck  " "   97.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.718 " "Worst-case minimum pulse width slack is 3.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.718               0.000 gmii_tx_clk  " "    3.718               0.000 gmii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.424               0.000 sysclk  " "    9.424               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716               0.000 dut_clk  " "   19.716               0.000 dut_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.247               0.000 altera_reserved_tck  " "   49.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585687430543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585687430543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.105 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.105" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.924 ns " "Worst Case Available Settling Time: 13.924 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585687430704 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585687430704 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585687431202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585687431202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585687431463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 14:43:51 2020 " "Processing ended: Tue Mar 31 14:43:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585687431463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585687431463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585687431463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585687431463 ""}
