#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Nov 30 16:54:01 2024
# Process ID: 18952
# Current directory: D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15212 D:\Programs\Workspace\SmartZYNQ_SP2\PS_LED_EMIO\PS_LED_EMIO.xpr
# Log file: D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/vivado.log
# Journal file: D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.xpr
update_compile_order -fileset sources_1
import_files -norecurse D:/Programs/Workspace/SmartZYNQ_SP2/PL_PWM_TEST/PL_PWM_TEST.srcs/sources_1/new/PWM_TEST.v
update_compile_order -fileset sources_1
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
startgroup
set_property CONFIG.PCW_GPIO_EMIO_GPIO_IO {3} [get_bd_cells processing_system7_0]
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
set_property CONFIG.PCW_GPIO_EMIO_GPIO_IO {1} [get_bd_cells processing_system7_0]
endgroup
create_bd_cell -type module -reference PWM_TEST PWM_TEST_0
set_property location {2.5 653 -3} [get_bd_cells PWM_TEST_0]
set_property location {2 711 68} [get_bd_cells PWM_TEST_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0]
delete_bd_objs [get_bd_intf_ports GPIO_0_0]
connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins processing_system7_0/GPIO_I]
undo
connect_bd_net [get_bd_pins PWM_TEST_0/enable] [get_bd_pins processing_system7_0/GPIO_O]
set_property location {2 586 -209} [get_bd_cells PWM_TEST_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PWM_TEST_0/clk]
reset_run ZYNQ_CORE_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
current_design impl_1
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
generate_target all [get_files  D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_ip_user_files -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_simulation -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -directory D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_ip_user_files -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_simulation -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -directory D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper.xsa
set_property location {2 669 54} [get_bd_cells rst_ps7_0_50M]
set_property location {2 658 74} [get_bd_cells rst_ps7_0_50M]
set_property location {2 658 50} [get_bd_cells rst_ps7_0_50M]
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.runs/impl_1/ZYNQ_CORE_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.runs/impl_1/ZYNQ_CORE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
current_design synth_1
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
generate_target all [get_files  D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_ip_user_files -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_simulation -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -directory D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
synth_design -top ZYNQ_CORE_wrapper -part xc7z020clg484-1 -lint 
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
startgroup
make_bd_pins_external  [get_bd_pins PWM_TEST_0/led1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PWM_TEST_0/led2]
endgroup
undo
undo
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
startgroup
make_bd_pins_external  [get_bd_pins PWM_TEST_0/rstn]
endgroup
set_property location {-39 -279} [get_bd_ports rstn_0]
startgroup
make_bd_pins_external  [get_bd_pins PWM_TEST_0/led1] [get_bd_pins PWM_TEST_0/led2]
endgroup
save_bd_design
generate_target all [get_files  D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_ip_user_files -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_simulation -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -directory D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets rstn_0_1] [get_bd_ports rstn_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins PWM_TEST_0/rstn]
save_bd_design
generate_target all [get_files  D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_ip_user_files -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_simulation -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -directory D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_cell -type module -reference PWM_TEST PWM_TEST_1
delete_bd_objs [get_bd_cells PWM_TEST_1]
save_bd_design
generate_target all [get_files  D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_ip_user_files -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
export_simulation -of_objects [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -directory D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 20
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
set_property package_pin "" [get_ports [list  led1_0]]
export_ip_user_files -of_objects  [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/constrs_1/new/LED_TEST.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/constrs_1/new/LED_TEST.xdc
place_ports led1_0 P20
place_ports led2_0 P21
set_property IOSTANDARD LVCMOS33 [get_ports [list led2_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led1_0]]
set_property DRIVE 12 [get_ports [list led1_0]]
set_property SLEW {} [get_ports [list led1_0]]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
refresh_design
place_ports led1_0 P20
place_ports led2_0 P21
set_property IOSTANDARD LVCMOS33 [get_ports [list led1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led2_0]]
close [ open D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/constrs_1/new/LED_TEST.xdc w ]
add_files -fileset constrs_1 D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/constrs_1/new/LED_TEST.xdc
set_property target_constrs_file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/constrs_1/new/LED_TEST.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_run impl_1
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/PS_LED_EMIO.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper.xsa
reset_run synth_1
update_module_reference ZYNQ_CORE_PWM_TEST_0_0
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
set_property location {875 -201} [get_bd_ports led2_0]
open_run synth_1 -name synth_1
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_LED_EMIO/ZYNQ_CORE_wrapper.xsa
