Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_spi_master_logic_top glbl -Oenable_linking_all_libraries -prj spi_master_logic.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s spi_master_logic 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/AESL_autofifo_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/AESL_autofifo_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/spi_master_logic.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_spi_master_logic_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/spi_master_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/testing_comm/spi_directio/vitis_files/spi_master_logic/spi_master_logic/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.spi_master_logic
Compiling module xil_defaultlib.AESL_autofifo_data_out
Compiling module xil_defaultlib.AESL_autofifo_data_in
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor
Compiling module xil_defaultlib.apatb_spi_master_logic_top
Compiling module work.glbl
Built simulation snapshot spi_master_logic
