digraph model { 
compound=true; 
node  [style="filled", colorscheme="paired12"];  "0_15_5_76___builtin_puts_pre" [shape=ellipse, style=""];
  "0_15_2_55___builtin_puts_pre" [shape=ellipse, style=""];
  "0_15_3_62_printf_pre" [shape=ellipse, style=""];
  "0_15_ENTRY" [shape=ellipse, color=4, style=filled];
  "Global_EXIT" [shape=ellipse, color=12, style=filled];
  "0_15_4" [shape=ellipse, style=""];
  "sys_0_15_2_55___builtin_puts" [shape=box, style=""];
  "sys_0_15_2_55___builtin_puts" [color=2, style=filled];
  "sys_0_15_2_55___builtin_puts" [label="sys_0_15_2_55___builtin_puts\n[__builtin_puts]"];
  "sys_0_15_5_76___builtin_puts" [shape=box, style=""];
  "sys_0_15_5_76___builtin_puts" [color=2, style=filled];
  "sys_0_15_5_76___builtin_puts" [label="sys_0_15_5_76___builtin_puts\n[__builtin_puts]"];
  "0_15_4_to_0_15_3" [shape=box, style=""];
  "0_15_4_to_0_15_3" [label="0_15_4_to_0_15_3\n"];
  "sys_0_15_3_62_printf" [shape=box, style=""];
  "sys_0_15_3_62_printf" [color=2, style=filled];
  "sys_0_15_3_62_printf" [label="sys_0_15_3_62_printf\n[printf]"];
  "0_15_4_to_0_15_5" [shape=box, style=""];
  "0_15_4_to_0_15_5" [label="0_15_4_to_0_15_5\n"];
  "0_15_ENTRY_to_0_15_2" [shape=box, style=""];
  "0_15_ENTRY_to_0_15_2" [label="0_15_ENTRY_to_0_15_2\n"];
  "sys_0_15_5_76___builtin_puts" -> "Global_EXIT" [label="", arrowhead="normal"];
  "0_15_4" -> "0_15_4_to_0_15_5" [label="", arrowhead="normal"];
  "0_15_4_to_0_15_3" -> "0_15_3_62_printf_pre" [label="", arrowhead="normal"];
  "0_15_ENTRY" -> "0_15_ENTRY_to_0_15_2" [label="", arrowhead="normal"];
  "0_15_ENTRY_to_0_15_2" -> "0_15_2_55___builtin_puts_pre" [label="", arrowhead="normal"];
  "sys_0_15_2_55___builtin_puts" -> "0_15_4" [label="", arrowhead="normal"];
  "sys_0_15_3_62_printf" -> "0_15_4" [label="", arrowhead="normal"];
  "0_15_4" -> "0_15_4_to_0_15_3" [label="", arrowhead="normal"];
  "0_15_2_55___builtin_puts_pre" -> "sys_0_15_2_55___builtin_puts" [label="", arrowhead="normal"];
  "0_15_4_to_0_15_5" -> "0_15_5_76___builtin_puts_pre" [label="", arrowhead="normal"];
  "0_15_3_62_printf_pre" -> "sys_0_15_3_62_printf" [label="", arrowhead="normal"];
  "0_15_5_76___builtin_puts_pre" -> "sys_0_15_5_76___builtin_puts" [label="", arrowhead="normal"];
}
