/*
 * Copyright (c) 2011 NVIDIA Corporation.  All rights reserved.
 *
 * NVIDIA Corporation and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA Corporation is strictly prohibited.
 */

#ifndef INCLUDED_NVODM_PMU_CARDHU_SUPPLY_INFO_TABLE_H
#define INCLUDED_NVODM_PMU_CARDHU_SUPPLY_INFO_TABLE_H

#if defined(__cplusplus)
extern "C"
{
#endif

typedef enum
{
    CardhuPowerRails_Invalid = 0x0,
    CardhuPowerRails_VDD_RTC,
    CardhuPowerRails_VDD_CORE,
    CardhuPowerRails_EN_VDDIO_DDR_1V2,
    CardhuPowerRails_VDD_GEN1V5,
    CardhuPowerRails_VCORE_LCD,
    CardhuPowerRails_TRACK_LDO1,
    CardhuPowerRails_EXTERNAL_LDO_1V2,
    CardhuPowerRails_VCORE_CAM1,
    CardhuPowerRails_VCORE_CAM2,
    CardhuPowerRails_VDD_CPU_PMU,
    CardhuPowerRails_AVDD_HDMI_PLL,
    CardhuPowerRails_AVDD_USB_PLL,
    CardhuPowerRails_AVDD_OSC,
    CardhuPowerRails_VDDIO_SYS,
    CardhuPowerRails_VDDIO_SDMMC4,
    CardhuPowerRails_VDD_1V8_SATELITE,
    CardhuPowerRails_VDDIO_UART,
    CardhuPowerRails_VDDIO_AUDIO,
    CardhuPowerRails_VDDIO_BB,
    CardhuPowerRails_VDDIO_LCD_PMU,
    CardhuPowerRails_VDDIO_CAM,
    CardhuPowerRails_VDDIO_VI,
    CardhuPowerRails_LDO6,
    CardhuPowerRails_LDO7,
    CardhuPowerRails_LDO8,
    CardhuPowerRails_VCORE_AUDIO,
    CardhuPowerRails_AVCORE_AUDIO,
    CardhuPowerRails_VDDIO_SDMMC3,
    CardhuPowerRails_VCORE1_LPDDR2,
    CardhuPowerRails_VCOM_1V8,
    CardhuPowerRails_PMUIO_1V8,
    CardhuPowerRails_AVDD_IC_USB,
    CardhuPowerRails_AVDD_PEXB,
    CardhuPowerRails_VDD_PEXB,
    CardhuPowerRails_AVDD_PEX_PLL,
    CardhuPowerRails_AVDD_PEXA,
    CardhuPowerRails_VDD_PEXA,
    CardhuPowerRails_AVDD_SATA,
    CardhuPowerRails_VDD_SATA,
    CardhuPowerRails_AVDD_SATA_PLL,
    CardhuPowerRails_AVDD_PLLE,
    CardhuPowerRails_VDDIO_SDMMC1,
    CardhuPowerRails_AVDD_VDAC,
    CardhuPowerRails_AVDD_DSI_CSI,
    CardhuPowerRails_AVDD_PLL_A_P_C_S,
    CardhuPowerRails_AVDD_PLLM,
    CardhuPowerRails_AVDD_PLLU_D,
    CardhuPowerRails_AVDD_PLLU_D2,
    CardhuPowerRails_AVDD_PLLX,
    CardhuPowerRails_VDD_DDR_HS,
    CardhuPowerRails_VDD_LVDS,
    CardhuPowerRails_VDD_PNL,
    CardhuPowerRails_VCOM_3V3,
    CardhuPowerRails_VDD_3V3,
    CardhuPowerRails_VCORE_MMC,
    CardhuPowerRails_VDDIO_PEXCTL,
    CardhuPowerRails_HVDD_PEX,
    CardhuPowerRails_AVDD_HDMI,
    CardhuPowerRails_VPP_FUSE,
    CardhuPowerRails_AVDD_USB,
    CardhuPowerRails_VDD_DDR_RX,
    CardhuPowerRails_VCORE_NAND,
    CardhuPowerRails_HVDD_SATA,
    CardhuPowerRails_VDDIO_GMI_PMU,
    CardhuPowerRails_AVDD_CAM1,
    CardhuPowerRails_VDD_AF,
    CardhuPowerRails_AVDD_CAM2,
    CardhuPowerRails_VDD_ACC,
    CardhuPowerRails_VDD_PHTN,
    CardhuPowerRails_VDDIO_TP,
    CardhuPowerRails_VDD_LED,
    CardhuPowerRails_VDDIO_CEC,
    CardhuPowerRails_VDD_CMPS,
    CardhuPowerRails_VDD_TEMP,
    CardhuPowerRails_VPP_KFUSE,
    CardhuPowerRails_VDDIO_TS,
    CardhuPowerRails_VDD_IRLED,
    CardhuPowerRails_VDD_1WIRE,
    CardhuPowerRails_AVDDIO_AUDIO,
    CardhuPowerRails_VDD_EC,
    CardhuPowerRails_VCOM_PA,
    CardhuPowerRails_VDD_HALL,
    CardhuPowerRails_USB1_VBUS,
    CardhuPowerRails_VDDIO_VGA,
    CardhuPowerRails_VDD_SPKR,
    CardhuPowerRails_VDDIO_HDMI,
    CardhuPowerRails_USB2_VBUS,
    CardhuPowerRails_USB3_VBUS,
    CardhuPowerRails_VCOM_3V0,
    CardhuPowerRails_AVDD_IC_USB_3V0,
    CardhuPowerRails_VCOM_1V2,
    CardhuPowerRails_VDIO_HSIC,
    CardhuPowerRails_VDD_VBRTR,
    CardhuPowerRails_AVDD_LCD1,
    CardhuPowerRails_AVDD_LCD2,
    CardhuPowerRails_VDD_BL1_P,
    CardhuPowerRails_VDD_BL2_P,
    CardhuPowerRails_VDD_GEN1V8,
    CardhuPowerRails_EN_5V_CP,
    CardhuPowerRails_EN_DDR,
    CardhuPowerRails_EN_3V3_SYS,
    CardhuPowerRails_EN_5V0,
    CardhuPowerRails_LED1,
    CardhuPowerRails_LED2,
    CardhuPowerRails_VDD_5V0_SBY,
    CardhuPowerRails_VTERM_DDR,
    CardhuPowerRails_V2REF_DDR,
    CardhuPowerRails_MEM_VDDIO_DDR,
    CardhuPowerRails_T30_VDDIO_DDR,
    CardhuPowerRails_EN_VDD_BL,
    CardhuPowerRails_VDD_BACKLIGHT,
    CardhuPowerRails_VDD_5V0_SYS,
    CardhuPowerRails_VDD_3V3_MINI_CARD,
    CardhuPowerRails_EN_3V3_MODEM,
    CardhuPowerRails_TOUCHPANEL_3V3,
    CardhuPowerRails_VDD_LCD_PANEL_3V3,
    CardhuPowerRails_VDD_CAM3_3V3,
    CardhuPowerRails_VDD_COM_BD_3V3,
    CardhuPowerRails_VDDIO_SD_SLOT_3V3,
    CardhuPowerRails_VDDIO_EMMC_CORE_3V3,
    CardhuPowerRails_VDD_HVDD_PEX_3V3,
    CardhuPowerRails_VDD_VPP_FUSE_3V3,

    CardhuPowerRails_VDD_3V3_DEVICES,
    CardhuPowerRails_VDD_3V3_DOCK,
    CardhuPowerRails_VDD_1V8_CAM1,
    CardhuPowerRails_VDD_1V8_CAM2,
    CardhuPowerRails_VDD_1V8_CAM3,
    CardhuPowerRails_VDD_1V8_DEVICES,
    CardhuPowerRails_VDD_VBUS_MICRO_USB,
    CardhuPowerRails_VDD_VBUS_TYPEA_USB,
    CardhuPowerRails_VDD_HDMI_CON,
    CardhuPowerRails_DIS_5V,
    CardhuPowerRails_VDD_5V0_PMU,
    CardhuPowerRails_VDD_5V0_VBUSR,
    CardhuPowerRails_EN_USB1_VBUS_OC,
    CardhuPowerRails_EN_USB2_VBUS_OC,
    CardhuPowerRails_EN_USB3_VBUS_OC,

    CardhuPowerRails_Num,
    CardhuPowerRails_Force32 = 0x7FFFFFFF
} CardhuPowerRails;

#if defined(__cplusplus)
}
#endif

#endif /* INCLUDED_NVODM_PMU_CARDHU_SUPPLY_INFO_TABLE_H */
