# Digital Design Learning Repository

ðŸš§ Status: In Progress â€” currently learning Verilog, testbenches, and FSM design.

This repo will contain:
- Simple combinational logic modules
- Sequential circuits
- Traffic light FSM
- UART debug module (later)
- Testbenches using Icarus Verilog + GTKWave

## ðŸ“‚ Project Structure
/rtl â€” Verilog modules  
/tb â€” testbenches  
/docs â€” notes, timing diagrams  

## ðŸ§° Tech Used
Verilog, Icarus Verilog, GTKWave 

---

## ðŸ“… Learning Roadmap
- Week 1: Combinational modules (adds, mux, decoders)
- Week 2: Sequential modules (flip-flops, counters)
- Week 3: Traffic light FSM
- Week 4: Testbenching + waveform analysis

## ðŸ“Š Current Status
- Repository initialized
- Learning Verilog syntax + simulation tools
- First combinational module coming next

