m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/MadsEmil/Documents
Eprbs
Z0 w1447243363
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim
Z4 8C:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim/PRBS_LFSR.vhd
Z5 FC:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim/PRBS_LFSR.vhd
l0
L4
VF1i0iYi=AM17XB^U5`:zW0
!s100 XGg00z=zZHR4C;_fGdkEP1
Z6 OV;C;10.4b;61
32
Z7 !s110 1447245987
!i10b 1
Z8 !s108 1447245987.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim/PRBS_LFSR.vhd|
Z10 !s107 C:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim/PRBS_LFSR.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1
Abehavior
R1
R2
DEx4 work 4 prbs 0 22 F1i0iYi=AM17XB^U5`:zW0
l15
L12
Vg][GdcfH@R^]hk8FS03jE3
!s100 TA`TXGg1Ra0kd3aGYe15P2
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Esipo
w1447245984
R1
R2
R3
8C:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim/SIPO.vhd
FC:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim/SIPO.vhd
l0
L5
VWl]_86@GzE^G_2lVPQZBI3
!s100 nnUFM`m3T?z`6ZzH=_XHf2
R6
32
R7
!i10b 1
R8
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim/SIPO.vhd|
!s107 C:/Users/MadsEmil/Documents/GitHub/LTE-Data-Generator-and-Analyzer/VHDL/ModelSim/SIPO.vhd|
!i113 1
R11
R12
