#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 31 09:26:33 2023
# Process ID: 21976
# Current directory: D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1
# Command line: vivado.exe -log check_demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source check_demo.tcl
# Log file: D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/check_demo.vds
# Journal file: D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source check_demo.tcl -notrace
Command: synth_design -top check_demo -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21708 
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/icmp_reply.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 887.066 ; gain = 193.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'check_demo' [D:/ax/AX7103_2019_1/check_demo/check_demo.srcs/sources_1/new/check_demo.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [E:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [E:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32871]
INFO: [Synth 8-6157] synthesizing module 'sd_card_test' [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card_test.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_READ bound to: 1 - type: integer 
	Parameter S_WRITE bound to: 2 - type: integer 
	Parameter S_END bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ax_debounce' [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/ax_debounce.v:31]
	Parameter N bound to: 32 - type: integer 
	Parameter MAX_TIME bound to: 20 - type: integer 
	Parameter FREQ bound to: 50 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ax_debounce' (2#1) [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/ax_debounce.v:31]
INFO: [Synth 8-6157] synthesizing module 'sd_card_top' [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card/sd_card_top.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sd_card_sec_read_write' [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card/sd_card_sec_read_write.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CMD0 bound to: 1 - type: integer 
	Parameter S_CMD8 bound to: 2 - type: integer 
	Parameter S_CMD55 bound to: 3 - type: integer 
	Parameter S_CMD41 bound to: 4 - type: integer 
	Parameter S_CMD17 bound to: 5 - type: integer 
	Parameter S_READ bound to: 6 - type: integer 
	Parameter S_CMD24 bound to: 7 - type: integer 
	Parameter S_WRITE bound to: 8 - type: integer 
	Parameter S_ERR bound to: 14 - type: integer 
	Parameter S_WRITE_END bound to: 15 - type: integer 
	Parameter S_READ_END bound to: 16 - type: integer 
	Parameter S_WAIT_READ_WRITE bound to: 17 - type: integer 
	Parameter S_CMD16 bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sd_card_sec_read_write' (3#1) [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card/sd_card_sec_read_write.v:29]
INFO: [Synth 8-6157] synthesizing module 'sd_card_cmd' [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card/sd_card_cmd.v:32]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_INIT bound to: 2 - type: integer 
	Parameter S_CMD_PRE bound to: 3 - type: integer 
	Parameter S_CMD bound to: 4 - type: integer 
	Parameter S_CMD_DATA bound to: 5 - type: integer 
	Parameter S_READ_WAIT bound to: 6 - type: integer 
	Parameter S_READ bound to: 7 - type: integer 
	Parameter S_READ_ACK bound to: 8 - type: integer 
	Parameter S_WRITE_TOKEN bound to: 9 - type: integer 
	Parameter S_WRITE_DATA_0 bound to: 10 - type: integer 
	Parameter S_WRITE_DATA_1 bound to: 11 - type: integer 
	Parameter S_WRITE_CRC bound to: 12 - type: integer 
	Parameter S_WRITE_SUC bound to: 13 - type: integer 
	Parameter S_WRITE_BUSY bound to: 14 - type: integer 
	Parameter S_WRITE_ACK bound to: 15 - type: integer 
	Parameter S_ERR bound to: 16 - type: integer 
	Parameter S_END bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sd_card_cmd' (4#1) [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card/sd_card_cmd.v:32]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card/spi_master.v:29]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DCLK_EDGE bound to: 1 - type: integer 
	Parameter DCLK_IDLE bound to: 2 - type: integer 
	Parameter ACK bound to: 3 - type: integer 
	Parameter LAST_HALF_CYCLE bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (5#1) [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card/spi_master.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sd_card_top' (6#1) [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card/sd_card_top.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card_test.v:222]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (7#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sd_card_top_m0'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card_test.v:200]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_m1'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card_test.v:222]
INFO: [Synth 8-6155] done synthesizing module 'sd_card_test' (8#1) [D:/ax/AX7103_2019_1/check_demo/src/sd/sources_1/src/sd_card_test.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_test' [D:/ax/AX7103_2019_1/check_demo/src/uart/sources_1/src/uart_test.v:29]
	Parameter CLK_FRE bound to: 200 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/ax/AX7103_2019_1/check_demo/src/uart/sources_1/src/uart_rx.v:29]
	Parameter CLK_FRE bound to: 200 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 1736 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (9#1) [D:/ax/AX7103_2019_1/check_demo/src/uart/sources_1/src/uart_rx.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/ax/AX7103_2019_1/check_demo/src/uart/sources_1/src/uart_tx.v:29]
	Parameter CLK_FRE bound to: 200 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 1736 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [D:/ax/AX7103_2019_1/check_demo/src/uart/sources_1/src/uart_tx.v:29]
INFO: [Synth 8-6155] done synthesizing module 'uart_test' (11#1) [D:/ax/AX7103_2019_1/check_demo/src/uart/sources_1/src/uart_test.v:29]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:26]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ddr3' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/ddr3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr3' (12#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/ddr3_stub.v:5]
WARNING: [Synth 8-7023] instance 'u_ddr3' of module 'ddr3' has 39 connections declared, but only 38 given [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:102]
INFO: [Synth 8-6157] synthesizing module 'mem_burst' [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/mem_burst.v:1]
	Parameter MEM_DATA_BITS bound to: 256 - type: integer 
	Parameter ADDR_BITS bound to: 29 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_READ_WAIT bound to: 3'b010 
	Parameter MEM_WRITE bound to: 3'b011 
	Parameter MEM_WRITE_WAIT bound to: 3'b100 
	Parameter READ_END bound to: 3'b101 
	Parameter WRITE_END bound to: 3'b110 
	Parameter MEM_WRITE_FIRST_READ bound to: 3'b111 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/mem_burst.v:105]
INFO: [Synth 8-226] default block is never used [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/mem_burst.v:107]
INFO: [Synth 8-6155] done synthesizing module 'mem_burst' (13#1) [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/mem_burst.v:1]
WARNING: [Synth 8-689] width (384) of port connection 'rd_burst_data' does not match port width (256) of module 'mem_burst' [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:167]
WARNING: [Synth 8-689] width (384) of port connection 'wr_burst_data' does not match port width (256) of module 'mem_burst' [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:168]
INFO: [Synth 8-6157] synthesizing module 'mem_test' [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/mem_test.v:1]
	Parameter MEM_DATA_BITS bound to: 256 - type: integer 
	Parameter ADDR_BITS bound to: 29 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter MEM_READ bound to: 3'b001 
	Parameter MEM_WRITE bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'mem_test' (14#1) [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/mem_test.v:1]
WARNING: [Synth 8-689] width (384) of port connection 'rd_burst_data' does not match port width (256) of module 'mem_test' [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:208]
WARNING: [Synth 8-689] width (384) of port connection 'wr_burst_data' does not match port width (256) of module 'mem_test' [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:209]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:232]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (15#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mem_test_m0'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:196]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila_0'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:232]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mem_burst_m0'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ddr3'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:102]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [D:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/usr_src/top.v:26]
INFO: [Synth 8-6157] synthesizing module 'ethernet_2port' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/new/ethernet_2port.v:29]
INFO: [Synth 8-6157] synthesizing module 'ethernet_test' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/imports/src/ethernet_test.v:29]
INFO: [Synth 8-6157] synthesizing module 'smi_config' [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_config.v:2]
	Parameter REF_CLK bound to: 200 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter R_GEN_REQ bound to: 4'b0001 
	Parameter R_REG bound to: 4'b0010 
	Parameter R_CHECK bound to: 4'b0011 
	Parameter ETH_UNLINK bound to: 4'b0100 
	Parameter ETH_1000M bound to: 4'b0101 
	Parameter ETH_100M bound to: 4'b0110 
	Parameter ETH_10M bound to: 4'b0111 
	Parameter R_WAIT bound to: 4'b1000 
	Parameter R_GEN_REQ1 bound to: 4'b1001 
	Parameter R_REG1 bound to: 4'b1010 
	Parameter R_CHECK1 bound to: 4'b1011 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_config.v:54]
INFO: [Synth 8-6157] synthesizing module 'smi_read_write' [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_read_write.v:2]
	Parameter REF_CLK bound to: 200 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter ST bound to: 2'b01 
	Parameter W_OP bound to: 2'b01 
	Parameter R_OP bound to: 2'b10 
	Parameter W_TA bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter W_MDIO bound to: 3'b001 
	Parameter R_MDIO bound to: 3'b010 
	Parameter R_TA bound to: 3'b011 
	Parameter R_DATA bound to: 3'b100 
	Parameter W_END bound to: 3'b101 
	Parameter R_END bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'smi_read_write' (17#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_read_write.v:2]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'smi_inst'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_config.v:249]
WARNING: [Synth 8-6014] Unused sequential element read_data_buf_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_config.v:218]
WARNING: [Synth 8-3848] Net write_req in module/entity smi_config does not have driver. [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_config.v:21]
WARNING: [Synth 8-3848] Net write_data in module/entity smi_config does not have driver. [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_config.v:22]
INFO: [Synth 8-6155] done synthesizing module 'smi_config' (18#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_config.v:2]
INFO: [Synth 8-6157] synthesizing module 'util_gmii_to_rgmii' [D:/ax/AX7103_2019_1/check_demo/src/eth/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'ODDR2' [E:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49494]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR2' (19#1) [E:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49494]
INFO: [Synth 8-6157] synthesizing module 'IDDR2' [E:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34837]
	Parameter DDR_ALIGNMENT bound to: NONE - type: string 
	Parameter INIT_Q0 bound to: 1'b0 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR2' (20#1) [E:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34837]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (21#1) [E:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/util_gmii_to_rgmii.v:115]
INFO: [Synth 8-6155] done synthesizing module 'util_gmii_to_rgmii' (22#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'gmii_arbi' [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:5]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:11]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:12]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:13]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:14]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:17]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:18]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:19]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:20]
INFO: [Synth 8-6157] synthesizing module 'gmii_tx_buffer' [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_tx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter SEND_WAIT bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter SEND_WAIT_1 bound to: 4'b0101 
	Parameter SEND_END bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'eth_data_fifo' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_data_fifo' (23#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'len_fifo' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'len_fifo' (24#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gmii_tx_buffer' (25#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_tx_buffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'gmii_rx_buffer' [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_rx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter REC_WAIT bound to: 4'b0011 
	Parameter READ_FIFO bound to: 4'b0100 
	Parameter REC_END bound to: 4'b0101 
WARNING: [Synth 8-6014] Unused sequential element gmii_rx_dv_d2_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_rx_buffer.v:110]
INFO: [Synth 8-6155] done synthesizing module 'gmii_rx_buffer' (26#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_rx_buffer.v:5]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_buffer_inst'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:163]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_buffer_inst'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:150]
INFO: [Synth 8-6155] done synthesizing module 'gmii_arbi' (27#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/arbi/gmii_arbi.v:5]
INFO: [Synth 8-6157] synthesizing module 'mac_test' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/mac_test.v:9]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter ARP_REQ bound to: 9'b000000010 
	Parameter ARP_SEND bound to: 9'b000000100 
	Parameter ARP_WAIT bound to: 9'b000001000 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter CHECK_ARP bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'mac_top' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_top' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx' (28#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_mode' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_mode' (29#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'crc' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc' (30#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/crc.v:5]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (31#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_tx' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/ip_tx.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ip_tx' (32#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-7023] instance 'ip0' of module 'ip_tx' has 21 connections declared, but only 20 given [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/mac_tx_top.v:179]
INFO: [Synth 8-6157] synthesizing module 'ip_tx_mode' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'ip_tx_mode' (33#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'udp_tx_data_fifo' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx_data_fifo' (34#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_fifo' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_fifo' (35#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/udp_tx.v:157]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/udp_tx.v:249]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (36#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_top' (37#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx_top' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/mac_rx1.v:7]
	Parameter IDLE bound to: 9'b000000001 
	Parameter REC_PREAMBLE bound to: 9'b000000010 
	Parameter REC_MAC_HEAD bound to: 9'b000000100 
	Parameter REC_IDENTIFY bound to: 9'b000001000 
	Parameter REC_IP_DATA bound to: 9'b000010000 
	Parameter REC_ARP_DATA bound to: 9'b000100000 
	Parameter REC_CRC bound to: 9'b001000000 
	Parameter REC_ERROR bound to: 9'b010000000 
	Parameter REC_END bound to: 9'b100000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/mac_rx1.v:207]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/mac_rx1.v:248]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx' (38#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/mac_rx1.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_rx' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/ip_rx.v:168]
INFO: [Synth 8-6155] done synthesizing module 'ip_rx' (39#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/ip_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/udp_rx.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/udp_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_rx_ram_8_2048' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx_ram_8_2048' (40#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'udp_receive_ram'. This will prevent further optimization [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/udp_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (41#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/udp_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (42#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/arp_rx.v:7]
WARNING: [Synth 8-7023] instance 'arp0' of module 'arp_rx' has 13 connections declared, but only 12 given [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/mac_rx_top.v:162]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx_top' (43#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'icmp_reply' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter REC_DATA bound to: 11'b00000000010 
	Parameter REC_ODD_DATA bound to: 11'b00000000100 
	Parameter VERIFY_CHECKSUM bound to: 11'b00000001000 
	Parameter REC_ERROR bound to: 11'b00000010000 
	Parameter REC_END_WAIT bound to: 11'b00000100000 
	Parameter GEN_CHECKSUM bound to: 11'b00001000000 
	Parameter SEND_WAIT_0 bound to: 11'b00010000000 
	Parameter SEND_WAIT_1 bound to: 11'b00100000000 
	Parameter SEND bound to: 11'b01000000000 
	Parameter REC_END bound to: 11'b10000000000 
	Parameter SEND_END bound to: 11'b00000000000 
INFO: [Synth 8-6157] synthesizing module 'icmp_rx_ram_8_256' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx_ram_8_256' (44#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/icmp_reply.v:330]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/icmp_reply.v:333]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/icmp_reply.v:21]
INFO: [Synth 8-6155] done synthesizing module 'icmp_reply' (45#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/icmp_reply.v:6]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (46#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (47#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-226] default block is never used [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/mac_test.v:375]
INFO: [Synth 8-6155] done synthesizing module 'mac_test' (48#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/mac_test.v:9]
INFO: [Synth 8-6157] synthesizing module 'reset' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/new/reset.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reset' (49#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/new/reset.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test' (50#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/imports/src/ethernet_test.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_2port' (51#1) [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/new/ethernet_2port.v:29]
INFO: [Synth 8-6157] synthesizing module 'hdmi_loop' [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/hdmi_loop.v:30]
INFO: [Synth 8-6157] synthesizing module 'i2c_config' [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_config.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_I2C_CHECK bound to: 1 - type: integer 
	Parameter S_WR_I2C bound to: 2 - type: integer 
	Parameter S_WR_I2C_DONE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_top.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:453]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:453]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (52#1) [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_byte_ctrl.v:237]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_byte_ctrl.v:237]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (53#1) [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (54#1) [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_master_top.v:30]
WARNING: [Synth 8-5788] Register i2c_write_req_reg in module i2c_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_config.v:57]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config' (55#1) [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'lut_hdmi' [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/lut_hdmi.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lut_hdmi' (56#1) [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/lut_hdmi.v:30]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_loop' (57#1) [D:/ax/AX7103_2019_1/check_demo/src/hdmi/sources_1/imports/src/hdmi_loop.v:30]
INFO: [Synth 8-6157] synthesizing module 'key_test' [D:/ax/AX7103_2019_1/check_demo/src/key/src/key_test.v:29]
INFO: [Synth 8-6155] done synthesizing module 'key_test' (58#1) [D:/ax/AX7103_2019_1/check_demo/src/key/src/key_test.v:29]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (59#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/.Xil/Vivado-21976-DESKTOP-C3F5G4E/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'check_demo' (60#1) [D:/ax/AX7103_2019_1/check_demo/check_demo.srcs/sources_1/new/check_demo.v:23]
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[7]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[6]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[5]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[4]
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[28]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port rd_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[28]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[27]
WARNING: [Synth 8-3331] design mem_burst has unconnected port wr_burst_addr[26]
WARNING: [Synth 8-3331] design mem_burst has unconnected port app_rd_data_end
WARNING: [Synth 8-3331] design mem_burst has unconnected port ui_clk_sync_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 976.199 ; gain = 282.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 976.199 ; gain = 282.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 976.199 ; gain = 282.813
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/U_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/U3_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/genblk2[0].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/genblk2[1].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/genblk2[2].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/genblk2[3].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/U_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/U3_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/genblk2[0].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/genblk2[1].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/genblk2[2].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/genblk2[3].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10_i__0_n_0' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u3/u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u3/u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u3/u2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u3/u2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u3/u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u3/u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u3/u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u3/u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u3/u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u3/u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u3/u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u3/u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/u1/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/u1/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/u1/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/u1/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/u2/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/u2/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/u2/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/u2/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u2/u_ila_0'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u2/u_ila_0'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc] for cell 'u2/u_ddr3'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc] for cell 'u2/u_ddr3'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/check_demo.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'u0/ila_m1'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/check_demo.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'u0/ila_m1'
Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/check_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_0'
Finished Parsing XDC File [d:/ax/AX7103_2019_1/check_demo/check_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_0'
Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/sd/constrs_1/new/sd_card_test.xdc]
Finished Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/sd/constrs_1/new/sd_card_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ax/AX7103_2019_1/check_demo/src/sd/constrs_1/new/sd_card_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/check_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/check_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/key/constrs_1/new/key.xdc]
Finished Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/key/constrs_1/new/key.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ax/AX7103_2019_1/check_demo/src/key/constrs_1/new/key.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/check_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/check_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/eth/constrs_1/new/top.xdc]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/ax/AX7103_2019_1/check_demo/src/eth/constrs_1/new/top.xdc:66]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/ax/AX7103_2019_1/check_demo/src/eth/constrs_1/new/top.xdc:67]
Finished Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/eth/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ax/AX7103_2019_1/check_demo/src/eth/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/check_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/check_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/hdmi/constrs_1/new/hdmi_loop.xdc]
Finished Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/hdmi/constrs_1/new/hdmi_loop.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ax/AX7103_2019_1/check_demo/src/hdmi/constrs_1/new/hdmi_loop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/check_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/check_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/uart/constrs_1/new/uart_test.xdc]
Finished Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/src/uart/constrs_1/new/uart_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ax/AX7103_2019_1/check_demo/src/uart/constrs_1/new/uart_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/check_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/check_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1151.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IDDR2 => IDDR: 10 instances
  ODDR2 => ODDR: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1151.004 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u0/ila_m1' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u1/arbi_inst/rx_buffer_inst/rx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u1/arbi_inst/tx_buffer_inst/tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u3/u1/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u3/u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u2/arbi_inst/rx_buffer_inst/rx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u2/arbi_inst/tx_buffer_inst/tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u3/u2/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u3/u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1153.551 ; gain = 460.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1153.551 ; gain = 460.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/ax/AX7103_2019_1/check_demo/src/ddr/ddr3_test.srcs/sources_1/ip/ddr3/ddr3/ddr3_in_context.xdc, line 143).
Applied set_property DONT_TOUCH = true for u3/u1/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u2/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u1/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u2/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u1/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u2/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u1/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u2/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u1/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/u2/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/u_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/u_ddr3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u0/ila_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1153.551 ; gain = 460.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_sec_read_write'
INFO: [Synth 8-5546] ROM "block_read_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_write_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_cmd'
INFO: [Synth 8-5546] ROM "wr_data_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_req_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_test'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_test'
INFO: [Synth 8-5546] ROM "tx_str" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_burst'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_test'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_read_write'
INFO: [Synth 8-5546] ROM "mdio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_config'
WARNING: [Synth 8-3936] Found unconnected internal register 'gmii_txd_r_d1_reg' and it is trimmed from '8' to '4' bits. [D:/ax/AX7103_2019_1/check_demo/src/eth/util_gmii_to_rgmii.v:113]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx_mode'
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/udp_tx.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'ck_state_reg' in module 'udp_tx__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-5546] ROM "crc_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_destination_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_rx__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_test__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer'
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/ax/AX7103_2019_1/check_demo/src/eth/sources_1/mac/tx/udp_tx.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'ck_state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_test'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_config'
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                            00000
                  S_CMD0 |                             0001 |                            00001
                  S_CMD8 |                             1100 |                            00010
                 S_CMD55 |                             1001 |                            00011
                 S_CMD41 |                             1011 |                            00100
                 S_CMD16 |                             1000 |                            10010
       S_WAIT_READ_WRITE |                             0111 |                            10001
                 S_CMD24 |                             0010 |                            00111
                 S_WRITE |                             0011 |                            01000
             S_WRITE_END |                             0110 |                            01111
                 S_CMD17 |                             1010 |                            00101
                  S_READ |                             0100 |                            00110
              S_READ_END |                             0101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_sec_read_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00110 |                            00000
                  S_INIT |                            01001 |                            00010
                  S_WAIT |                            01000 |                            00001
               S_CMD_PRE |                            00100 |                            00011
                   S_CMD |                            00101 |                            00100
                   S_ERR |                            01010 |                            10000
              S_CMD_DATA |                            10001 |                            00101
                   S_END |                            00111 |                            10001
             S_READ_WAIT |                            01011 |                            00110
                  S_READ |                            01111 |                            00111
              S_READ_ACK |                            10000 |                            01000
           S_WRITE_TOKEN |                            01100 |                            01001
          S_WRITE_DATA_0 |                            01110 |                            01010
          S_WRITE_DATA_1 |                            01101 |                            01011
             S_WRITE_CRC |                            00011 |                            01100
             S_WRITE_SUC |                            00010 |                            01101
            S_WRITE_BUSY |                            00000 |                            01110
             S_WRITE_ACK |                            00001 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              101 |                              010
               DCLK_EDGE |                              100 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              010 |                              011
                ACK_WAIT |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                             0000
                  S_READ |                               01 |                             0001
                   S_END |                               10 |                             0011
                 S_WRITE |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              001
                 S_START |                            10000 |                              010
              S_REC_BYTE |                            01000 |                              011
                  S_STOP |                            00100 |                              100
                  S_DATA |                            00010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              001
                 S_START |                             0010 |                              010
             S_SEND_BYTE |                             0100 |                              011
                  S_STOP |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                    SEND |                               01 |                             0001
                    WAIT |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                MEM_READ |                              001 |                              001
           MEM_READ_WAIT |                              010 |                              010
                READ_END |                              011 |                              101
               MEM_WRITE |                              100 |                              011
          MEM_WRITE_WAIT |                              101 |                              100
               WRITE_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mem_burst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                              000
               MEM_WRITE |                              010 |                              010
                MEM_READ |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mem_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                  W_MDIO |                          1000000 |                              001
                   W_END |                          0000100 |                              101
                  R_MDIO |                          0100000 |                              010
                    R_TA |                          0010000 |                              011
                  R_DATA |                          0001000 |                              100
                   R_END |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'smi_read_write'
WARNING: [Synth 8-327] inferring latch for variable 'mdio_en_reg' [D:/ax/AX7103_2019_1/check_demo/src/eth/mdio/smi_read_write.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0111 |                             0000
              R_GEN_REQ1 |                             1011 |                             1001
                  R_REG1 |                             1010 |                             1010
                R_CHECK1 |                             1000 |                             1011
              ETH_UNLINK |                             0100 |                             0100
               R_GEN_REQ |                             1001 |                             0001
                   R_REG |                             0110 |                             0010
                 R_CHECK |                             0000 |                             0011
               ETH_1000M |                             0001 |                             0101
                ETH_100M |                             0010 |                             0110
                 ETH_10M |                             0011 |                             0111
                  R_WAIT |                             0101 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'smi_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              SEND_START |                           000010 |                           000010
           SEND_PREAMBLE |                           000100 |                           000100
               SEND_DATA |                           001000 |                           001000
                SEND_CRC |                           010000 |                           010000
                SEND_END |                           100000 |                           100000
               SEND_IDLE |                           000001 |                           000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                ARP_WAIT |                            00010 |                            00010
                     ARP |                            00100 |                            00100
                 IP_WAIT |                            01000 |                            01000
                      IP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
      ARP_REQUEST_WAIT_0 |                         00000010 |                         00000010
      ARP_REQUEST_WAIT_1 |                         00000100 |                         00000100
             ARP_REQUEST |                         00001000 |                         00001000
        ARP_REPLY_WAIT_0 |                         00010000 |                         00010000
        ARP_REPLY_WAIT_1 |                         00100000 |                         00100000
               ARP_REPLY |                         01000000 |                         01000000
                 ARP_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                          0000001
                   START |                         10000000 |                          0000010
        WAIT_DATA_LENGTH |                         01000000 |                          0000100
            GEN_CHECKSUM |                         00100000 |                          0001000
               SEND_WAIT |                         00010000 |                          0010000
                WAIT_MAC |                         00001000 |                          0100000
                 IP_SEND |                         00000010 |                          1000000
                  iSTATE |                         00000100 |                          0000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                UDP_WAIT |                            00010 |                            00010
                     UDP |                            00100 |                            00100
               ICMP_WAIT |                            01000 |                            01000
                    ICMP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CK_IDLE |                           000001 |                           000001
         HEADER_CHECKSUM |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
        GEN_ODD_CHECKSUM |                           001000 |                           001000
        GEN_CHECKSUM_END |                           010000 |                           010000
           CHECKSUM_WAIT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
               LEN_LATCH |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                UDP_SEND |                           010000 |                           010000
                 UDP_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
            REC_PREAMBLE |                        000000010 |                        000000010
            REC_MAC_HEAD |                        000000100 |                        000000100
            REC_IDENTIFY |                        000001000 |                        000001000
             REC_IP_DATA |                        000010000 |                        000010000
            REC_ARP_DATA |                        000100000 |                        000100000
                 REC_CRC |                        001000000 |                        001000000
                 REC_END |                        100000000 |                        100000000
               REC_ERROR |                        010000000 |                        010000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rec_state_reg' in module 'mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                REC_HEAD |                         00000010 |                         00000010
                REC_DATA |                         00000100 |                         00000100
            REC_ODD_DATA |                         00001000 |                         00001000
         VERIFY_CHECKSUM |                         00010000 |                         00010000
               REC_ERROR |                         00100000 |                         00100000
            REC_END_WAIT |                         01000000 |                         01000000
                 REC_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
            ARP_REC_DATA |                             0010 |                             0010
                ARP_WAIT |                             0100 |                             0100
                 ARP_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0011 |                     000000000001
                REC_DATA |                             1000 |                     000000000010
            REC_ODD_DATA |                             0110 |                     000000000100
         VERIFY_CHECKSUM |                             0000 |                     000000001000
               REC_ERROR |                             0001 |                     000000010000
            REC_END_WAIT |                             0010 |                     000000100000
                 REC_END |                             1010 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             0100 |                     000100000000
                    SEND |                             0101 |                     001000000000
                SEND_END |                             1001 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
                 ARP_REQ |                        000000010 |                        000000010
                ARP_SEND |                        000000100 |                        000000100
                ARP_WAIT |                        000001000 |                        000001000
                    WAIT |                        010000000 |                        010000000
               CHECK_ARP |                        100000000 |                        100000000
                 GEN_REQ |                        000010000 |                        000010000
               WRITE_RAM |                        000100000 |                        000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CK_IDLE |                           000001 |                           000001
         HEADER_CHECKSUM |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
        GEN_ODD_CHECKSUM |                           001000 |                           001000
        GEN_CHECKSUM_END |                           010000 |                           010000
           CHECKSUM_WAIT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
               LEN_LATCH |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                UDP_SEND |                           010000 |                           010000
                 UDP_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                REC_HEAD |                         00000010 |                         00000010
                REC_DATA |                         00000100 |                         00000100
            REC_ODD_DATA |                         00001000 |                         00001000
         VERIFY_CHECKSUM |                         00010000 |                         00010000
               REC_ERROR |                         00100000 |                         00100000
            REC_END_WAIT |                         01000000 |                         01000000
                 REC_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0011 |                     000000000001
                REC_DATA |                             1000 |                     000000000010
            REC_ODD_DATA |                             0110 |                     000000000100
         VERIFY_CHECKSUM |                             0000 |                     000000001000
               REC_ERROR |                             0001 |                     000000010000
            REC_END_WAIT |                             0010 |                     000000100000
                 REC_END |                             1010 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             0100 |                     000100000000
                    SEND |                             0101 |                     001000000000
                SEND_END |                             1001 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
                 ARP_REQ |                        000000010 |                        000000010
                ARP_SEND |                        000000100 |                        000000100
                ARP_WAIT |                        000001000 |                        000001000
                    WAIT |                        010000000 |                        010000000
               CHECK_ARP |                        100000000 |                        100000000
                 GEN_REQ |                        000010000 |                        000010000
               WRITE_RAM |                        000100000 |                        000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0110 |                             0000
           S_WR_DEV_ADDR |                             1001 |                             0001
           S_WR_REG_ADDR |                             0100 |                             0010
          S_WR_REG_ADDR1 |                             0101 |                             1101
               S_WR_DATA |                             0000 |                             0011
          S_RD_DEV_ADDR0 |                             1011 |                             0110
           S_WR_ERR_NACK |                             1010 |                             0101
               S_WR_STOP |                             0001 |                             1011
                S_WR_ACK |                             0010 |                             0100
           S_RD_REG_ADDR |                             1101 |                             0111
          S_RD_REG_ADDR1 |                             1110 |                             1110
          S_RD_DEV_ADDR1 |                             1111 |                             1000
               S_RD_DATA |                             1100 |                             1001
               S_RD_STOP |                             0111 |                             1010
                S_RD_ACK |                             1000 |                             1111
                  S_WAIT |                             0011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
          S_WR_I2C_CHECK |                               01 |                              001
                S_WR_I2C |                               10 |                              010
           S_WR_I2C_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1153.551 ; gain = 460.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_2port__GB0      |           1|     34967|
|2     |ethernet_test__xdcDup__1 |           1|     34966|
|3     |check_demo__GC0          |           1|      7959|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 56    
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 6     
	   2 Input     18 Bit       Adders := 12    
	   2 Input     17 Bit       Adders := 44    
	   2 Input     16 Bit       Adders := 29    
	   3 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 37    
	   3 Input      1 Bit         XORs := 24    
	   6 Input      1 Bit         XORs := 28    
	   8 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 28    
	  10 Input      1 Bit         XORs := 8     
	   9 Input      1 Bit         XORs := 12    
	  12 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	              256 Bit    Registers := 1     
	               80 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 13    
	               32 Bit    Registers := 75    
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 10    
	               17 Bit    Registers := 28    
	               16 Bit    Registers := 67    
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 87    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 297   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 20    
	   7 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 4     
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 72    
	   4 Input     32 Bit        Muxes := 16    
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   7 Input     29 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   5 Input     23 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 10    
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 34    
	   2 Input     16 Bit        Muxes := 59    
	  16 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 8     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   7 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 12    
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 138   
	   3 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 4     
	  43 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 19    
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 46    
	   6 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 63    
	   6 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 4     
	  16 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 94    
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 4     
	  29 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 51    
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 45    
	  13 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 261   
	  15 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 56    
	   6 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 15    
	  13 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 11    
	  18 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module smi_read_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_gmii_to_rgmii 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module gmii_tx_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icmp_reply__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module smi_read_write__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_gmii_to_rgmii__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module gmii_tx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module mac_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac_tx_mode__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ip_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module reset__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module ax_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sd_card_sec_read_write 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 9     
Module sd_card_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	  16 Input     16 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
	  16 Input      1 Bit        Muxes := 11    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module sd_card_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module mem_burst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   7 Input     29 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 11    
Module mem_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 8     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lut_hdmi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
Module key_test 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "mac_rx_source_mac_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mac_rx_source_mac_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[16]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[16]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[16]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[1]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[1]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[2]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[2]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[3]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[4]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[4]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[5]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[6]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[6]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[7]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[8]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[8]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[9]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[9]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[10]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[10]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[11]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[11]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[12]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[12]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[13]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[13]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[14]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[1]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[2]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[3]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[4]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[5]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[6]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[7]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[8]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[9]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[10]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[11]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[12]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[14]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[15]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[16]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[1]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[4]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[5]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[6]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[7]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[8]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[8]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[9]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[9]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[10]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[10]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[11]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[11]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[12]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[12]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[13]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[13]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[14]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[14]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[15]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[17]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[18]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[19]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[20]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[21]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[22]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[23]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[24]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[25]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[26]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[27]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[28]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[29]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[30]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/check_out_reg[31]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]' (FDCE) to 'u3/u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\mac_test0/mac_top0 /icmp0/\reply_check_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[16]' (FDCE) to 'u3/u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\mac_test0/ram_wr_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u3/u1 /\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\util_gmii_to_rgmii_m0/tx_reset_d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\util_gmii_to_rgmii_m0/gmii_tx_er_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\smi_config_inst/phy_addr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (ip0/FSM_onehot_state_reg[2]) is unused and will be removed from module mac_tx_top__xdcDup__1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u3/u1 /arbi_inst/\pack_total_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /arbi_inst/\pack_total_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /arbi_inst/tx_buffer_inst/\pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /arbi_inst/tx_buffer_inst/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /arbi_inst/rx_buffer_inst/\pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/mac_test0/mac_top0 /icmp0/\reply_check_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/mac_test0/ram_wr_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u3i_1/\u2/mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/util_gmii_to_rgmii_m0/tx_reset_d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/util_gmii_to_rgmii_m0/gmii_tx_er_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/smi_config_inst/phy_addr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (ip0/FSM_onehot_state_reg[2]) is unused and will be removed from module mac_tx_top.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u3i_1/\u2/arbi_inst /\pack_total_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/arbi_inst /\pack_total_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/arbi_inst /tx_buffer_inst/\pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/arbi_inst /tx_buffer_inst/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/arbi_inst /rx_buffer_inst/\pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u0/sd_card_top_m0 /\sd_card_sec_read_write_m0/spi_clk_div_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u0/sd_card_top_m0 /\sd_card_sec_read_write_m0/cmd_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_burst_m0/\app_cmd_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/i_0/\wr_burst_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/i_0/\wr_burst_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/i_0/\wr_burst_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/i_0/\wr_burst_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/i_0/\wr_burst_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/i_0/\wr_burst_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/i_0/\wr_burst_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/u2/mem_test_m0/\wr_burst_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/\wr_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/u2/mem_test_m0/\rd_burst_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u2/mem_test_m0/\rd_burst_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3/u1 /\mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3i_1/\u2/mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_29/\u1/tx_cnt_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1153.551 ; gain = 460.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_2port__GB0      |           1|     11633|
|2     |ethernet_test__xdcDup__1 |           1|     11632|
|3     |check_demo__GC0          |           1|      4080|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u2/u_ddr3/ui_clk' to pin 'u2/u_ddr3/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_0/clk_in1' to pin 'IBUFDS_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_0/clk_out1' to pin 'clk_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_0/clk_in1' to 'i_29/u1/tx_cnt_reg[0]/C'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1153.551 ; gain = 460.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1153.551 ; gain = 460.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_2port__GB0      |           1|     11633|
|2     |ethernet_test__xdcDup__1 |           1|     11632|
|3     |check_demo__GC0          |           1|      4080|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1192.043 ; gain = 498.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u3/u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u3/u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_req to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u1/smi_config_inst/smi_inst:write_data[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_req to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/u2/smi_config_inst/smi_inst:write_data[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1196.066 ; gain = 502.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1196.066 ; gain = 502.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1196.066 ; gain = 502.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1196.066 ; gain = 502.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1196.066 ; gain = 502.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1196.066 ; gain = 502.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |ddr3              |         1|
|2     |ila_0             |         1|
|3     |clk_wiz_0         |         1|
|4     |ila_1             |         1|
|5     |eth_data_fifo     |         4|
|6     |len_fifo          |         4|
|7     |icmp_rx_ram_8_256 |         2|
|8     |udp_rx_ram_8_2048 |         2|
|9     |udp_tx_data_fifo  |         2|
|10    |udp_checksum_fifo |         2|
+------+------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |clk_wiz_0            |     1|
|2     |ddr3                 |     1|
|3     |eth_data_fifo        |     1|
|4     |eth_data_fifo__4     |     1|
|5     |eth_data_fifo__5     |     1|
|6     |eth_data_fifo__6     |     1|
|7     |icmp_rx_ram_8_256    |     1|
|8     |icmp_rx_ram_8_256__2 |     1|
|9     |ila_0                |     1|
|10    |ila_1                |     1|
|11    |len_fifo             |     1|
|12    |len_fifo__4          |     1|
|13    |len_fifo__5          |     1|
|14    |len_fifo__6          |     1|
|15    |udp_checksum_fifo    |     1|
|16    |udp_checksum_fifo__2 |     1|
|17    |udp_rx_ram_8_2048    |     1|
|18    |udp_rx_ram_8_2048__2 |     1|
|19    |udp_tx_data_fifo     |     1|
|20    |udp_tx_data_fifo__2  |     1|
|21    |BUFG                 |     3|
|22    |CARRY4               |  1051|
|23    |IDDR2                |    10|
|24    |LUT1                 |   813|
|25    |LUT2                 |  2677|
|26    |LUT3                 |  1079|
|27    |LUT4                 |  1131|
|28    |LUT5                 |  1034|
|29    |LUT6                 |  1908|
|30    |MUXF7                |     5|
|31    |ODDR2                |    12|
|32    |FDCE                 |  6070|
|33    |FDPE                 |   507|
|34    |FDRE                 |   119|
|35    |LD                   |     2|
|36    |IBUF                 |    44|
|37    |IBUFDS               |     1|
|38    |IOBUF                |     4|
|39    |OBUF                 |    54|
+------+---------------------+------+

Report Instance Areas: 
+------+--------------------------------+--------------------------+------+
|      |Instance                        |Module                    |Cells |
+------+--------------------------------+--------------------------+------+
|1     |top                             |                          | 17169|
|2     |  u2                            |top__1                    |    28|
|3     |  u2__0                         |top                       |  1040|
|4     |    mem_burst_m0                |mem_burst                 |   255|
|5     |    mem_test_m0                 |mem_test                  |   220|
|6     |  u0                            |sd_card_test              |   695|
|7     |    sd_card_top_m0              |sd_card_top               |   511|
|8     |      sd_card_cmd_m0            |sd_card_cmd               |   203|
|9     |      sd_card_sec_read_write_m0 |sd_card_sec_read_write    |   190|
|10    |      spi_master_m0             |spi_master                |   118|
|11    |    ax_debounce_m0              |ax_debounce               |    94|
|12    |  u1                            |uart_test                 |   308|
|13    |    uart_rx_inst                |uart_rx                   |   117|
|14    |    uart_tx_inst                |uart_tx                   |    86|
|15    |  u3                            |ethernet_2port            | 14679|
|16    |    u1                          |ethernet_test__xdcDup__1  |  7354|
|17    |      arbi_inst                 |gmii_arbi__xdcDup__1      |   557|
|18    |        tx_buffer_inst          |gmii_tx_buffer__xdcDup__1 |   225|
|19    |        rx_buffer_inst          |gmii_rx_buffer__xdcDup__1 |   242|
|20    |      mac_test0                 |mac_test__xdcDup__1       |  6202|
|21    |        mac_top0                |mac_top__xdcDup__1        |  5966|
|22    |          cache0                |arp_cache_4               |   279|
|23    |          icmp0                 |icmp_reply__xdcDup__1     |   831|
|24    |          mac_rx0               |mac_rx_top__xdcDup__1     |  2361|
|25    |            c0                  |crc_12                    |    61|
|26    |            arp0                |arp_rx_11                 |   331|
|27    |            ip0                 |ip_rx_13                  |   552|
|28    |            mac0                |mac_rx_14                 |   596|
|29    |            udp0                |udp_rx__xdcDup__1         |   821|
|30    |          mac_tx0               |mac_tx_top__xdcDup__1     |  2495|
|31    |            c0                  |crc_6                     |    61|
|32    |            arp_tx0             |arp_tx_5                  |   276|
|33    |            ip0                 |ip_tx_7                   |   582|
|34    |            ipmode              |ip_tx_mode_8              |   131|
|35    |            mac0                |mac_tx_9                  |   192|
|36    |            mode0               |mac_tx_mode_10            |    86|
|37    |            udp0                |udp_tx__xdcDup__1         |  1167|
|38    |      reset_m0                  |reset_1                   |    45|
|39    |      smi_config_inst           |smi_config_2              |   297|
|40    |        smi_inst                |smi_read_write            |   155|
|41    |      util_gmii_to_rgmii_m0     |util_gmii_to_rgmii_3      |    44|
|42    |    u2                          |ethernet_test             |  7325|
|43    |      arbi_inst                 |gmii_arbi                 |   557|
|44    |        tx_buffer_inst          |gmii_tx_buffer            |   225|
|45    |        rx_buffer_inst          |gmii_rx_buffer            |   242|
|46    |      mac_test0                 |mac_test                  |  6354|
|47    |        mac_top0                |mac_top                   |  6113|
|48    |          cache0                |arp_cache                 |   279|
|49    |          icmp0                 |icmp_reply                |   844|
|50    |          mac_rx0               |mac_rx_top                |  2472|
|51    |            c0                  |crc_0                     |    61|
|52    |            arp0                |arp_rx                    |   347|
|53    |            ip0                 |ip_rx                     |   590|
|54    |            mac0                |mac_rx                    |   616|
|55    |            udp0                |udp_rx                    |   858|
|56    |          mac_tx0               |mac_tx_top                |  2518|
|57    |            c0                  |crc                       |    61|
|58    |            arp_tx0             |arp_tx                    |   287|
|59    |            ip0                 |ip_tx                     |   590|
|60    |            ipmode              |ip_tx_mode                |   132|
|61    |            mac0                |mac_tx                    |   193|
|62    |            mode0               |mac_tx_mode               |    87|
|63    |            udp0                |udp_tx                    |  1168|
|64    |      reset_m0                  |reset                     |    72|
|65    |      smi_config_inst           |smi_config                |   301|
|66    |        smi_inst                |smi_read_write__2         |   155|
|67    |      util_gmii_to_rgmii_m0     |util_gmii_to_rgmii        |    41|
|68    |  u4                            |hdmi_loop                 |   312|
|69    |    i2c_config_m0               |i2c_config                |   312|
|70    |      i2c_master_top_m0         |i2c_master_top            |   286|
|71    |        byte_controller         |i2c_master_byte_ctrl      |   241|
|72    |          bit_controller        |i2c_master_bit_ctrl       |   189|
|73    |  u5                            |key_test                  |     3|
+------+--------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1196.066 ; gain = 502.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1196.066 ; gain = 325.328
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1196.066 ; gain = 502.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1085 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/U_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/U3_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/genblk2[0].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/genblk2[1].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/genblk2[2].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u1/util_gmii_to_rgmii_m0/genblk2[3].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/U_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/U3_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/gen_tx_data[0].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/gen_tx_data[1].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/gen_tx_data[2].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/gen_tx_data[3].U2_ODDR2' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/genblk2[0].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/genblk2[1].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/genblk2[2].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'u3/u2/util_gmii_to_rgmii_m0/genblk2[3].rgmii_rx_iddr' of cell type 'IDDR2' does not have an equivalent function on the new cell type 'IDDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1209.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IDDR2 => IDDR: 10 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LD => LDCE: 2 instances
  ODDR2 => ODDR: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
440 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1209.176 ; gain = 778.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1209.176 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ax/AX7103_2019_1/check_demo/check_demo.runs/synth_1/check_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file check_demo_utilization_synth.rpt -pb check_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 09:28:05 2023...
