# DDR4_SV_Memory_Model
This is a Micron's DDR4 SDRAM behavioral memory model, can be used for verifying Memory controller (MC) pre-synthesis simulation. There is no need of DFI PHY interface between MC and memory as this model has built-in PHY
