--IP Functional Simulation Model
--VERSION_BEGIN 18.0 cbx_mgl 2018:04:24:18:08:49:SJ cbx_simgen 2018:04:24:18:04:18:SJ  VERSION_END


-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Intel disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY altera_mf;
 USE altera_mf.altera_mf_components.all;

 LIBRARY cyclonev;
 USE cyclonev.cyclonev_components.all;

 LIBRARY sgate;
 USE sgate.sgate_pack.all;

--synthesis_resources = altddio_out 1 cyclonev_clk_phase_select 51 cyclonev_ddio_out 72 cyclonev_io_obuf 2 cyclonev_leveling_delay_chain 51 cyclonev_mem_phy 1 cyclonev_phy_clkbuf 26 cyclonev_pseudo_diff_out 1 ddr3_av_2x32_p0_altdqdqs 4 lut 75 tri_bus 1 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  ddr3_av_2x32_p0 IS 
	 PORT 
	 ( 
		 afi_addr	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 afi_ba	:	IN  STD_LOGIC_VECTOR (2 DOWNTO 0);
		 afi_cal_fail	:	OUT  STD_LOGIC;
		 afi_cal_success	:	OUT  STD_LOGIC;
		 afi_cas_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_cke	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_clk	:	IN  STD_LOGIC;
		 afi_cs_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_dm	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 afi_dqs_burst	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_half_clk	:	IN  STD_LOGIC;
		 afi_mem_clk_disable	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_odt	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_phy_clk	:	IN  STD_LOGIC;
		 afi_ras_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_rdata	:	OUT  STD_LOGIC_VECTOR (79 DOWNTO 0);
		 afi_rdata_en	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rdata_en_full	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rdata_valid	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_reset_export_n	:	OUT  STD_LOGIC;
		 afi_reset_n	:	OUT  STD_LOGIC;
		 afi_rlat	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rst_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_wdata	:	IN  STD_LOGIC_VECTOR (79 DOWNTO 0);
		 afi_wdata_valid	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_we_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_wlat	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 avl_address	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 avl_clk	:	OUT  STD_LOGIC;
		 avl_read	:	IN  STD_LOGIC;
		 avl_readdata	:	OUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 avl_reset_n	:	OUT  STD_LOGIC;
		 avl_waitrequest	:	OUT  STD_LOGIC;
		 avl_write	:	IN  STD_LOGIC;
		 avl_writedata	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 capture_strobe_tracking	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 cfg_addlat	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_bankaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_caswrlat	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_coladdrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_csaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_devicewidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_dramconfig	:	IN  STD_LOGIC_VECTOR (23 DOWNTO 0);
		 cfg_interfacewidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_rowaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_tcl	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_tmrd	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_trefi	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 cfg_trfc	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_twr	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 csr_soft_reset_req	:	IN  STD_LOGIC;
		 ctl_clk	:	OUT  STD_LOGIC;
		 ctl_reset_n	:	OUT  STD_LOGIC;
		 dll_clk	:	OUT  STD_LOGIC;
		 dll_delayctrl	:	IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		 dll_pll_locked	:	OUT  STD_LOGIC;
		 global_reset_n	:	IN  STD_LOGIC;
		 io_intaddrdout	:	IN  STD_LOGIC_VECTOR (63 DOWNTO 0);
		 io_intaficalfail	:	OUT  STD_LOGIC;
		 io_intaficalsuccess	:	OUT  STD_LOGIC;
		 io_intafirlat	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intafiwlat	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intbadout	:	IN  STD_LOGIC_VECTOR (11 DOWNTO 0);
		 io_intcasndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intckdout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intckedout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intckndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intcsndout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intdmdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqdin	:	OUT  STD_LOGIC_VECTOR (179 DOWNTO 0);
		 io_intdqdout	:	IN  STD_LOGIC_VECTOR (179 DOWNTO 0);
		 io_intdqoe	:	IN  STD_LOGIC_VECTOR (89 DOWNTO 0);
		 io_intdqsbdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqsboe	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqsdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqslogicdqsena	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicfiforeset	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intdqslogicincrdataen	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicincwrptr	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicoct	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicrdatavalid	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intdqslogicreadlatency	:	IN  STD_LOGIC_VECTOR (24 DOWNTO 0);
		 io_intdqsoe	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intodtdout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intrasndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intresetndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intwendout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 mem_a	:	OUT  STD_LOGIC_VECTOR (13 DOWNTO 0);
		 mem_ba	:	OUT  STD_LOGIC_VECTOR (2 DOWNTO 0);
		 mem_cas_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cke	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cs_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_dm	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 mem_dq	:	INOUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 mem_dqs	:	INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 mem_dqs_n	:	INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 mem_odt	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ras_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_reset_n	:	OUT  STD_LOGIC;
		 mem_we_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 parallelterminationcontrol	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 phy_clk	:	OUT  STD_LOGIC;
		 phy_reset_n	:	OUT  STD_LOGIC;
		 pll_addr_cmd_clk	:	IN  STD_LOGIC;
		 pll_avl_clk	:	IN  STD_LOGIC;
		 pll_avl_phy_clk	:	IN  STD_LOGIC;
		 pll_config_clk	:	IN  STD_LOGIC;
		 pll_locked	:	IN  STD_LOGIC;
		 pll_mem_clk	:	IN  STD_LOGIC;
		 pll_mem_phy_clk	:	IN  STD_LOGIC;
		 pll_write_clk	:	IN  STD_LOGIC;
		 pll_write_clk_pre_phy_clk	:	IN  STD_LOGIC;
		 scc_clk	:	OUT  STD_LOGIC;
		 scc_data	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 scc_dm_ena	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 scc_dq_ena	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 scc_dqs_ena	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 scc_dqs_io_ena	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 scc_reset_n	:	OUT  STD_LOGIC;
		 scc_upd	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 seriesterminationcontrol	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 soft_reset_n	:	IN  STD_LOGIC
	 ); 
 END ddr3_av_2x32_p0;

 ARCHITECTURE RTL OF ddr3_av_2x32_p0 IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_datain_h	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_datain_l	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_dataout	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_vcc	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8616_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8616_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8622_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8672_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8677_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8682_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8687_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8692_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8697_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8702_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8707_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8712_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8717_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8627_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8722_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8727_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8732_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8737_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8632_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8637_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8642_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8647_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8652_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8657_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8662_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8667_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6641_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6643_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_9010_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9006_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9008_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_ddio_out_9070_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_hi_9066_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_lo_9068_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_ddio_out_9076_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_hi_9072_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_lo_9074_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_ddio_out_9082_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_hi_9078_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_lo_9080_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_ddio_out_9088_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_hi_9084_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_lo_9086_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_9016_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9012_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9014_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_9022_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9018_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9020_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_9028_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9024_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9026_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_9034_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9030_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9032_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_9040_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9036_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9038_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_9046_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_9042_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_9044_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_9052_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_9048_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_9050_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_9058_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_9054_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_9056_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_9064_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_9060_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_9062_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_9153_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9149_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9151_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_9159_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9155_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9157_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_9165_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9161_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9163_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_9287_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9283_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9285_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_9293_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9289_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9291_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_9299_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9295_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9297_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_9305_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9301_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9303_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_9311_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9307_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9309_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_9317_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9313_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9315_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_9344_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9340_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9342_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9384_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9384_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9386_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9386_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8614_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8614_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8619_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8619_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8620_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8669_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8669_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8670_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8674_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8674_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8675_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8679_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8679_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8680_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8684_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8684_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8685_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8689_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8689_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8690_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8694_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8694_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8695_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8699_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8699_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8700_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8704_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8704_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8705_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8709_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8709_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8710_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8714_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8714_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8715_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8624_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8624_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8625_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8719_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8719_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8720_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8724_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8724_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8725_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8729_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8729_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8730_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8734_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8734_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8735_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8629_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8629_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8630_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8634_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8634_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8635_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8639_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8639_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8640_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8644_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8644_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8645_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8649_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8649_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8650_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8654_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8654_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8655_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8659_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8659_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8660_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8664_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8664_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8665_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6639_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiaddr	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiba	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficalfail	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficalsuccess	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficke	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficsn	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afidm	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afidqsburst	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiodt	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdata	:	STD_LOGIC_VECTOR (79 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdataen	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdataenfull	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdatavalid	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirlat	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwdata	:	STD_LOGIC_VECTOR (79 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwlat	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avladdress	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlreaddata	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlwaitrequest	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlwritedata	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgaddlat	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgbankaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcaswrlat	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcoladdrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcsaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgdevicewidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgdramconfig	:	STD_LOGIC_VECTOR (23 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfginterfacewidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgrowaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtcl	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtmrd	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtrefi	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtrfc	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtwr	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ctlresetn	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ddiophydqdin	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ddiophydqslogicrdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaddrdout	:	STD_LOGIC_VECTOR (63 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaficalfail	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaficalsuccess	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointafirlat	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointafiwlat	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointbadout	:	STD_LOGIC_VECTOR (11 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointcasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckdout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckedout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointcsndout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdmdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqdin	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqdout	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqoe	:	STD_LOGIC_VECTOR (89 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsbdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsboe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicdqsena	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicfiforeset	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicincrdataen	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicincwrptr	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicoct	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicrdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicreadlatency	:	STD_LOGIC_VECTOR (24 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsoe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointodtdout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointrasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointresetndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointwendout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout	:	STD_LOGIC_VECTOR (63 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout	:	STD_LOGIC_VECTOR (11 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockdout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockedout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocsndout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodmdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqdout	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqoe	:	STD_LOGIC_VECTOR (89 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrfifoctrl	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrpstamble	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicfiforeset	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincrdataen	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincwrptr	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicoct	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicreadlatency	:	STD_LOGIC_VECTOR (24 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsoe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioodtdout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiorasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioresetndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiowendout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyresetn	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_plladdrcmdclk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_w_lg_w_clkout_range1003w1017w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8612_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8612_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8618_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8618_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8668_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8668_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8673_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8673_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8678_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8678_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8683_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8683_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8688_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8688_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8693_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8693_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8698_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8698_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8703_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8703_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8708_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8708_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8713_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8713_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8623_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8623_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8718_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8718_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8723_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8723_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8728_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8728_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8733_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8733_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8628_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8628_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8633_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8633_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8638_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8638_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8643_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8643_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8648_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8648_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8653_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8653_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8658_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8658_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8663_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8663_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6635_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6635_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_w_lg_oebout5506w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_w_lg_oeout5507w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_obar	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_oebout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_oeout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2784q	:	STD_LOGIC := '0';
	 SIGNAL  wire_ni_w1007w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_0_6350q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_10_6370q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_11_6372q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_12_6374q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_13_6376q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_14_6379q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_15_6382q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_1_6352q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_2_6354q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_3_6356q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_4_6358q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_5_6360q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_6_6362q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_7_6364q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_8_6366q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_9_6368q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6397q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6417q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6419q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6422q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6425q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6427q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6399q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6401q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6403q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6405q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6407q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6409q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6411q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6413q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6415q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_0_6485q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_10_6495q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_11_6497q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_12_6498q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_13_6499q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_14_6496q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_1_6486q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_2_6487q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_3_6488q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_4_6489q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_5_6490q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_6_6491q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_7_6492q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_8_6493q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_9_6494q	:	STD_LOGIC := '0';
	 SIGNAL	wire_niO_CLRN	:	STD_LOGIC;
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_afi_clk_reg_2781q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_0_2778q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_1_2788q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_2_2789q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_3_2790q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_4_2791q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_5_2792q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_6_2793q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_7_2794q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w1006w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_0_6501q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_10_6511q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_11_6513q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_12_6514q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_13_6515q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_14_6512q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_1_6502q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_2_6503q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_3_6504q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_4_6505q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_5_6506q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_6_6507q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_7_6508q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_8_6509q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_9_6510q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nli_CLRN	:	STD_LOGIC;
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_0_6521q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_1_6517q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nll_CLRN	:	STD_LOGIC;
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_avl_clk_reg_2787q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nlO_w1008w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_config_clk_reg_2763q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nO_w1005w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_phy_reset_n_5529tb_datain	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_phy_reset_n_5529tb_dataout	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_csr_soft_reset_req1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_ddr3_av_2x32_p0_comb_3_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
	 COMPONENT  ddr3_av_2x32_p0_altdqdqs
	 GENERIC 
	 (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL	:	NATURAL
	 );
	 PORT
	 ( 
		capture_strobe_out	:	OUT STD_LOGIC;
		config_clock_in	:	IN STD_LOGIC;
		config_data_in	:	IN STD_LOGIC;
		config_dqs_ena	:	IN STD_LOGIC;
		config_dqs_io_ena	:	IN STD_LOGIC;
		config_extra_io_ena	:	IN STD_LOGIC_VECTOR(0 DOWNTO 0);
		config_io_ena	:	IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		config_update	:	IN STD_LOGIC;
		core_clock_in	:	IN STD_LOGIC;
		dll_delayctrl_in	:	IN STD_LOGIC_VECTOR(6 DOWNTO 0);
		extra_write_data_in	:	IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		extra_write_data_out	:	OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
		fr_clock_in	:	IN STD_LOGIC;
		hr_clock_in	:	IN STD_LOGIC;
		lfifo_rd_latency	:	IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		lfifo_rdata_en	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		lfifo_rdata_en_full	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		lfifo_rdata_valid	:	OUT STD_LOGIC;
		lfifo_reset_n	:	IN STD_LOGIC;
		oct_ena_in	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		output_strobe_ena	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		parallelterminationcontrol_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		read_data_out	:	OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		read_write_data_io	:	INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		reset_n_core_clock_in	:	IN STD_LOGIC;
		rfifo_reset_n	:	IN STD_LOGIC;
		seriesterminationcontrol_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		strobe_ena_hr_clock_in	:	IN STD_LOGIC;
		strobe_io	:	INOUT STD_LOGIC;
		strobe_n_io	:	INOUT STD_LOGIC;
		vfifo_inc_wr_ptr	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		vfifo_qvld	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		vfifo_reset_n	:	IN STD_LOGIC;
		write_data_in	:	IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		write_oe_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		write_strobe	:	IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		write_strobe_clock_in	:	IN STD_LOGIC
	 ); 
	 END COMPONENT;
 BEGIN

	wire_gnd <= '0';
	wire_vcc <= '1';
	wire_w_lg_csr_soft_reset_req1w(0) <= NOT csr_soft_reset_req;
	afi_cal_fail <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficalfail;
	afi_cal_success <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficalsuccess;
	afi_rdata <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdata(79 DOWNTO 0));
	afi_rdata_valid(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdatavalid);
	afi_reset_export_n <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6427q;
	afi_reset_n <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_14_6379q;
	afi_rlat <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirlat(4 DOWNTO 0));
	afi_wlat <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwlat(3 DOWNTO 0));
	avl_clk <= pll_avl_clk;
	avl_readdata <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlreaddata(31 DOWNTO 0));
	avl_reset_n <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_1_6517q;
	avl_waitrequest <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlwaitrequest;
	capture_strobe_tracking <= ( "0" & "0" & "0" & "0");
	ctl_clk <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_clkout(0);
	ctl_reset_n <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ctlresetn;
	dll_clk <= pll_write_clk_pre_phy_clk;
	dll_pll_locked <= pll_locked;
	io_intaficalfail <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaficalfail;
	io_intaficalsuccess <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaficalsuccess;
	io_intafirlat <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointafirlat(4 DOWNTO 0));
	io_intafiwlat <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointafiwlat(3 DOWNTO 0));
	io_intdqdin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqdin(179 DOWNTO 0));
	io_intdqslogicrdatavalid <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicrdatavalid(4 DOWNTO 0));
	mem_a <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_ddio_out_9088_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_ddio_out_9082_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_ddio_out_9076_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_ddio_out_9070_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_9064_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_9058_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_9052_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_9046_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_9040_dataout
 & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_9034_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_9028_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_9022_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_9016_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_9010_dataout);
	mem_ba <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_9165_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_9159_dataout & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_9153_dataout);
	mem_cas_n(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_9311_dataout);
	mem_ck(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9386_o);
	mem_ck_n(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9384_o);
	mem_cke(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_9293_dataout);
	mem_cs_n(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_9287_dataout);
	mem_dm <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_extra_write_data_out(0) & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_extra_write_data_out(0) & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_extra_write_data_out(0) & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_extra_write_data_out(0));
	mem_odt(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_9299_dataout);
	mem_ras_n(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_9305_dataout);
	mem_reset_n <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_9344_dataout;
	mem_we_n(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_9317_dataout);
	phy_clk <= afi_clk;
	phy_reset_n <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_phy_reset_n_5529tb_dataout(0);
	s_wire_ddr3_av_2x32_p0_comb_3_dataout <= (soft_reset_n AND wire_w_lg_csr_soft_reset_req1w(0));
	s_wire_vcc <= '1';
	scc_clk <= pll_config_clk;
	scc_reset_n <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_14_6512q;
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_datain_h(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockdout(0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_datain_l(0) <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockdout(1));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622 :  altddio_out
	  GENERIC MAP (
		INTENDED_DEVICE_FAMILY => "Cyclone V",
		POWER_UP_HIGH => "OFF",
		WIDTH => 1
	  )
	  PORT MAP ( 
		aclr => wire_gnd,
		aset => wire_gnd,
		datain_h => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_datain_h,
		datain_l => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_datain_l,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_dataout,
		oe => wire_vcc,
		outclock => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8616_clkout,
		outclocken => wire_vcc
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8616_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8614_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8616 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "DQS",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8616_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8616_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8619_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8622_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8620_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8622 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8622_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8669_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8672_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8670_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8672 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8672_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8674_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8677_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8675_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8677 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8677_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8679_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8682_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8680_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8682 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8682_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8684_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8687_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8685_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8687 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8687_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8689_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8692_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8690_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8692 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8692_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8694_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8697_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8695_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8697 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8697_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8699_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8702_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8700_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8702 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8702_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8704_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8707_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8705_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8707 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8707_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8709_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8712_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8710_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8712 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8712_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8714_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8717_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8715_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8717 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8717_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8624_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8627_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8625_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8627 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8627_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8719_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8722_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8720_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8722 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8722_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8724_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8727_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8725_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8727 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8727_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8729_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8732_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8730_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8732 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8732_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8734_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8737_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8735_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8737 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8737_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8629_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8632_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8630_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8632 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8632_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8634_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8637_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8635_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8637 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8637_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8639_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8642_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8640_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8642 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8642_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8644_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8647_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8645_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8647 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8647_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8649_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8652_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8650_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8652 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8652_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8654_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8657_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8655_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8657 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8657_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8659_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8662_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8660_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8662 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8662_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8664_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666_clkin,
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8667_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8665_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8667 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8667_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6641_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6641 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6641_clkin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6643_clkin <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6639_clkout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6643 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6643_clkin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_9010 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9006_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9008_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_9010_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8621_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9006 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9006_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9008 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9008_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_ddio_out_9070 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_hi_9066_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_lo_9068_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_ddio_out_9070_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8671_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_hi_9066 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(40),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(42),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_hi_9066_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_lo_9068 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(41),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(43),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_lo_9068_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_ddio_out_9076 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_hi_9072_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_lo_9074_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_ddio_out_9076_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8676_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_hi_9072 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(44),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(46),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_hi_9072_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_lo_9074 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(45),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(47),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_lo_9074_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_ddio_out_9082 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_hi_9078_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_lo_9080_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_ddio_out_9082_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8681_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_hi_9078 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(48),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(50),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_hi_9078_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_lo_9080 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(49),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(51),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_lo_9080_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_ddio_out_9088 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_hi_9084_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_lo_9086_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_ddio_out_9088_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8686_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_hi_9084 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(52),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(54),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_hi_9084_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_lo_9086 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(53),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(55),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_lo_9086_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_9016 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9012_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9014_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_9016_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8626_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9012 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(4),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(6),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9012_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9014 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(5),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(7),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9014_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_9022 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9018_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9020_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_9022_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8631_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9018 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(8),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(10),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9018_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9020 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(9),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(11),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9020_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_9028 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9024_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9026_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_9028_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8636_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9024 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(12),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(14),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9024_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9026 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(13),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(15),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9026_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_9034 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9030_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9032_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_9034_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8641_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9030 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(16),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(18),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9030_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9032 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(17),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(19),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9032_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_9040 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9036_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9038_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_9040_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8646_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9036 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(20),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(22),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9036_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9038 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(21),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(23),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9038_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_9046 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_9042_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_9044_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_9046_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8651_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_9042 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(24),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(26),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_9042_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_9044 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(25),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(27),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_9044_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_9052 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_9048_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_9050_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_9052_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8656_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_9048 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(28),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(30),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_9048_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_9050 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(29),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(31),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_9050_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_9058 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_9054_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_9056_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_9058_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8661_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_9054 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(32),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(34),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_9054_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_9056 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(33),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(35),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_9056_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_9064 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_9060_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_9062_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_9064_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8666_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_9060 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(36),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(38),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_9060_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_9062 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(37),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout(39),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_9062_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_9153 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9149_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9151_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_9153_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8691_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9149 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9149_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9151 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9151_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_9159 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9155_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9157_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_9159_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8696_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9155 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(4),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(6),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9155_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9157 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(5),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(7),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9157_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_9165 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9161_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9163_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_9165_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8701_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9161 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(8),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(10),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9161_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9163 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(9),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout(11),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9163_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_9287 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9283_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9285_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_9287_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8706_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9283 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocsndout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocsndout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9283_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9285 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocsndout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocsndout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9285_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_9293 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9289_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9291_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_9293_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8711_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9289 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockedout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockedout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_9289_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9291 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockedout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockedout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_9291_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_9299 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9295_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9297_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_9299_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8716_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9295 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioodtdout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioodtdout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_9295_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9297 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioodtdout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioodtdout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_9297_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_9305 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9301_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9303_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_9305_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8721_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9301 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiorasndout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiorasndout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_9301_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9303 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiorasndout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiorasndout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_9303_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_9311 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9307_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9309_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_9311_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8726_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9307 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocasndout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocasndout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_9307_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9309 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocasndout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocasndout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_9309_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_9317 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9313_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9315_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_9317_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8731_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9313 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiowendout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiowendout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_9313_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9315 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiowendout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiowendout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_9315_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_9344 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736_clkout,
		clklo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736_clkout,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9340_dataout,
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9342_dataout,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_9344_dataout,
		muxsel => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8736_clkout
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9340 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioresetndout(0),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioresetndout(2),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_9340_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9342 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioresetndout(1),
		datainlo => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioresetndout(3),
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_9342_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9384_oe <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_w_lg_oebout5506w(0);
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9384 :  cyclonev_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		lpm_type => "cyclonev_io_obuf",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_obar,
		o => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9384_o,
		oe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_9384_oe
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9386_oe <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_w_lg_oeout5507w(0);
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9386 :  cyclonev_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		lpm_type => "cyclonev_io_obuf",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_o,
		o => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9386_o,
		oe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_9386_oe
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8614_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8614 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8612_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8614_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8614_delayctrlin
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8619_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8619 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8618_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8619_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8619_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8620 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8618_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8620_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8669_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8669 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8668_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8669_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8669_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8670 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8668_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8670_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8674_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8674 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8673_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8674_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8674_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8675 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8673_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8675_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8679_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8679 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8678_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8679_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8679_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8680 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8678_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8680_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8684_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8684 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8683_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8684_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8684_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8685 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8683_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8685_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8689_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8689 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8688_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8689_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8689_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8690 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8688_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8690_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8694_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8694 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8693_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8694_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8694_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8695 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8693_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8695_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8699_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8699 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8698_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8699_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8699_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8700 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8698_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8700_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8704_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8704 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8703_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8704_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8704_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8705 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8703_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8705_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8709_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8709 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8708_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8709_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8709_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8710 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8708_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8710_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8714_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8714 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8713_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8714_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8714_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8715 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8713_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8715_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8624_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8624 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8623_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8624_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8624_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8625 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8623_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8625_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8719_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8719 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8718_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8719_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8719_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8720 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8718_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8720_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8724_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8724 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8723_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8724_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8724_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8725 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8723_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8725_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8729_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8729 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8728_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8729_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8729_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8730 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8728_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8730_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8734_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8734 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8733_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8734_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8734_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8735 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8733_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8735_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8629_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8629 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8628_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8629_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8629_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8630 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8628_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8630_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8634_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8634 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8633_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8634_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8634_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8635 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8633_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8635_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8639_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8639 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8638_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8639_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8639_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8640 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8638_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8640_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8644_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8644 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8643_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8644_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8644_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8645 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8643_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8645_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8649_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8649 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8648_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8649_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8649_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8650 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8648_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8650_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8654_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8654 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8653_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8654_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8654_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8655 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8653_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8655_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8659_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8659 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8658_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8659_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8659_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8660 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8658_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8660_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8664_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8664 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8663_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8664_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8664_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8665 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8663_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8665_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6635_outclk(1),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_clkout,
		delayctrlin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_delayctrlin
	  );
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6639 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6635_outclk(3),
		clkout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6639_clkout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiaddr <= ( afi_addr(19 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiba <= ( afi_ba(2 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficke <= ( afi_cke(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficsn <= ( afi_cs_n(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afidm <= ( afi_dm(9 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afidqsburst <= ( afi_dqs_burst(4 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiodt <= ( afi_odt(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdataen <= ( afi_rdata_en(4 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdataenfull <= ( afi_rdata_en_full(4 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwdata <= ( afi_wdata(79 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwdatavalid <= ( afi_wdata_valid(4 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avladdress <= ( avl_address(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlwritedata <= ( avl_writedata(31 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgaddlat <= ( cfg_addlat(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgbankaddrwidth <= ( cfg_bankaddrwidth(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcaswrlat <= ( cfg_caswrlat(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcoladdrwidth <= ( cfg_coladdrwidth(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcsaddrwidth <= ( cfg_csaddrwidth(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgdevicewidth <= ( cfg_devicewidth(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgdramconfig <= ( cfg_dramconfig(23 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfginterfacewidth <= ( cfg_interfacewidth(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgrowaddrwidth <= ( cfg_rowaddrwidth(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtcl <= ( cfg_tcl(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtmrd <= ( cfg_tmrd(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtrefi <= ( cfg_trefi(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtrfc <= ( cfg_trfc(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtwr <= ( cfg_twr(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ddiophydqdin <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_read_data_out(31 DOWNTO 0) & "0" & "0" & "0" & "0" & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_read_data_out(31 DOWNTO 0) & "0" & "0" & "0" & "0" & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_read_data_out(31 DOWNTO 0) & "0" & "0" & "0" & "0" & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_read_data_out(31 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ddiophydqslogicrdatavalid <= ( "1" & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_valid & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_valid & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_valid & wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_valid);
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaddrdout <= ( io_intaddrdout(63 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointbadout <= ( io_intbadout(11 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointcasndout <= ( io_intcasndout(3 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckdout <= ( io_intckdout(3 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckedout <= ( io_intckedout(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckndout <= ( io_intckndout(3 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointcsndout <= ( io_intcsndout(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdmdout <= ( io_intdmdout(19 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqdout <= ( io_intdqdout(179 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqoe <= ( io_intdqoe(89 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsbdout <= ( io_intdqsbdout(19 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsboe <= ( io_intdqsboe(9 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsdout <= ( io_intdqsdout(19 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicdqsena <= ( io_intdqslogicdqsena(9 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicfiforeset <= ( io_intdqslogicfiforeset(4 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicincrdataen <= ( io_intdqslogicincrdataen(9 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicincwrptr <= ( io_intdqslogicincwrptr(9 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicoct <= ( io_intdqslogicoct(9 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicreadlatency <= ( io_intdqslogicreadlatency(24 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsoe <= ( io_intdqsoe(9 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointodtdout <= ( io_intodtdout(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointrasndout <= ( io_intrasndout(3 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointresetndout <= ( io_intresetndout(3 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointwendout <= ( io_intwendout(3 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_plladdrcmdclk <= wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_w_lg_w_clkout_range1003w1017w(0);
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_w_lg_w_clkout_range1003w1017w(0) <= NOT wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_clkout(0);
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274 :  cyclonev_mem_phy
	  GENERIC MAP (
		hphy_ac_ddr_disable => "true",
		hphy_atpg_en => "false",
		hphy_csr_pipelineglobalenable => "true",
		hphy_datapath_ac_delay => "one_and_half_cycles",
		hphy_datapath_delay => "one_cycle",
		hphy_hhp_hps => "false",
		hphy_reset_delay_en => "false",
		hphy_use_hphy => "true",
		hphy_wrap_back_en => "false",
		m_hphy_ac_rom_init_file => "ddr3_av_2x32_s0_AC_ROM.hex",
		m_hphy_inst_rom_init_file => "ddr3_av_2x32_s0_inst_ROM.hex"
	  )
	  PORT MAP ( 
		afiaddr => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiaddr,
		afiba => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiba,
		aficalfail => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficalfail,
		aficalsuccess => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficalsuccess,
		aficasn => afi_cas_n(0),
		aficke => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficke,
		aficsn => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_aficsn,
		afidm => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afidm,
		afidqsburst => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afidqsburst,
		afimemclkdisable => afi_mem_clk_disable(0),
		afiodt => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiodt,
		afirasn => afi_ras_n(0),
		afirdata => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdata,
		afirdataen => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdataen,
		afirdataenfull => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdataenfull,
		afirdatavalid => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirdatavalid,
		afirlat => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afirlat,
		afirstn => afi_rst_n(0),
		afiwdata => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwdata,
		afiwdatavalid => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwdatavalid,
		afiwen => afi_we_n(0),
		afiwlat => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_afiwlat,
		avladdress => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avladdress,
		avlread => avl_read,
		avlreaddata => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlreaddata,
		avlresetn => ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_1_6517q,
		avlwaitrequest => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlwaitrequest,
		avlwrite => avl_write,
		avlwritedata => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_avlwritedata,
		cfgaddlat => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgaddlat,
		cfgbankaddrwidth => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgbankaddrwidth,
		cfgcaswrlat => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcaswrlat,
		cfgcoladdrwidth => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcoladdrwidth,
		cfgcsaddrwidth => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgcsaddrwidth,
		cfgdevicewidth => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgdevicewidth,
		cfgdramconfig => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgdramconfig,
		cfginterfacewidth => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfginterfacewidth,
		cfgrowaddrwidth => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgrowaddrwidth,
		cfgtcl => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtcl,
		cfgtmrd => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtmrd,
		cfgtrefi => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtrefi,
		cfgtrfc => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtrfc,
		cfgtwr => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_cfgtwr,
		ctlresetn => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ctlresetn,
		ddiophydqdin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ddiophydqdin,
		ddiophydqslogicrdatavalid => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_ddiophydqslogicrdatavalid,
		globalresetn => global_reset_n,
		iointaddrdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaddrdout,
		iointaficalfail => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaficalfail,
		iointaficalsuccess => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointaficalsuccess,
		iointafirlat => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointafirlat,
		iointafiwlat => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointafiwlat,
		iointbadout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointbadout,
		iointcasndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointcasndout,
		iointckdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckdout,
		iointckedout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckedout,
		iointckndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointckndout,
		iointcsndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointcsndout,
		iointdmdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdmdout,
		iointdqdin => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqdin,
		iointdqdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqdout,
		iointdqoe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqoe,
		iointdqsbdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsbdout,
		iointdqsboe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsboe,
		iointdqsdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsdout,
		iointdqslogicdqsena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicdqsena,
		iointdqslogicfiforeset => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicfiforeset,
		iointdqslogicincrdataen => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicincrdataen,
		iointdqslogicincwrptr => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicincwrptr,
		iointdqslogicoct => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicoct,
		iointdqslogicrdatavalid => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicrdatavalid,
		iointdqslogicreadlatency => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqslogicreadlatency,
		iointdqsoe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointdqsoe,
		iointodtdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointodtdout,
		iointrasndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointrasndout,
		iointresetndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointresetndout,
		iointwendout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_iointwendout,
		phyddioaddrdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioaddrdout,
		phyddiobadout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiobadout,
		phyddiocasndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocasndout,
		phyddiockdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockdout,
		phyddiockedout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiockedout,
		phyddiocsndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiocsndout,
		phyddiodmdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodmdout,
		phyddiodqdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqdout,
		phyddiodqoe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqoe,
		phyddiodqsdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsdout,
		phyddiodqslogicaclrfifoctrl => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrfifoctrl,
		phyddiodqslogicaclrpstamble => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrpstamble,
		phyddiodqslogicdqsena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena,
		phyddiodqslogicfiforeset => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicfiforeset,
		phyddiodqslogicincrdataen => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincrdataen,
		phyddiodqslogicincwrptr => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincwrptr,
		phyddiodqslogicoct => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicoct,
		phyddiodqslogicreadlatency => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicreadlatency,
		phyddiodqsoe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsoe,
		phyddioodtdout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioodtdout,
		phyddiorasndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiorasndout,
		phyddioresetndout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddioresetndout,
		phyddiowendout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiowendout,
		phyresetn => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyresetn,
		plladdrcmdclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_plladdrcmdclk,
		pllaficlk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6637_clkout(0),
		pllavlclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6639_clkout(0),
		plllocked => pll_locked,
		softresetn => s_wire_ddr3_av_2x32_p0_comb_3_dataout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8612_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8612 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8612_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8612_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8618_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8618 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8618_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8618_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8668_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8668 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8668_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8668_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8673_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8673 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8673_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8673_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8678_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8678 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8678_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8678_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8683_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8683 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8683_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8683_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8688_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8688 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8688_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8688_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8693_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8693 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8693_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8693_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8698_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8698 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8698_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8698_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8703_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8703 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8703_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8703_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8708_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8708 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8708_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8708_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8713_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8713 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8713_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8713_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8623_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8623 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8623_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8623_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8718_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8718 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8718_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8718_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8723_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8723 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8723_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8723_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8728_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8728 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8728_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8728_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8733_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8733 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8733_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8733_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8628_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8628 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8628_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8628_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8633_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8633 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8633_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8633_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8638_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8638 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8638_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8638_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8643_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8643 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8643_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8643_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8648_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8648 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8648_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8648_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8653_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8653 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8653_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8653_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8658_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8658 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8658_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8658_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8663_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8663 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8663_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8663_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6635_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6635 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6635_inclk,
		outclk => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6635_outclk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_w_lg_oebout5506w(0) <= NOT wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_oebout;
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_w_lg_oeout5507w(0) <= NOT wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_oeout;
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388 :  cyclonev_pseudo_diff_out
	  PORT MAP ( 
		i => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9622_dataout(0),
		o => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_o,
		obar => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_obar,
		oebout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_oebout,
		oein => wire_gnd,
		oeout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_av_2x32_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_9388_oeout
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_config_extra_io_ena(0) <= ( scc_dm_ena(0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_config_io_ena <= ( scc_dq_ena(7 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_extra_write_data_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodmdout(3 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rd_latency <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicreadlatency(4 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_en <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincrdataen(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_en_full <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_oct_ena_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicoct(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_output_strobe_ena <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsoe(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_vfifo_inc_wr_ptr <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincwrptr(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_vfifo_qvld <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena(1 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_data_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqdout(31 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_oe_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqoe(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_strobe <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsdout(3 DOWNTO 0));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618 :  ddr3_av_2x32_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(0),
		config_dqs_io_ena => scc_dqs_io_ena(0),
		config_extra_io_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_config_extra_io_ena,
		config_io_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_dll_delayctrl_in,
		extra_write_data_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_extra_write_data_in,
		extra_write_data_out => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rd_latency,
		lfifo_rdata_en => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_lfifo_rdata_valid,
		lfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrfifoctrl(0),
		oct_ena_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_oct_ena_in,
		output_strobe_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_output_strobe_ena,
		parallelterminationcontrol_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_parallelterminationcontrol_in,
		read_data_out => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_read_data_out,
		read_write_data_io => mem_dq(7 DOWNTO 0),
		reset_n_core_clock_in => ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_15_6382q,
		rfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicfiforeset(0),
		seriesterminationcontrol_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(0),
		strobe_n_io => mem_dqs_n(0),
		vfifo_inc_wr_ptr => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_vfifo_qvld,
		vfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrpstamble(0),
		write_data_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_data_in,
		write_oe_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_oe_in,
		write_strobe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9618_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_config_extra_io_ena(0) <= ( scc_dm_ena(1));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_config_io_ena <= ( scc_dq_ena(15 DOWNTO 8));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_extra_write_data_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodmdout(7 DOWNTO 4));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rd_latency <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicreadlatency(9 DOWNTO 5));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_en <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincrdataen(3 DOWNTO 2));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_en_full <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena(3 DOWNTO 2));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_oct_ena_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicoct(3 DOWNTO 2));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_output_strobe_ena <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsoe(3 DOWNTO 2));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_vfifo_inc_wr_ptr <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincwrptr(3 DOWNTO 2));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_vfifo_qvld <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena(3 DOWNTO 2));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_data_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqdout(67 DOWNTO 36));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_oe_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqoe(33 DOWNTO 18));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_strobe <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsdout(7 DOWNTO 4));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617 :  ddr3_av_2x32_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(1),
		config_dqs_io_ena => scc_dqs_io_ena(1),
		config_extra_io_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_config_extra_io_ena,
		config_io_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_dll_delayctrl_in,
		extra_write_data_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_extra_write_data_in,
		extra_write_data_out => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rd_latency,
		lfifo_rdata_en => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_lfifo_rdata_valid,
		lfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrfifoctrl(1),
		oct_ena_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_oct_ena_in,
		output_strobe_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_output_strobe_ena,
		parallelterminationcontrol_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_parallelterminationcontrol_in,
		read_data_out => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_read_data_out,
		read_write_data_io => mem_dq(15 DOWNTO 8),
		reset_n_core_clock_in => ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_15_6382q,
		rfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicfiforeset(1),
		seriesterminationcontrol_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(1),
		strobe_n_io => mem_dqs_n(1),
		vfifo_inc_wr_ptr => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_vfifo_qvld,
		vfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrpstamble(1),
		write_data_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_data_in,
		write_oe_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_oe_in,
		write_strobe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9617_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_config_extra_io_ena(0) <= ( scc_dm_ena(2));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_config_io_ena <= ( scc_dq_ena(23 DOWNTO 16));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_extra_write_data_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodmdout(11 DOWNTO 8));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rd_latency <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicreadlatency(14 DOWNTO 10));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_en <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincrdataen(5 DOWNTO 4));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_en_full <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena(5 DOWNTO 4));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_oct_ena_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicoct(5 DOWNTO 4));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_output_strobe_ena <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsoe(5 DOWNTO 4));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_vfifo_inc_wr_ptr <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincwrptr(5 DOWNTO 4));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_vfifo_qvld <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena(5 DOWNTO 4));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_data_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqdout(103 DOWNTO 72));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_oe_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqoe(51 DOWNTO 36));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_strobe <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsdout(11 DOWNTO 8));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616 :  ddr3_av_2x32_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(2),
		config_dqs_io_ena => scc_dqs_io_ena(2),
		config_extra_io_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_config_extra_io_ena,
		config_io_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_dll_delayctrl_in,
		extra_write_data_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_extra_write_data_in,
		extra_write_data_out => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rd_latency,
		lfifo_rdata_en => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_lfifo_rdata_valid,
		lfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrfifoctrl(2),
		oct_ena_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_oct_ena_in,
		output_strobe_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_output_strobe_ena,
		parallelterminationcontrol_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_parallelterminationcontrol_in,
		read_data_out => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_read_data_out,
		read_write_data_io => mem_dq(23 DOWNTO 16),
		reset_n_core_clock_in => ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_15_6382q,
		rfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicfiforeset(2),
		seriesterminationcontrol_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(2),
		strobe_n_io => mem_dqs_n(2),
		vfifo_inc_wr_ptr => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_vfifo_qvld,
		vfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrpstamble(2),
		write_data_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_data_in,
		write_oe_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_oe_in,
		write_strobe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_2_ubidir_dq_dqs_9616_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_config_extra_io_ena(0) <= ( scc_dm_ena(3));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_config_io_ena <= ( scc_dq_ena(31 DOWNTO 24));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_extra_write_data_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodmdout(15 DOWNTO 12));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rd_latency <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicreadlatency(19 DOWNTO 15));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_en <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincrdataen(7 DOWNTO 6));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_en_full <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena(7 DOWNTO 6));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_oct_ena_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicoct(7 DOWNTO 6));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_output_strobe_ena <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsoe(7 DOWNTO 6));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_vfifo_inc_wr_ptr <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicincwrptr(7 DOWNTO 6));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_vfifo_qvld <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicdqsena(7 DOWNTO 6));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_data_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqdout(139 DOWNTO 108));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_oe_in <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqoe(69 DOWNTO 54));
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_strobe <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqsdout(15 DOWNTO 12));
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615 :  ddr3_av_2x32_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(3),
		config_dqs_io_ena => scc_dqs_io_ena(3),
		config_extra_io_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_config_extra_io_ena,
		config_io_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_dll_delayctrl_in,
		extra_write_data_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_extra_write_data_in,
		extra_write_data_out => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rd_latency,
		lfifo_rdata_en => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_lfifo_rdata_valid,
		lfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrfifoctrl(3),
		oct_ena_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_oct_ena_in,
		output_strobe_ena => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_output_strobe_ena,
		parallelterminationcontrol_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_parallelterminationcontrol_in,
		read_data_out => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_read_data_out,
		read_write_data_io => mem_dq(31 DOWNTO 24),
		reset_n_core_clock_in => ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_15_6382q,
		rfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicfiforeset(3),
		seriesterminationcontrol_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(3),
		strobe_n_io => mem_dqs_n(3),
		vfifo_inc_wr_ptr => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_vfifo_qvld,
		vfifo_reset_n => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyddiodqslogicaclrpstamble(3),
		write_data_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_data_in,
		write_oe_in => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_oe_in,
		write_strobe => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_acv_hard_io_pads_uio_pads_ddr3_av_2x32_p0_altdqdqs_dq_ddio_3_ubidir_dq_dqs_9615_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	PROCESS (afi_half_clk)
	BEGIN
		IF (afi_half_clk = '1' AND afi_half_clk'event) THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2784q <= wire_ni_w1007w(0);
		END IF;
	END PROCESS;
	wire_ni_w1007w(0) <= NOT ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2784q;
	PROCESS (afi_clk, wire_niO_CLRN)
	BEGIN
		IF (wire_niO_CLRN = '0') THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_0_6350q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_10_6370q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_11_6372q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_12_6374q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_13_6376q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_14_6379q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_15_6382q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_1_6352q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_2_6354q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_3_6356q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_4_6358q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_5_6360q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_6_6362q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_7_6364q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_8_6366q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_9_6368q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6397q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6417q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6419q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6422q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6425q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6427q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6399q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6401q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6403q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6405q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6407q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6409q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6411q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6413q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6415q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_0_6485q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_10_6495q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_11_6497q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_12_6498q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_13_6499q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_14_6496q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_1_6486q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_2_6487q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_3_6488q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_4_6489q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_5_6490q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_6_6491q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_7_6492q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_8_6493q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_9_6494q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_0_6350q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_10_6370q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_9_6368q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_11_6372q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_10_6370q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_12_6374q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_11_6372q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_13_6376q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_12_6374q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_14_6379q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_13_6376q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_15_6382q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_13_6376q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_1_6352q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_0_6350q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_2_6354q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_1_6352q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_3_6356q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_2_6354q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_4_6358q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_3_6356q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_5_6360q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_4_6358q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_6_6362q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_5_6360q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_7_6364q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_6_6362q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_8_6366q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_7_6364q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_9_6368q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_afi_clk_reset_reg_8_6366q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6397q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6417q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6415q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6419q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6417q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6422q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6419q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6425q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6422q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6427q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6425q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6399q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6397q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6401q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6399q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6403q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6401q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6405q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6403q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6407q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6405q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6409q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6407q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6411q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6409q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6413q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6411q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6415q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6413q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_0_6485q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_10_6495q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_9_6494q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_11_6497q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_10_6495q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_12_6498q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_11_6497q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_13_6499q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_12_6498q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_14_6496q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_13_6499q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_1_6486q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_0_6485q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_2_6487q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_1_6486q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_3_6488q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_2_6487q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_4_6489q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_3_6488q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_5_6490q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_4_6489q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_6_6491q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_5_6490q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_7_6492q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_6_6491q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_8_6493q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_7_6492q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_9_6494q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_8_6493q;
		END IF;
	END PROCESS;
	wire_niO_CLRN <= (s_wire_ddr3_av_2x32_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (afi_clk)
	BEGIN
		IF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_afi_clk_reg_2781q <= wire_nl_w1006w(0);
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_0_2778q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_1_2788q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_2_2789q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_3_2790q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_4_2791q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_5_2792q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_6_2793q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_7_2794q <= s_wire_vcc;
		END IF;
	END PROCESS;
	wire_nl_w1006w(0) <= NOT ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_afi_clk_reg_2781q;
	PROCESS (pll_config_clk, wire_nli_CLRN)
	BEGIN
		IF (wire_nli_CLRN = '0') THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_0_6501q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_10_6511q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_11_6513q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_12_6514q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_13_6515q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_14_6512q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_1_6502q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_2_6503q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_3_6504q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_4_6505q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_5_6506q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_6_6507q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_7_6508q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_8_6509q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_9_6510q <= '0';
		ELSIF (pll_config_clk = '1' AND pll_config_clk'event) THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_0_6501q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_10_6511q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_9_6510q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_11_6513q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_10_6511q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_12_6514q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_11_6513q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_13_6515q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_12_6514q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_14_6512q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_13_6515q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_1_6502q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_0_6501q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_2_6503q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_1_6502q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_3_6504q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_2_6503q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_4_6505q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_3_6504q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_5_6506q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_4_6505q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_6_6507q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_5_6506q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_7_6508q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_6_6507q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_8_6509q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_7_6508q;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_9_6510q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_scc_clk_reset_reg_8_6509q;
		END IF;
	END PROCESS;
	wire_nli_CLRN <= (s_wire_ddr3_av_2x32_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (pll_avl_clk, wire_nll_CLRN)
	BEGIN
		IF (wire_nll_CLRN = '0') THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_0_6521q <= '0';
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_1_6517q <= '0';
		ELSIF (pll_avl_clk = '1' AND pll_avl_clk'event) THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_0_6521q <= s_wire_vcc;
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_1_6517q <= ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_avl_clk_reset_reg_0_6521q;
		END IF;
	END PROCESS;
	wire_nll_CLRN <= (s_wire_ddr3_av_2x32_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (pll_avl_clk)
	BEGIN
		IF (pll_avl_clk = '1' AND pll_avl_clk'event) THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_avl_clk_reg_2787q <= wire_nlO_w1008w(0);
		END IF;
	END PROCESS;
	wire_nlO_w1008w(0) <= NOT ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_avl_clk_reg_2787q;
	PROCESS (pll_config_clk)
	BEGIN
		IF (pll_config_clk = '1' AND pll_config_clk'event) THEN
				ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_config_clk_reg_2763q <= wire_nO_w1005w(0);
		END IF;
	END PROCESS;
	wire_nO_w1005w(0) <= NOT ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_config_clk_reg_2763q;
	wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_phy_reset_n_5529tb_datain <= ( wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6274_phyresetn & ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_ddr3_av_2x32_p0_reset_ureset_ddr3_av_2x32_p0_reset_sync_ureset_seq_clk_reset_reg_14_6496q);
	ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_phy_reset_n_5529tb :  tri_bus
	  GENERIC MAP (
		width_datain => 2,
		width_dataout => 1
	  )
	  PORT MAP ( 
		datain => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_phy_reset_n_5529tb_datain,
		dataout => wire_ddr3_av_2x32_p0_ddr3_av_2x32_p0_acv_hard_memphy_umemphy_phy_reset_n_5529tb_dataout
	  );

 END RTL; --ddr3_av_2x32_p0
--synopsys translate_on
--VALID FILE
