verilog work ../../CLK.v
verilog work ../example_design/CLK_exdes.v
