$date
	Tue Jun 13 17:08:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dl_tb $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$scope module d1 $end
$var wire 1 " d $end
$var wire 1 # en $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x#
x"
x!
$end
#2
0!
1#
0"
#4
1!
1"
#6
0#
0"
