// Seed: 1696414609
module module_0;
  assign id_1 = id_1 + id_1;
  assign id_1 = 1;
  assign {id_1 || 1, 1, id_1, id_1} = {"" - id_1};
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5(id_1),
        .id_6(1'b0)
    ),
    id_7
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
