xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Feb 06, 2021 at 16:22:05 CST
xrun
	-64bit
	-gui
	-access r
	-xmelab_args "-warnmax 0 -delay_mode zero -maxdelays"
	./lib/PC.v
	./test/PC_tb.v
	./lib/dff.v
Recompiling... reason: file './test/PC_tb.v' is newer than expected.
	expected: Sat Feb  6 16:16:20 2021
	actual:   Sat Feb  6 16:21:29 2021
file: ./test/PC_tb.v
	module worklib.PC_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		PC_tb
		dff
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PC_tb:v <0x324baa38>
			streams:  11, words:  3570
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             3       3
		Registers:           8       8
		Scalar wires:        4       -
		Vectored wires:      3       -
		Always blocks:       5       5
		Initial blocks:      2       2
		Pseudo assignments:  1       1
	Writing initial simulation snapshot: worklib.PC_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm PC_tb.Branch PC_tb.BranchPC PC_tb.CurrPC PC_tb.NextPC PC_tb.PC PC_tb.clk PC_tb.stall
Created probe 1
xcelium> run
Simulation interrupted at 9056275 NS + 0
xcelium> 