#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560f36a2ebb0 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x560f36a8d110_0 .net "clk", 0 0, v0x560f36a5bb90_0;  1 drivers
S_0x560f36a2e7d0 .scope module, "CLK" "clkGen" 2 35, 2 17 0, S_0x560f36a2ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
v0x560f36a52100_0 .var *"_s0", 0 0; Local signal
v0x560f36a5bb90_0 .var "out", 0 0;
S_0x560f36a75490 .scope module, "CPU" "cpu" 2 36, 3 30 0, S_0x560f36a2ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0x560f36a5dd60 .param/str "IM_DATA" 0 3 34, "im_data_ex2.txt";
P_0x560f36a5dda0 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010100>;
L_0x7fbf3e695a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x560f36aa3f10 .functor XNOR 1, L_0x560f36aa35c0, L_0x7fbf3e695a38, C4<0>, C4<0>;
L_0x7fbf3e695018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560f36a88040_0 .net/2u *"_s0", 31 0, L_0x7fbf3e695018;  1 drivers
v0x560f36a88140_0 .net/2u *"_s144", 0 0, L_0x7fbf3e695a38;  1 drivers
v0x560f36a88220_0 .net *"_s146", 0 0, L_0x560f36aa3f10;  1 drivers
v0x560f36a882c0_0 .net *"_s17", 3 0, L_0x560f36a9dbd0;  1 drivers
v0x560f36a883a0_0 .net *"_s19", 25 0, L_0x560f36a9dcc0;  1 drivers
L_0x7fbf3e6950a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f36a884d0_0 .net/2u *"_s20", 1 0, L_0x7fbf3e6950a8;  1 drivers
v0x560f36a885b0_0 .net *"_s25", 0 0, L_0x560f36a9e040;  1 drivers
v0x560f36a88690_0 .net *"_s26", 15 0, L_0x560f36a9e0e0;  1 drivers
v0x560f36a88770_0 .net *"_s29", 15 0, L_0x560f36a9e300;  1 drivers
v0x560f36a88850_0 .net *"_s47", 29 0, L_0x560f36a9e9b0;  1 drivers
L_0x7fbf3e695180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f36a88930_0 .net/2u *"_s48", 1 0, L_0x7fbf3e695180;  1 drivers
v0x560f36a88a10_0 .net "aluctl", 3 0, v0x560f36a779d0_0;  1 drivers
v0x560f36a88ad0_0 .net "aluop", 1 0, v0x560f36a79e40_0;  1 drivers
v0x560f36a88b90_0 .net "aluop_s3", 1 0, L_0x560f36a9f970;  1 drivers
v0x560f36a88c30_0 .net "alurslt", 31 0, v0x560f36a772a0_0;  1 drivers
v0x560f36a88d00_0 .net "alurslt_s4", 31 0, L_0x560f36aa2970;  1 drivers
v0x560f36a88dd0_0 .net "alurslt_s5", 31 0, v0x560f36a7d0e0_0;  1 drivers
v0x560f36a88fb0_0 .net "alusrc", 0 0, v0x560f36a79f40_0;  1 drivers
v0x560f36a89080_0 .net "alusrc_data2", 31 0, L_0x560f36aa0920;  1 drivers
v0x560f36a89150_0 .net "alusrc_s3", 0 0, L_0x560f36a9fbb0;  1 drivers
v0x560f36a891f0_0 .net "baddr_s2", 31 0, L_0x560f36a9efa0;  1 drivers
v0x560f36a892c0_0 .net "baddr_s3", 31 0, v0x560f36a78240_0;  1 drivers
v0x560f36a893b0_0 .net "baddr_s4", 31 0, v0x560f36a78a90_0;  1 drivers
v0x560f36a89470_0 .net "branch_eq_s2", 0 0, v0x560f36a7a000_0;  1 drivers
v0x560f36a89540_0 .net "branch_eq_s3", 0 0, L_0x560f36a9fea0;  1 drivers
v0x560f36a895e0_0 .net "branch_eq_s4", 0 0, L_0x560f36aa2ef0;  1 drivers
v0x560f36a89680_0 .net "branch_ne_s2", 0 0, v0x560f36a7a0a0_0;  1 drivers
v0x560f36a89750_0 .net "branch_ne_s3", 0 0, L_0x560f36a9ff40;  1 drivers
v0x560f36a897f0_0 .net "branch_ne_s4", 0 0, L_0x560f36aa3110;  1 drivers
v0x560f36a898b0_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a89950_0 .net "data1", 31 0, v0x560f36a859b0_0;  1 drivers
v0x560f36a89a40_0 .net "data1_s3", 31 0, L_0x560f36a9e6a0;  1 drivers
v0x560f36a89b00_0 .net "data2", 31 0, v0x560f36a85ab0_0;  1 drivers
v0x560f36a89e00_0 .net "data2_s3", 31 0, L_0x560f36a9e7d0;  1 drivers
v0x560f36a89ec0_0 .net "data2_s4", 31 0, v0x560f36a7d8e0_0;  1 drivers
o0x7fbf3ee15b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x560f36a89fd0_0 .net "flush_s1", 0 0, o0x7fbf3ee15b88;  0 drivers
o0x7fbf3ee129a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560f36a8a0c0_0 .net "flush_s2", 0 0, o0x7fbf3ee129a8;  0 drivers
o0x7fbf3ee12b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x560f36a8a160_0 .net "flush_s3", 0 0, o0x7fbf3ee12b58;  0 drivers
v0x560f36a8a200_0 .net "funct", 5 0, L_0x560f36aa0c00;  1 drivers
v0x560f36a8a2c0_0 .var "fw_data1_s3", 31 0;
v0x560f36a8a360_0 .var "fw_data2_s3", 31 0;
v0x560f36a8a430_0 .net "imm", 15 0, L_0x560f36a9da50;  1 drivers
v0x560f36a8a4f0_0 .net "inst", 31 0, L_0x560f369bac40;  1 drivers
v0x560f36a8a600_0 .net "inst_s2", 31 0, v0x560f36a86ee0_0;  1 drivers
v0x560f36a8a6c0_0 .net "jaddr_s2", 31 0, L_0x560f36a9de70;  1 drivers
v0x560f36a8a790_0 .net "jaddr_s3", 31 0, v0x560f36a7e0f0_0;  1 drivers
v0x560f36a8a880_0 .net "jaddr_s4", 31 0, v0x560f36a7e900_0;  1 drivers
v0x560f36a8a940_0 .net "jump_s2", 0 0, v0x560f36a7a160_0;  1 drivers
v0x560f36a8aa30_0 .net "jump_s3", 0 0, v0x560f36a7f0a0_0;  1 drivers
v0x560f36a8ab20_0 .net "jump_s4", 0 0, v0x560f36a7f890_0;  1 drivers
v0x560f36a8abc0_0 .net "memread", 0 0, v0x560f36a7a270_0;  1 drivers
v0x560f36a8ac60_0 .net "memread_s3", 0 0, L_0x560f36a9f570;  1 drivers
v0x560f36a8ad00_0 .net "memread_s4", 0 0, L_0x560f36aa0570;  1 drivers
v0x560f36a8add0_0 .net "memtoreg", 0 0, v0x560f36a7a330_0;  1 drivers
v0x560f36a8aea0_0 .net "memtoreg_s3", 0 0, L_0x560f36a9f7e0;  1 drivers
v0x560f36a8af40_0 .net "memtoreg_s4", 0 0, L_0x560f36aa0030;  1 drivers
v0x560f36a8afe0_0 .net "memtoreg_s5", 0 0, L_0x560f36aa35c0;  1 drivers
v0x560f36a8b080_0 .net "memwrite", 0 0, v0x560f36a7a3f0_0;  1 drivers
v0x560f36a8b150_0 .net "memwrite_s3", 0 0, L_0x560f36a9f740;  1 drivers
v0x560f36a8b1f0_0 .net "memwrite_s4", 0 0, L_0x560f36aa07a0;  1 drivers
v0x560f36a8b2c0_0 .net "opcode", 5 0, L_0x560f36a9d6b0;  1 drivers
v0x560f36a8b390_0 .var "pc", 31 0;
v0x560f36a8b460_0 .net "pc4", 31 0, L_0x560f36a9d1c0;  1 drivers
v0x560f36a8b530_0 .net "pc4_s2", 31 0, v0x560f36a87690_0;  1 drivers
v0x560f36a8b620_0 .net "pc4_s3", 31 0, v0x560f36a801a0_0;  1 drivers
v0x560f36a8bad0_0 .var "pcsrc", 0 0;
v0x560f36a8bb70_0 .net "rd", 4 0, L_0x560f36a9d9b0;  1 drivers
v0x560f36a8bc50_0 .net "rd_s3", 4 0, L_0x560f36a9eb20;  1 drivers
v0x560f36a8bd30_0 .net "rdata", 31 0, L_0x560f36aa3a60;  1 drivers
v0x560f36a8be40_0 .net "rdata_s5", 31 0, v0x560f36a809d0_0;  1 drivers
v0x560f36a8bf00_0 .net "regdst", 0 0, v0x560f36a7a620_0;  1 drivers
v0x560f36a8bfd0_0 .net "regdst_s3", 0 0, L_0x560f36a9f4d0;  1 drivers
v0x560f36a8c070_0 .net "regwrite", 0 0, v0x560f36a7a6e0_0;  1 drivers
v0x560f36a8c140_0 .net "regwrite_s3", 0 0, L_0x560f36a9fa10;  1 drivers
v0x560f36a8c1e0_0 .net "regwrite_s4", 0 0, L_0x560f36aa03a0;  1 drivers
v0x560f36a8c280_0 .net "regwrite_s5", 0 0, L_0x560f36aa34d0;  1 drivers
v0x560f36a8c350_0 .net "rs", 4 0, L_0x560f36a9d7f0;  1 drivers
v0x560f36a8c440_0 .net "rs_s3", 4 0, v0x560f36a87eb0_0;  1 drivers
v0x560f36a8c500_0 .net "rt", 4 0, L_0x560f36a9d890;  1 drivers
v0x560f36a8c5d0_0 .net "rt_s3", 4 0, L_0x560f36a9ea50;  1 drivers
v0x560f36a8c690_0 .net "seimm", 31 0, L_0x560f36a9e3a0;  1 drivers
v0x560f36a8c780_0 .net "seimm_s3", 31 0, v0x560f36a83150_0;  1 drivers
v0x560f36a8c850_0 .net "seimm_sl2", 31 0, L_0x560f36a9ed70;  1 drivers
v0x560f36a8c910_0 .net "shamt", 4 0, L_0x560f36a9db30;  1 drivers
v0x560f36a8c9f0_0 .var "stall_s1_s2", 0 0;
v0x560f36a8cba0_0 .net "wrdata_s5", 31 0, L_0x560f36aa4050;  1 drivers
v0x560f36a8cc90_0 .net "wrreg", 4 0, L_0x560f36aa2a60;  1 drivers
v0x560f36a8cd60_0 .net "wrreg_s4", 4 0, v0x560f36a84190_0;  1 drivers
v0x560f36a8ce50_0 .net "wrreg_s5", 4 0, v0x560f36a849c0_0;  1 drivers
v0x560f36a8cf60_0 .net "zero_s3", 0 0, L_0x560f36aa0cf0;  1 drivers
v0x560f36a8d050_0 .net "zero_s4", 0 0, v0x560f36a851d0_0;  1 drivers
E_0x560f369ce280 .event edge, v0x560f36a851d0_0, v0x560f36a895e0_0, v0x560f36a897f0_0;
L_0x560f36a9d1c0 .arith/sum 32, v0x560f36a8b390_0, L_0x7fbf3e695018;
L_0x560f36a9d6b0 .part v0x560f36a86ee0_0, 26, 6;
L_0x560f36a9d7f0 .part v0x560f36a86ee0_0, 21, 5;
L_0x560f36a9d890 .part v0x560f36a86ee0_0, 16, 5;
L_0x560f36a9d9b0 .part v0x560f36a86ee0_0, 11, 5;
L_0x560f36a9da50 .part v0x560f36a86ee0_0, 0, 16;
L_0x560f36a9db30 .part v0x560f36a86ee0_0, 6, 5;
L_0x560f36a9dbd0 .part v0x560f36a8b390_0, 28, 4;
L_0x560f36a9dcc0 .part v0x560f36a86ee0_0, 0, 26;
L_0x560f36a9de70 .concat [ 2 26 4 0], L_0x7fbf3e6950a8, L_0x560f36a9dcc0, L_0x560f36a9dbd0;
L_0x560f36a9e040 .part v0x560f36a86ee0_0, 15, 1;
LS_0x560f36a9e0e0_0_0 .concat [ 1 1 1 1], L_0x560f36a9e040, L_0x560f36a9e040, L_0x560f36a9e040, L_0x560f36a9e040;
LS_0x560f36a9e0e0_0_4 .concat [ 1 1 1 1], L_0x560f36a9e040, L_0x560f36a9e040, L_0x560f36a9e040, L_0x560f36a9e040;
LS_0x560f36a9e0e0_0_8 .concat [ 1 1 1 1], L_0x560f36a9e040, L_0x560f36a9e040, L_0x560f36a9e040, L_0x560f36a9e040;
LS_0x560f36a9e0e0_0_12 .concat [ 1 1 1 1], L_0x560f36a9e040, L_0x560f36a9e040, L_0x560f36a9e040, L_0x560f36a9e040;
L_0x560f36a9e0e0 .concat [ 4 4 4 4], LS_0x560f36a9e0e0_0_0, LS_0x560f36a9e0e0_0_4, LS_0x560f36a9e0e0_0_8, LS_0x560f36a9e0e0_0_12;
L_0x560f36a9e300 .part v0x560f36a86ee0_0, 0, 16;
L_0x560f36a9e3a0 .concat [ 16 16 0 0], L_0x560f36a9e300, L_0x560f36a9e0e0;
L_0x560f36a9e600 .concat [ 32 32 0 0], v0x560f36a85ab0_0, v0x560f36a859b0_0;
L_0x560f36a9e6a0 .part v0x560f36a821c0_0, 32, 32;
L_0x560f36a9e7d0 .part v0x560f36a821c0_0, 0, 32;
L_0x560f36a9e8c0 .concat [ 5 5 0 0], L_0x560f36a9d9b0, L_0x560f36a9d890;
L_0x560f36a9ea50 .part v0x560f36a82970_0, 5, 5;
L_0x560f36a9eb20 .part v0x560f36a82970_0, 0, 5;
L_0x560f36a9e9b0 .part L_0x560f36a9e3a0, 0, 30;
L_0x560f36a9ed70 .concat [ 2 30 0 0], L_0x7fbf3e695180, L_0x560f36a9e9b0;
L_0x560f36a9efa0 .arith/sum 32, v0x560f36a87690_0, L_0x560f36a9ed70;
LS_0x560f36a9f0e0_0_0 .concat [ 1 1 2 1], v0x560f36a79f40_0, v0x560f36a7a6e0_0, v0x560f36a79e40_0, v0x560f36a7a330_0;
LS_0x560f36a9f0e0_0_4 .concat [ 1 1 1 0], v0x560f36a7a3f0_0, v0x560f36a7a270_0, v0x560f36a7a620_0;
L_0x560f36a9f0e0 .concat [ 5 3 0 0], LS_0x560f36a9f0e0_0_0, LS_0x560f36a9f0e0_0_4;
L_0x560f36a9f4d0 .part v0x560f36a819e0_0, 7, 1;
L_0x560f36a9f570 .part v0x560f36a819e0_0, 6, 1;
L_0x560f36a9f740 .part v0x560f36a819e0_0, 5, 1;
L_0x560f36a9f7e0 .part v0x560f36a819e0_0, 4, 1;
L_0x560f36a9f970 .part v0x560f36a819e0_0, 2, 2;
L_0x560f36a9fa10 .part v0x560f36a819e0_0, 1, 1;
L_0x560f36a9fbb0 .part v0x560f36a819e0_0, 0, 1;
L_0x560f36a9fc50 .concat [ 1 1 0 0], v0x560f36a7a0a0_0, v0x560f36a7a000_0;
L_0x560f36a9fea0 .part v0x560f36a792a0_0, 1, 1;
L_0x560f36a9ff40 .part v0x560f36a792a0_0, 0, 1;
L_0x560f36aa01b0 .concat [ 1 1 1 1], L_0x560f36a9f740, L_0x560f36a9f570, L_0x560f36a9f7e0, L_0x560f36a9fa10;
L_0x560f36aa03a0 .part v0x560f36a83990_0, 3, 1;
L_0x560f36aa0030 .part v0x560f36a83990_0, 2, 1;
L_0x560f36aa0570 .part v0x560f36a83990_0, 1, 1;
L_0x560f36aa07a0 .part v0x560f36a83990_0, 0, 1;
L_0x560f36aa0920 .functor MUXZ 32, v0x560f36a8a360_0, v0x560f36a83150_0, L_0x560f36a9fbb0, C4<>;
L_0x560f36aa0c00 .part v0x560f36a83150_0, 0, 6;
L_0x560f36aa2490 .concat [ 32 0 0 0], v0x560f36a772a0_0;
L_0x560f36aa2970 .part v0x560f36a7c8c0_0, 0, 32;
L_0x560f36aa2a60 .functor MUXZ 5, L_0x560f36a9ea50, L_0x560f36a9eb20, L_0x560f36a9f4d0, C4<>;
L_0x560f36aa2db0 .concat [ 1 1 0 0], L_0x560f36a9ff40, L_0x560f36a9fea0;
L_0x560f36aa2ef0 .part v0x560f36a79ab0_0, 1, 1;
L_0x560f36aa3110 .part v0x560f36a79ab0_0, 0, 1;
L_0x560f36aa3200 .concat [ 1 1 0 0], L_0x560f36aa0030, L_0x560f36aa03a0;
L_0x560f36aa34d0 .part v0x560f36a811d0_0, 1, 1;
L_0x560f36aa35c0 .part v0x560f36a811d0_0, 0, 1;
L_0x560f36aa3b50 .part L_0x560f36aa2970, 2, 7;
L_0x560f36aa4050 .functor MUXZ 32, v0x560f36a7d0e0_0, v0x560f36a809d0_0, L_0x560f36aa3f10, C4<>;
S_0x560f36a75780 .scope module, "alu1" "alu" 3 259, 4 6 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x560f369d7ce0 .functor XNOR 1, L_0x560f36aa1050, L_0x560f36aa1180, C4<0>, C4<0>;
L_0x560f369d7dd0 .functor XOR 1, L_0x560f36aa1220, L_0x560f36aa1350, C4<0>, C4<0>;
L_0x560f369da1a0 .functor AND 1, L_0x560f369d7ce0, L_0x560f369d7dd0, C4<1>, C4<1>;
L_0x560f369da0b0 .functor XNOR 1, L_0x560f36aa1800, L_0x560f36aa1900, C4<0>, C4<0>;
L_0x560f36a5e170 .functor XOR 1, L_0x560f36aa19f0, L_0x560f36aa1b50, C4<0>, C4<0>;
L_0x560f36aa1c90 .functor AND 1, L_0x560f369da0b0, L_0x560f36a5e170, C4<1>, C4<1>;
L_0x560f36aa1ae0 .functor NOT 1, L_0x560f36aa23f0, C4<0>, C4<0>, C4<0>;
L_0x7fbf3e695378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f36a50de0_0 .net/2u *"_s0", 31 0, L_0x7fbf3e695378;  1 drivers
v0x560f36a5a2e0_0 .net *"_s11", 0 0, L_0x560f36aa1180;  1 drivers
v0x560f36a53de0_0 .net *"_s12", 0 0, L_0x560f369d7ce0;  1 drivers
v0x560f36a3ecb0_0 .net *"_s15", 0 0, L_0x560f36aa1220;  1 drivers
v0x560f36a55210_0 .net *"_s17", 0 0, L_0x560f36aa1350;  1 drivers
v0x560f36a75b40_0 .net *"_s18", 0 0, L_0x560f369d7dd0;  1 drivers
v0x560f36a75c00_0 .net *"_s20", 0 0, L_0x560f369da1a0;  1 drivers
L_0x7fbf3e6953c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560f36a75cc0_0 .net/2s *"_s22", 1 0, L_0x7fbf3e6953c0;  1 drivers
L_0x7fbf3e695408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f36a75da0_0 .net/2s *"_s24", 1 0, L_0x7fbf3e695408;  1 drivers
v0x560f36a75e80_0 .net *"_s26", 1 0, L_0x560f36aa1530;  1 drivers
v0x560f36a75f60_0 .net *"_s31", 0 0, L_0x560f36aa1800;  1 drivers
v0x560f36a76040_0 .net *"_s33", 0 0, L_0x560f36aa1900;  1 drivers
v0x560f36a76120_0 .net *"_s34", 0 0, L_0x560f369da0b0;  1 drivers
v0x560f36a761e0_0 .net *"_s37", 0 0, L_0x560f36aa19f0;  1 drivers
v0x560f36a762c0_0 .net *"_s39", 0 0, L_0x560f36aa1b50;  1 drivers
v0x560f36a763a0_0 .net *"_s40", 0 0, L_0x560f36a5e170;  1 drivers
v0x560f36a76460_0 .net *"_s42", 0 0, L_0x560f36aa1c90;  1 drivers
L_0x7fbf3e695450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560f36a76520_0 .net/2s *"_s44", 1 0, L_0x7fbf3e695450;  1 drivers
L_0x7fbf3e695498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f36a76600_0 .net/2s *"_s46", 1 0, L_0x7fbf3e695498;  1 drivers
v0x560f36a766e0_0 .net *"_s48", 1 0, L_0x560f36aa1de0;  1 drivers
L_0x7fbf3e6954e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x560f36a767c0_0 .net/2u *"_s52", 3 0, L_0x7fbf3e6954e0;  1 drivers
v0x560f36a768a0_0 .net *"_s54", 0 0, L_0x560f36aa20e0;  1 drivers
v0x560f36a76960_0 .net *"_s59", 0 0, L_0x560f36aa23f0;  1 drivers
v0x560f36a76a40_0 .net *"_s60", 0 0, L_0x560f36aa1ae0;  1 drivers
v0x560f36a76b20_0 .net *"_s63", 0 0, L_0x560f36aa2580;  1 drivers
v0x560f36a76c00_0 .net *"_s9", 0 0, L_0x560f36aa1050;  1 drivers
v0x560f36a76ce0_0 .net "a", 31 0, v0x560f36a8a2c0_0;  1 drivers
v0x560f36a76dc0_0 .net "add_ab", 31 0, L_0x560f36aa0f20;  1 drivers
v0x560f36a76ea0_0 .net "b", 31 0, L_0x560f36aa0920;  alias, 1 drivers
v0x560f36a76f80_0 .net "ctl", 3 0, v0x560f36a779d0_0;  alias, 1 drivers
v0x560f36a77060_0 .net "oflow", 0 0, L_0x560f36aa2260;  1 drivers
v0x560f36a77120_0 .net "oflow_add", 0 0, L_0x560f36aa1710;  1 drivers
v0x560f36a771e0_0 .net "oflow_sub", 0 0, L_0x560f36aa1ff0;  1 drivers
v0x560f36a772a0_0 .var "out", 31 0;
v0x560f36a77380_0 .net "slt", 0 0, L_0x560f36aa2620;  1 drivers
v0x560f36a77440_0 .net "sub_ab", 31 0, L_0x560f36aa0e30;  1 drivers
v0x560f36a77520_0 .net "zero", 0 0, L_0x560f36aa0cf0;  alias, 1 drivers
E_0x560f369cd800/0 .event edge, v0x560f36a76f80_0, v0x560f36a76dc0_0, v0x560f36a76ce0_0, v0x560f36a76ea0_0;
E_0x560f369cd800/1 .event edge, v0x560f36a77380_0, v0x560f36a77440_0;
E_0x560f369cd800 .event/or E_0x560f369cd800/0, E_0x560f369cd800/1;
L_0x560f36aa0cf0 .cmp/eq 32, L_0x7fbf3e695378, v0x560f36a772a0_0;
L_0x560f36aa0e30 .arith/sub 32, v0x560f36a8a2c0_0, L_0x560f36aa0920;
L_0x560f36aa0f20 .arith/sum 32, v0x560f36a8a2c0_0, L_0x560f36aa0920;
L_0x560f36aa1050 .part v0x560f36a8a2c0_0, 31, 1;
L_0x560f36aa1180 .part L_0x560f36aa0920, 31, 1;
L_0x560f36aa1220 .part L_0x560f36aa0f20, 31, 1;
L_0x560f36aa1350 .part v0x560f36a8a2c0_0, 31, 1;
L_0x560f36aa1530 .functor MUXZ 2, L_0x7fbf3e695408, L_0x7fbf3e6953c0, L_0x560f369da1a0, C4<>;
L_0x560f36aa1710 .part L_0x560f36aa1530, 0, 1;
L_0x560f36aa1800 .part v0x560f36a8a2c0_0, 31, 1;
L_0x560f36aa1900 .part L_0x560f36aa0920, 31, 1;
L_0x560f36aa19f0 .part L_0x560f36aa0e30, 31, 1;
L_0x560f36aa1b50 .part v0x560f36a8a2c0_0, 31, 1;
L_0x560f36aa1de0 .functor MUXZ 2, L_0x7fbf3e695498, L_0x7fbf3e695450, L_0x560f36aa1c90, C4<>;
L_0x560f36aa1ff0 .part L_0x560f36aa1de0, 0, 1;
L_0x560f36aa20e0 .cmp/eq 4, v0x560f36a779d0_0, L_0x7fbf3e6954e0;
L_0x560f36aa2260 .functor MUXZ 1, L_0x560f36aa1ff0, L_0x560f36aa1710, L_0x560f36aa20e0, C4<>;
L_0x560f36aa23f0 .part v0x560f36a8a2c0_0, 31, 1;
L_0x560f36aa2580 .part v0x560f36a8a2c0_0, 31, 1;
L_0x560f36aa2620 .functor MUXZ 1, L_0x560f36aa2580, L_0x560f36aa1ae0, L_0x560f36aa1ff0, C4<>;
S_0x560f36a77680 .scope module, "alu_ctl1" "alu_control" 3 253, 5 4 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "aluctl"
v0x560f36a778d0_0 .var "_funct", 3 0;
v0x560f36a779d0_0 .var "aluctl", 3 0;
v0x560f36a77a90_0 .net "aluop", 1 0, L_0x560f36a9f970;  alias, 1 drivers
v0x560f36a77b30_0 .net "funct", 5 0, L_0x560f36aa0c00;  alias, 1 drivers
E_0x560f369ce560 .event edge, v0x560f36a77a90_0, v0x560f36a778d0_0;
E_0x560f369cdca0 .event edge, v0x560f36a77b30_0;
S_0x560f36a77c90 .scope module, "baddr_s2_s3" "regr" 3 219, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a77e60 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a77f20_0 .net "clear", 0 0, o0x7fbf3ee129a8;  alias, 0 drivers
v0x560f36a77fe0_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a780d0_0 .net "hold", 0 0, L_0x7fbf3e695258;  1 drivers
v0x560f36a781a0_0 .net "in", 31 0, L_0x560f36a9efa0;  alias, 1 drivers
v0x560f36a78240_0 .var "out", 31 0;
E_0x560f369cda00 .event posedge, v0x560f36a5bb90_0;
S_0x560f36a78410 .scope module, "baddr_s3_s4" "regr" 3 291, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a785e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a78730_0 .net "clear", 0 0, o0x7fbf3ee12b58;  alias, 0 drivers
v0x560f36a78810_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e6956d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a78920_0 .net "hold", 0 0, L_0x7fbf3e6956d8;  1 drivers
v0x560f36a789c0_0 .net "in", 31 0, v0x560f36a78240_0;  alias, 1 drivers
v0x560f36a78a90_0 .var "out", 31 0;
S_0x560f36a78c40 .scope module, "branch_s2_s3" "regr" 3 214, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x560f36a78e60 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x560f36a78f80_0 .net "clear", 0 0, o0x7fbf3ee129a8;  alias, 0 drivers
v0x560f36a79070_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a79110_0 .net "hold", 0 0, L_0x7fbf3e695210;  1 drivers
v0x560f36a791e0_0 .net "in", 1 0, L_0x560f36a9fc50;  1 drivers
v0x560f36a792a0_0 .var "out", 1 0;
S_0x560f36a79470 .scope module, "branch_s3_s4" "regr" 3 286, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x560f36a79640 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x560f36a79790_0 .net "clear", 0 0, o0x7fbf3ee12b58;  alias, 0 drivers
v0x560f36a79880_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a79920_0 .net "hold", 0 0, L_0x7fbf3e695690;  1 drivers
v0x560f36a799f0_0 .net "in", 1 0, L_0x560f36aa2db0;  1 drivers
v0x560f36a79ab0_0 .var "out", 1 0;
S_0x560f36a79c30 .scope module, "ctl1" "control" 3 183, 7 4 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "jump"
v0x560f36a79e40_0 .var "aluop", 1 0;
v0x560f36a79f40_0 .var "alusrc", 0 0;
v0x560f36a7a000_0 .var "branch_eq", 0 0;
v0x560f36a7a0a0_0 .var "branch_ne", 0 0;
v0x560f36a7a160_0 .var "jump", 0 0;
v0x560f36a7a270_0 .var "memread", 0 0;
v0x560f36a7a330_0 .var "memtoreg", 0 0;
v0x560f36a7a3f0_0 .var "memwrite", 0 0;
v0x560f36a7a4b0_0 .net "opcode", 5 0, L_0x560f36a9d6b0;  alias, 1 drivers
v0x560f36a7a620_0 .var "regdst", 0 0;
v0x560f36a7a6e0_0 .var "regwrite", 0 0;
E_0x560f36a625b0 .event edge, v0x560f36a7a4b0_0;
S_0x560f36a7a900 .scope module, "dm1" "dm" 3 314, 8 21 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "addr"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /OUTPUT 32 "rdata"
P_0x560f36a7aa80 .param/l "NMEM" 0 8 28, +C4<00000000000000000000000000010100>;
P_0x560f36a7aac0 .param/str "RM_DATA" 0 8 30, "dm_data.txt";
v0x560f36a7ad40_0 .net *"_s0", 31 0, L_0x560f36aa3850;  1 drivers
v0x560f36a7ae40_0 .net *"_s2", 8 0, L_0x560f36aa38f0;  1 drivers
L_0x7fbf3e695840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f36a7af20_0 .net *"_s5", 1 0, L_0x7fbf3e695840;  1 drivers
v0x560f36a7b010_0 .net "addr", 6 0, L_0x560f36aa3b50;  1 drivers
v0x560f36a7b0f0_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a7b1e0 .array "mem", 127 0, 31 0;
v0x560f36a7b2a0_0 .net "rd", 0 0, L_0x560f36aa0570;  alias, 1 drivers
v0x560f36a7b360_0 .net "rdata", 31 0, L_0x560f36aa3a60;  alias, 1 drivers
v0x560f36a7b440_0 .net "wdata", 31 0, v0x560f36a7d8e0_0;  alias, 1 drivers
v0x560f36a7b520_0 .net "wr", 0 0, L_0x560f36aa07a0;  alias, 1 drivers
L_0x560f36aa3850 .array/port v0x560f36a7b1e0, L_0x560f36aa38f0;
L_0x560f36aa38f0 .concat [ 7 2 0 0], L_0x560f36aa3b50, L_0x7fbf3e695840;
L_0x560f36aa3a60 .functor MUXZ 32, L_0x560f36aa3850, v0x560f36a7d8e0_0, L_0x560f36aa07a0, C4<>;
S_0x560f36a7b6e0 .scope module, "im1" "im" 3 111, 9 24 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "data"
P_0x560f36a7b8f0 .param/str "IM_DATA" 0 9 31, "im_data_ex2.txt";
P_0x560f36a7b930 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010100>;
L_0x560f369bac40 .functor BUFZ 32, L_0x560f36a9d370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560f36a7baf0_0 .net *"_s0", 31 0, L_0x560f36a9d370;  1 drivers
v0x560f36a7bbf0_0 .net *"_s3", 6 0, L_0x560f36a9d430;  1 drivers
v0x560f36a7bcd0_0 .net *"_s4", 8 0, L_0x560f36a9d4d0;  1 drivers
L_0x7fbf3e695060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f36a7bdc0_0 .net *"_s7", 1 0, L_0x7fbf3e695060;  1 drivers
v0x560f36a7bea0_0 .net "addr", 31 0, v0x560f36a8b390_0;  1 drivers
v0x560f36a7bfd0_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a7c070_0 .net "data", 31 0, L_0x560f369bac40;  alias, 1 drivers
v0x560f36a7c150 .array "mem", 127 0, 31 0;
L_0x560f36a9d370 .array/port v0x560f36a7c150, L_0x560f36a9d4d0;
L_0x560f36a9d430 .part v0x560f36a8b390_0, 2, 7;
L_0x560f36a9d4d0 .concat [ 7 2 0 0], L_0x560f36a9d430, L_0x7fbf3e695060;
S_0x560f36a7c290 .scope module, "reg_alurslt" "regr" 3 267, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a7c460 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a7c5b0_0 .net "clear", 0 0, o0x7fbf3ee12b58;  alias, 0 drivers
v0x560f36a7c6a0_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e6955b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7c760_0 .net "hold", 0 0, L_0x7fbf3e6955b8;  1 drivers
v0x560f36a7c800_0 .net "in", 31 0, L_0x560f36aa2490;  1 drivers
v0x560f36a7c8c0_0 .var "out", 31 0;
S_0x560f36a7ca90 .scope module, "reg_alurslt_s4" "regr" 3 324, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a7cc60 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fbf3e695918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7cdb0_0 .net "clear", 0 0, L_0x7fbf3e695918;  1 drivers
v0x560f36a7ce90_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7cf50_0 .net "hold", 0 0, L_0x7fbf3e695960;  1 drivers
v0x560f36a7d020_0 .net "in", 31 0, L_0x560f36aa2970;  alias, 1 drivers
v0x560f36a7d0e0_0 .var "out", 31 0;
S_0x560f36a7d2b0 .scope module, "reg_data2_s3" "regr" 3 274, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a7d480 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a7d5d0_0 .net "clear", 0 0, o0x7fbf3ee12b58;  alias, 0 drivers
v0x560f36a7d690_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7d750_0 .net "hold", 0 0, L_0x7fbf3e695600;  1 drivers
v0x560f36a7d820_0 .net "in", 31 0, v0x560f36a8a360_0;  1 drivers
v0x560f36a7d8e0_0 .var "out", 31 0;
S_0x560f36a7daa0 .scope module, "reg_jaddr_s3" "regr" 3 228, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a7dc70 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a7ddc0_0 .net "clear", 0 0, o0x7fbf3ee129a8;  alias, 0 drivers
v0x560f36a7ded0_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e6952e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7df90_0 .net "hold", 0 0, L_0x7fbf3e6952e8;  1 drivers
v0x560f36a7e030_0 .net "in", 31 0, L_0x560f36a9de70;  alias, 1 drivers
v0x560f36a7e0f0_0 .var "out", 31 0;
S_0x560f36a7e2c0 .scope module, "reg_jaddr_s4" "regr" 3 300, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a7e490 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a7e5e0_0 .net "clear", 0 0, o0x7fbf3ee12b58;  alias, 0 drivers
v0x560f36a7e6a0_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7e760_0 .net "hold", 0 0, L_0x7fbf3e695768;  1 drivers
v0x560f36a7e830_0 .net "in", 31 0, v0x560f36a7e0f0_0;  alias, 1 drivers
v0x560f36a7e900_0 .var "out", 31 0;
S_0x560f36a7ea60 .scope module, "reg_jump_s3" "regr" 3 223, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x560f36a7ec30 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x560f36a7ed80_0 .net "clear", 0 0, o0x7fbf3ee129a8;  alias, 0 drivers
v0x560f36a7ee40_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e6952a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7ef00_0 .net "hold", 0 0, L_0x7fbf3e6952a0;  1 drivers
v0x560f36a7efd0_0 .net "in", 0 0, v0x560f36a7a160_0;  alias, 1 drivers
v0x560f36a7f0a0_0 .var "out", 0 0;
S_0x560f36a7f250 .scope module, "reg_jump_s4" "regr" 3 295, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x560f36a7f420 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x560f36a7f570_0 .net "clear", 0 0, o0x7fbf3ee12b58;  alias, 0 drivers
v0x560f36a7f630_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7f6f0_0 .net "hold", 0 0, L_0x7fbf3e695720;  1 drivers
v0x560f36a7f7c0_0 .net "in", 0 0, v0x560f36a7f0a0_0;  alias, 1 drivers
v0x560f36a7f890_0 .var "out", 0 0;
S_0x560f36a7fa40 .scope module, "reg_pc4_s2" "regr" 3 168, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a7fd20 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fbf3e695138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a7fe70_0 .net "clear", 0 0, L_0x7fbf3e695138;  1 drivers
v0x560f36a7ff50_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a80010_0 .net "hold", 0 0, v0x560f36a8c9f0_0;  1 drivers
v0x560f36a800e0_0 .net "in", 31 0, v0x560f36a87690_0;  alias, 1 drivers
v0x560f36a801a0_0 .var "out", 31 0;
S_0x560f36a80370 .scope module, "reg_rdata_s4" "regr" 3 318, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a80540 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fbf3e695888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a80690_0 .net "clear", 0 0, L_0x7fbf3e695888;  1 drivers
v0x560f36a80770_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e6958d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a80830_0 .net "hold", 0 0, L_0x7fbf3e6958d0;  1 drivers
v0x560f36a80900_0 .net "in", 31 0, L_0x560f36aa3a60;  alias, 1 drivers
v0x560f36a809d0_0 .var "out", 31 0;
S_0x560f36a80b80 .scope module, "reg_regwrite_s4" "regr" 3 308, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x560f36a80d50 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7fbf3e6957b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a80ea0_0 .net "clear", 0 0, L_0x7fbf3e6957b0;  1 drivers
v0x560f36a80f80_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e6957f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a81040_0 .net "hold", 0 0, L_0x7fbf3e6957f8;  1 drivers
v0x560f36a81110_0 .net "in", 1 0, L_0x560f36aa3200;  1 drivers
v0x560f36a811d0_0 .var "out", 1 0;
S_0x560f36a813a0 .scope module, "reg_s2_control" "regr" 3 207, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x560f36a81570 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x560f36a816c0_0 .net "clear", 0 0, v0x560f36a8c9f0_0;  alias, 1 drivers
v0x560f36a817b0_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e6951c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a81850_0 .net "hold", 0 0, L_0x7fbf3e6951c8;  1 drivers
v0x560f36a81920_0 .net "in", 7 0, L_0x560f36a9f0e0;  1 drivers
v0x560f36a819e0_0 .var "out", 7 0;
S_0x560f36a81bb0 .scope module, "reg_s2_mem" "regr" 3 153, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x560f36a81d80 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x560f36a81ed0_0 .net "clear", 0 0, o0x7fbf3ee129a8;  alias, 0 drivers
v0x560f36a81f90_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a82050_0 .net "hold", 0 0, v0x560f36a8c9f0_0;  alias, 1 drivers
v0x560f36a82120_0 .net "in", 63 0, L_0x560f36a9e600;  1 drivers
v0x560f36a821c0_0 .var "out", 63 0;
S_0x560f36a82390 .scope module, "reg_s2_rt_rd" "regr" 3 163, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /OUTPUT 10 "out"
P_0x560f36a82560 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x560f36a82680_0 .net "clear", 0 0, o0x7fbf3ee129a8;  alias, 0 drivers
v0x560f36a82740_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a82800_0 .net "hold", 0 0, v0x560f36a8c9f0_0;  alias, 1 drivers
v0x560f36a828d0_0 .net "in", 9 0, L_0x560f36a9e8c0;  1 drivers
v0x560f36a82970_0 .var "out", 9 0;
S_0x560f36a82b40 .scope module, "reg_s2_seimm" "regr" 3 161, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a82d10 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a82e60_0 .net "clear", 0 0, o0x7fbf3ee129a8;  alias, 0 drivers
v0x560f36a82f20_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a82fe0_0 .net "hold", 0 0, v0x560f36a8c9f0_0;  alias, 1 drivers
v0x560f36a830b0_0 .net "in", 31 0, L_0x560f36a9e3a0;  alias, 1 drivers
v0x560f36a83150_0 .var "out", 31 0;
S_0x560f36a832d0 .scope module, "reg_s3" "regr" 3 239, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 4 "in"
    .port_info 4 /OUTPUT 4 "out"
P_0x560f36a834a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x560f36a83680_0 .net "clear", 0 0, o0x7fbf3ee129a8;  alias, 0 drivers
v0x560f36a83740_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a83800_0 .net "hold", 0 0, L_0x7fbf3e695330;  1 drivers
v0x560f36a838d0_0 .net "in", 3 0, L_0x560f36aa01b0;  1 drivers
v0x560f36a83990_0 .var "out", 3 0;
S_0x560f36a83b60 .scope module, "reg_wrreg" "regr" 3 282, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x560f36a83d30 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x560f36a83e80_0 .net "clear", 0 0, o0x7fbf3ee12b58;  alias, 0 drivers
v0x560f36a83f40_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a84000_0 .net "hold", 0 0, L_0x7fbf3e695648;  1 drivers
v0x560f36a840d0_0 .net "in", 4 0, L_0x560f36aa2a60;  alias, 1 drivers
v0x560f36a84190_0 .var "out", 4 0;
S_0x560f36a84360 .scope module, "reg_wrreg_s4" "regr" 3 329, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x560f36a84530 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fbf3e6959a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a84680_0 .net "clear", 0 0, L_0x7fbf3e6959a8;  1 drivers
v0x560f36a84760_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e6959f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a84820_0 .net "hold", 0 0, L_0x7fbf3e6959f0;  1 drivers
v0x560f36a848f0_0 .net "in", 4 0, v0x560f36a84190_0;  alias, 1 drivers
v0x560f36a849c0_0 .var "out", 4 0;
S_0x560f36a84b70 .scope module, "reg_zero_s3_s4" "regr" 3 262, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x560f36a84d40 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7fbf3e695528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a84e90_0 .net "clear", 0 0, L_0x7fbf3e695528;  1 drivers
v0x560f36a84f70_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
L_0x7fbf3e695570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a85030_0 .net "hold", 0 0, L_0x7fbf3e695570;  1 drivers
v0x560f36a85100_0 .net "in", 0 0, L_0x560f36aa0cf0;  alias, 1 drivers
v0x560f36a851d0_0 .var "out", 0 0;
S_0x560f36a85380 .scope module, "regm1" "regm" 3 141, 10 27 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 5 "wrreg"
    .port_info 7 /INPUT 32 "wrdata"
P_0x560f36a83540 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x560f36a83580 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x560f36a859b0_0 .var "_data1", 31 0;
v0x560f36a85ab0_0 .var "_data2", 31 0;
v0x560f36a85b90_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a85c60_0 .net "data1", 31 0, v0x560f36a859b0_0;  alias, 1 drivers
v0x560f36a85d20_0 .net "data2", 31 0, v0x560f36a85ab0_0;  alias, 1 drivers
v0x560f36a85e50 .array "mem", 31 0, 31 0;
v0x560f36a86310_0 .net "read1", 4 0, L_0x560f36a9d7f0;  alias, 1 drivers
v0x560f36a863f0_0 .net "read2", 4 0, L_0x560f36a9d890;  alias, 1 drivers
v0x560f36a864d0_0 .net "regwrite", 0 0, L_0x560f36aa34d0;  alias, 1 drivers
v0x560f36a86590_0 .net "wrdata", 31 0, L_0x560f36aa4050;  alias, 1 drivers
v0x560f36a86670_0 .net "wrreg", 4 0, v0x560f36a849c0_0;  alias, 1 drivers
E_0x560f36a7ac60/0 .event edge, v0x560f36a863f0_0, v0x560f36a849c0_0, v0x560f36a864d0_0, v0x560f36a86590_0;
v0x560f36a85e50_0 .array/port v0x560f36a85e50, 0;
v0x560f36a85e50_1 .array/port v0x560f36a85e50, 1;
v0x560f36a85e50_2 .array/port v0x560f36a85e50, 2;
v0x560f36a85e50_3 .array/port v0x560f36a85e50, 3;
E_0x560f36a7ac60/1 .event edge, v0x560f36a85e50_0, v0x560f36a85e50_1, v0x560f36a85e50_2, v0x560f36a85e50_3;
v0x560f36a85e50_4 .array/port v0x560f36a85e50, 4;
v0x560f36a85e50_5 .array/port v0x560f36a85e50, 5;
v0x560f36a85e50_6 .array/port v0x560f36a85e50, 6;
v0x560f36a85e50_7 .array/port v0x560f36a85e50, 7;
E_0x560f36a7ac60/2 .event edge, v0x560f36a85e50_4, v0x560f36a85e50_5, v0x560f36a85e50_6, v0x560f36a85e50_7;
v0x560f36a85e50_8 .array/port v0x560f36a85e50, 8;
v0x560f36a85e50_9 .array/port v0x560f36a85e50, 9;
v0x560f36a85e50_10 .array/port v0x560f36a85e50, 10;
v0x560f36a85e50_11 .array/port v0x560f36a85e50, 11;
E_0x560f36a7ac60/3 .event edge, v0x560f36a85e50_8, v0x560f36a85e50_9, v0x560f36a85e50_10, v0x560f36a85e50_11;
v0x560f36a85e50_12 .array/port v0x560f36a85e50, 12;
v0x560f36a85e50_13 .array/port v0x560f36a85e50, 13;
v0x560f36a85e50_14 .array/port v0x560f36a85e50, 14;
v0x560f36a85e50_15 .array/port v0x560f36a85e50, 15;
E_0x560f36a7ac60/4 .event edge, v0x560f36a85e50_12, v0x560f36a85e50_13, v0x560f36a85e50_14, v0x560f36a85e50_15;
v0x560f36a85e50_16 .array/port v0x560f36a85e50, 16;
v0x560f36a85e50_17 .array/port v0x560f36a85e50, 17;
v0x560f36a85e50_18 .array/port v0x560f36a85e50, 18;
v0x560f36a85e50_19 .array/port v0x560f36a85e50, 19;
E_0x560f36a7ac60/5 .event edge, v0x560f36a85e50_16, v0x560f36a85e50_17, v0x560f36a85e50_18, v0x560f36a85e50_19;
v0x560f36a85e50_20 .array/port v0x560f36a85e50, 20;
v0x560f36a85e50_21 .array/port v0x560f36a85e50, 21;
v0x560f36a85e50_22 .array/port v0x560f36a85e50, 22;
v0x560f36a85e50_23 .array/port v0x560f36a85e50, 23;
E_0x560f36a7ac60/6 .event edge, v0x560f36a85e50_20, v0x560f36a85e50_21, v0x560f36a85e50_22, v0x560f36a85e50_23;
v0x560f36a85e50_24 .array/port v0x560f36a85e50, 24;
v0x560f36a85e50_25 .array/port v0x560f36a85e50, 25;
v0x560f36a85e50_26 .array/port v0x560f36a85e50, 26;
v0x560f36a85e50_27 .array/port v0x560f36a85e50, 27;
E_0x560f36a7ac60/7 .event edge, v0x560f36a85e50_24, v0x560f36a85e50_25, v0x560f36a85e50_26, v0x560f36a85e50_27;
v0x560f36a85e50_28 .array/port v0x560f36a85e50, 28;
v0x560f36a85e50_29 .array/port v0x560f36a85e50, 29;
v0x560f36a85e50_30 .array/port v0x560f36a85e50, 30;
v0x560f36a85e50_31 .array/port v0x560f36a85e50, 31;
E_0x560f36a7ac60/8 .event edge, v0x560f36a85e50_28, v0x560f36a85e50_29, v0x560f36a85e50_30, v0x560f36a85e50_31;
E_0x560f36a7ac60/9 .event edge, v0x560f36a85ab0_0;
E_0x560f36a7ac60 .event/or E_0x560f36a7ac60/0, E_0x560f36a7ac60/1, E_0x560f36a7ac60/2, E_0x560f36a7ac60/3, E_0x560f36a7ac60/4, E_0x560f36a7ac60/5, E_0x560f36a7ac60/6, E_0x560f36a7ac60/7, E_0x560f36a7ac60/8, E_0x560f36a7ac60/9;
E_0x560f36a85840/0 .event edge, v0x560f36a86310_0, v0x560f36a849c0_0, v0x560f36a864d0_0, v0x560f36a86590_0;
E_0x560f36a85840/1 .event edge, v0x560f36a85e50_0, v0x560f36a85e50_1, v0x560f36a85e50_2, v0x560f36a85e50_3;
E_0x560f36a85840/2 .event edge, v0x560f36a85e50_4, v0x560f36a85e50_5, v0x560f36a85e50_6, v0x560f36a85e50_7;
E_0x560f36a85840/3 .event edge, v0x560f36a85e50_8, v0x560f36a85e50_9, v0x560f36a85e50_10, v0x560f36a85e50_11;
E_0x560f36a85840/4 .event edge, v0x560f36a85e50_12, v0x560f36a85e50_13, v0x560f36a85e50_14, v0x560f36a85e50_15;
E_0x560f36a85840/5 .event edge, v0x560f36a85e50_16, v0x560f36a85e50_17, v0x560f36a85e50_18, v0x560f36a85e50_19;
E_0x560f36a85840/6 .event edge, v0x560f36a85e50_20, v0x560f36a85e50_21, v0x560f36a85e50_22, v0x560f36a85e50_23;
E_0x560f36a85840/7 .event edge, v0x560f36a85e50_24, v0x560f36a85e50_25, v0x560f36a85e50_26, v0x560f36a85e50_27;
E_0x560f36a85840/8 .event edge, v0x560f36a85e50_28, v0x560f36a85e50_29, v0x560f36a85e50_30, v0x560f36a85e50_31;
E_0x560f36a85840/9 .event edge, v0x560f36a859b0_0;
E_0x560f36a85840 .event/or E_0x560f36a85840/0, E_0x560f36a85840/1, E_0x560f36a85840/2, E_0x560f36a85840/3, E_0x560f36a85840/4, E_0x560f36a85840/5, E_0x560f36a85840/6, E_0x560f36a85840/7, E_0x560f36a85840/8, E_0x560f36a85840/9;
S_0x560f36a86810 .scope module, "regr_im_s2" "regr" 3 112, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a86990 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a86ba0_0 .net "clear", 0 0, o0x7fbf3ee15b88;  alias, 0 drivers
v0x560f36a86c80_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a86d40_0 .net "hold", 0 0, v0x560f36a8c9f0_0;  alias, 1 drivers
v0x560f36a86e10_0 .net "in", 31 0, L_0x560f369bac40;  alias, 1 drivers
v0x560f36a86ee0_0 .var "out", 31 0;
S_0x560f36a87070 .scope module, "regr_pc4_s2" "regr" 3 103, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x560f36a87240 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x560f36a87390_0 .net "clear", 0 0, o0x7fbf3ee15b88;  alias, 0 drivers
v0x560f36a87480_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a87520_0 .net "hold", 0 0, v0x560f36a8c9f0_0;  alias, 1 drivers
v0x560f36a875f0_0 .net "in", 31 0, L_0x560f36a9d1c0;  alias, 1 drivers
v0x560f36a87690_0 .var "out", 31 0;
S_0x560f36a87850 .scope module, "regr_s2_rs" "regr" 3 148, 6 31 0, S_0x560f36a75490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x560f36a87a20 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fbf3e6950f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f36a87b70_0 .net "clear", 0 0, L_0x7fbf3e6950f0;  1 drivers
v0x560f36a87c50_0 .net "clk", 0 0, v0x560f36a5bb90_0;  alias, 1 drivers
v0x560f36a87d10_0 .net "hold", 0 0, v0x560f36a8c9f0_0;  alias, 1 drivers
v0x560f36a87de0_0 .net "in", 4 0, L_0x560f36a9d7f0;  alias, 1 drivers
v0x560f36a87eb0_0 .var "out", 4 0;
    .scope S_0x560f36a2e7d0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f36a5bb90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x560f36a2e7d0;
T_1 ;
    %load/vec4 v0x560f36a5bb90_0;
    %inv;
    %store/vec4 v0x560f36a52100_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x560f36a52100_0;
    %store/vec4 v0x560f36a5bb90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560f36a87070;
T_2 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a87390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a87690_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560f36a87520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x560f36a87690_0;
    %assign/vec4 v0x560f36a87690_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x560f36a875f0_0;
    %assign/vec4 v0x560f36a87690_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560f36a7b6e0;
T_3 ;
    %vpi_call 9 36 "$readmemh", P_0x560f36a7b8f0, v0x560f36a7c150, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x560f36a86810;
T_4 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a86ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a86ee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560f36a86d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560f36a86ee0_0;
    %assign/vec4 v0x560f36a86ee0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x560f36a86e10_0;
    %assign/vec4 v0x560f36a86ee0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560f36a85380;
T_5 ;
    %vpi_call 10 42 "$readmemh", P_0x560f36a83580, v0x560f36a85e50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x560f36a85380;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x560f36a85380;
T_7 ;
    %wait E_0x560f36a85840;
    %load/vec4 v0x560f36a86310_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f36a859b0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560f36a86310_0;
    %load/vec4 v0x560f36a86670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560f36a864d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560f36a86590_0;
    %store/vec4 v0x560f36a859b0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560f36a86310_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560f36a85e50, 4;
    %store/vec4 v0x560f36a859b0_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %vpi_call 10 73 "$display", "Register 1: r%d = %x", v0x560f36a86310_0, v0x560f36a859b0_0 {0 0 0};
    %vpi_call 10 74 "$display" {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560f36a85380;
T_8 ;
    %wait E_0x560f36a7ac60;
    %load/vec4 v0x560f36a863f0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560f36a85ab0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560f36a863f0_0;
    %load/vec4 v0x560f36a86670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560f36a864d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x560f36a86590_0;
    %store/vec4 v0x560f36a85ab0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x560f36a863f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560f36a85e50, 4;
    %store/vec4 v0x560f36a85ab0_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %vpi_call 10 84 "$display", "Register 2: r%d = %x", v0x560f36a863f0_0, v0x560f36a85ab0_0 {0 0 0};
    %vpi_call 10 85 "$display" {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560f36a85380;
T_9 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a864d0_0;
    %load/vec4 v0x560f36a86670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 10 94 "$display" {0 0 0};
    %vpi_call 10 95 "$display", "------ Writing on register --------" {0 0 0};
    %vpi_call 10 96 "$display", "%d : %x", v0x560f36a86670_0, v0x560f36a86590_0 {0 0 0};
    %vpi_call 10 97 "$display", "-----------------------------------" {0 0 0};
    %vpi_call 10 98 "$display" {0 0 0};
    %load/vec4 v0x560f36a86590_0;
    %load/vec4 v0x560f36a86670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f36a85e50, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560f36a87850;
T_10 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a87b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f36a87eb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560f36a87d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x560f36a87eb0_0;
    %assign/vec4 v0x560f36a87eb0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x560f36a87de0_0;
    %assign/vec4 v0x560f36a87eb0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560f36a81bb0;
T_11 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a81ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560f36a821c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x560f36a82050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x560f36a821c0_0;
    %assign/vec4 v0x560f36a821c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x560f36a82120_0;
    %assign/vec4 v0x560f36a821c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560f36a82b40;
T_12 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a82e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a83150_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560f36a82fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x560f36a83150_0;
    %assign/vec4 v0x560f36a83150_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x560f36a830b0_0;
    %assign/vec4 v0x560f36a83150_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560f36a82390;
T_13 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a82680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560f36a82970_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560f36a82800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x560f36a82970_0;
    %assign/vec4 v0x560f36a82970_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x560f36a828d0_0;
    %assign/vec4 v0x560f36a82970_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560f36a7fa40;
T_14 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a801a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x560f36a80010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x560f36a801a0_0;
    %assign/vec4 v0x560f36a801a0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x560f36a800e0_0;
    %assign/vec4 v0x560f36a801a0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560f36a79c30;
T_15 ;
    %wait E_0x560f36a625b0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560f36a79e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a79f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a7a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a7a6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a160_0, 0;
    %load/vec4 v0x560f36a7a4b0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a7a270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a7a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f36a79e40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a79f40_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a620_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f36a79e40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a79f40_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f36a79e40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f36a79e40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a7a000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a6e0_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a7a3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f36a79e40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a79f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a6e0_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f36a79e40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560f36a79e40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a7a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7a6e0_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560f36a7a160_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560f36a813a0;
T_16 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a816c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560f36a819e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560f36a81850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x560f36a819e0_0;
    %assign/vec4 v0x560f36a819e0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x560f36a81920_0;
    %assign/vec4 v0x560f36a819e0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560f36a78c40;
T_17 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a78f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f36a792a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x560f36a79110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x560f36a792a0_0;
    %assign/vec4 v0x560f36a792a0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x560f36a791e0_0;
    %assign/vec4 v0x560f36a792a0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560f36a77c90;
T_18 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a77f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a78240_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x560f36a780d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x560f36a78240_0;
    %assign/vec4 v0x560f36a78240_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x560f36a781a0_0;
    %assign/vec4 v0x560f36a78240_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x560f36a7ea60;
T_19 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7f0a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x560f36a7ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x560f36a7f0a0_0;
    %assign/vec4 v0x560f36a7f0a0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x560f36a7efd0_0;
    %assign/vec4 v0x560f36a7f0a0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x560f36a7daa0;
T_20 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a7e0f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x560f36a7df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x560f36a7e0f0_0;
    %assign/vec4 v0x560f36a7e0f0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x560f36a7e030_0;
    %assign/vec4 v0x560f36a7e0f0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560f36a832d0;
T_21 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a83680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560f36a83990_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x560f36a83800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x560f36a83990_0;
    %assign/vec4 v0x560f36a83990_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x560f36a838d0_0;
    %assign/vec4 v0x560f36a83990_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x560f36a77680;
T_22 ;
    %wait E_0x560f369cdca0;
    %load/vec4 v0x560f36a77b30_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f36a778d0_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560f36a778d0_0, 0, 4;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560f36a778d0_0, 0, 4;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560f36a778d0_0, 0, 4;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x560f36a778d0_0, 0, 4;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x560f36a778d0_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560f36a778d0_0, 0, 4;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x560f36a77680;
T_23 ;
    %wait E_0x560f369ce560;
    %load/vec4 v0x560f36a77a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560f36a779d0_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560f36a779d0_0, 0, 4;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560f36a779d0_0, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x560f36a778d0_0;
    %store/vec4 v0x560f36a779d0_0, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560f36a779d0_0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x560f36a75780;
T_24 ;
    %wait E_0x560f369cd800;
    %load/vec4 v0x560f36a76f80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a772a0_0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v0x560f36a76dc0_0;
    %assign/vec4 v0x560f36a772a0_0, 0;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v0x560f36a76ce0_0;
    %load/vec4 v0x560f36a76ea0_0;
    %and;
    %assign/vec4 v0x560f36a772a0_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v0x560f36a76ce0_0;
    %load/vec4 v0x560f36a76ea0_0;
    %or;
    %inv;
    %assign/vec4 v0x560f36a772a0_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v0x560f36a76ce0_0;
    %load/vec4 v0x560f36a76ea0_0;
    %or;
    %assign/vec4 v0x560f36a772a0_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x560f36a77380_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560f36a772a0_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x560f36a77440_0;
    %assign/vec4 v0x560f36a772a0_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x560f36a76ce0_0;
    %load/vec4 v0x560f36a76ea0_0;
    %xor;
    %assign/vec4 v0x560f36a772a0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x560f36a84b70;
T_25 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a84e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a851d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x560f36a85030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x560f36a851d0_0;
    %assign/vec4 v0x560f36a851d0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x560f36a85100_0;
    %assign/vec4 v0x560f36a851d0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x560f36a7c290;
T_26 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7c5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a7c8c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x560f36a7c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x560f36a7c8c0_0;
    %assign/vec4 v0x560f36a7c8c0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x560f36a7c800_0;
    %assign/vec4 v0x560f36a7c8c0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x560f36a7d2b0;
T_27 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a7d8e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x560f36a7d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x560f36a7d8e0_0;
    %assign/vec4 v0x560f36a7d8e0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x560f36a7d820_0;
    %assign/vec4 v0x560f36a7d8e0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560f36a83b60;
T_28 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a83e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f36a84190_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x560f36a84000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x560f36a84190_0;
    %assign/vec4 v0x560f36a84190_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x560f36a840d0_0;
    %assign/vec4 v0x560f36a84190_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x560f36a79470;
T_29 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a79790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f36a79ab0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x560f36a79920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x560f36a79ab0_0;
    %assign/vec4 v0x560f36a79ab0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x560f36a799f0_0;
    %assign/vec4 v0x560f36a79ab0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x560f36a78410;
T_30 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a78730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a78a90_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x560f36a78920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x560f36a78a90_0;
    %assign/vec4 v0x560f36a78a90_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x560f36a789c0_0;
    %assign/vec4 v0x560f36a78a90_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x560f36a7f250;
T_31 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a7f890_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x560f36a7f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x560f36a7f890_0;
    %assign/vec4 v0x560f36a7f890_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x560f36a7f7c0_0;
    %assign/vec4 v0x560f36a7f890_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x560f36a7e2c0;
T_32 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a7e900_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x560f36a7e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x560f36a7e900_0;
    %assign/vec4 v0x560f36a7e900_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x560f36a7e830_0;
    %assign/vec4 v0x560f36a7e900_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x560f36a80b80;
T_33 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a80ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560f36a811d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x560f36a81040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x560f36a811d0_0;
    %assign/vec4 v0x560f36a811d0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x560f36a81110_0;
    %assign/vec4 v0x560f36a811d0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x560f36a7a900;
T_34 ;
    %vpi_call 8 35 "$readmemh", P_0x560f36a7aac0, v0x560f36a7b1e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x560f36a7a900;
T_35 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x560f36a7b440_0;
    %load/vec4 v0x560f36a7b010_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f36a7b1e0, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x560f36a80370;
T_36 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a80690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a809d0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x560f36a80830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x560f36a809d0_0;
    %assign/vec4 v0x560f36a809d0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x560f36a80900_0;
    %assign/vec4 v0x560f36a809d0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x560f36a7ca90;
T_37 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a7cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a7d0e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x560f36a7cf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x560f36a7d0e0_0;
    %assign/vec4 v0x560f36a7d0e0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x560f36a7d020_0;
    %assign/vec4 v0x560f36a7d0e0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x560f36a84360;
T_38 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a84680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560f36a849c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x560f36a84820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x560f36a849c0_0;
    %assign/vec4 v0x560f36a849c0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x560f36a848f0_0;
    %assign/vec4 v0x560f36a849c0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x560f36a75490;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "%x, %x, %x, %x, %x, %x, %x,         %x,    %x,           %x,            %x,   %x", v0x560f36a8b390_0, v0x560f36a8a4f0_0, v0x560f36a89950_0, v0x560f36a89b00_0, v0x560f36a89a40_0, v0x560f36a89080_0, v0x560f36a88a10_0, v0x560f36a89ec0_0, v0x560f36a8ad00_0, v0x560f36a8b1f0_0, v0x560f36a8cba0_0, v0x560f36a8c280_0, " " {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x560f36a75490;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f36a8b390_0, 0;
    %end;
    .thread T_40;
    .scope S_0x560f36a75490;
T_41 ;
    %wait E_0x560f369cda00;
    %load/vec4 v0x560f36a8c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x560f36a8b390_0;
    %assign/vec4 v0x560f36a8b390_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x560f36a8bad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.2, 4;
    %load/vec4 v0x560f36a893b0_0;
    %assign/vec4 v0x560f36a8b390_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x560f36a8ab20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.4, 4;
    %load/vec4 v0x560f36a8a880_0;
    %assign/vec4 v0x560f36a8b390_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x560f36a8b460_0;
    %assign/vec4 v0x560f36a8b390_0, 0;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x560f36a75490;
T_42 ;
    %wait E_0x560f369ce280;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x560f36a895e0_0;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %load/vec4 v0x560f36a897f0_0;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560f36a8bad0_0, 0;
    %jmp T_42.3;
T_42.0 ;
    %load/vec4 v0x560f36a8d050_0;
    %assign/vec4 v0x560f36a8bad0_0, 0;
    %jmp T_42.3;
T_42.1 ;
    %load/vec4 v0x560f36a8d050_0;
    %inv;
    %assign/vec4 v0x560f36a8bad0_0, 0;
    %jmp T_42.3;
T_42.3 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x560f36a2ebb0;
T_43 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560f36a2ebb0 {0 0 0};
    %delay 30, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu_clear.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
