// Seed: 1520362973
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1
  );
  assign id_1 = id_1;
endmodule
module module_2 (
    output wire id_0
);
  wire id_2;
  not (id_0, id_2);
  wire id_3 = id_3;
  module_0(
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  assign id_7 = id_3;
  wire id_9;
  module_0(
      id_4
  );
  wire id_10;
  wire id_11;
endmodule
