<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU4bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder4bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder4bit_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="addsub_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="addsubtract_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="alu4bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu4bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="alu4bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu4bit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="alu4bit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="alu4bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="alu4bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu4bit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="alu4bit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="alu4bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="alu4bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="alu4bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="alu4bit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu4bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu4bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu4bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu4bit_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu4bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="alu4bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="alu4bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="alu4bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu4bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu4bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="alu4bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="alu4bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu4bit_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu4bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu4bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="alu4bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="alu4bit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplier4bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="subtractor4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542370576" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542370576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544020855" xil_pn:in_ck="6192185769625992450" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544020855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addsub_tb.vhd"/>
      <outfile xil_pn:name="addsubtract.vhd"/>
      <outfile xil_pn:name="alu4bit.vhd"/>
      <outfile xil_pn:name="multb.vhd"/>
      <outfile xil_pn:name="multiplier4bit.vhd"/>
      <outfile xil_pn:name="tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544020855" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-779355537548284490" xil_pn:start_ts="1544020855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544020855" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1618025946509526828" xil_pn:start_ts="1544020855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543414880" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6743395600714305776" xil_pn:start_ts="1543414880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544020855" xil_pn:in_ck="6192185769625992450" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544020855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addsub_tb.vhd"/>
      <outfile xil_pn:name="addsubtract.vhd"/>
      <outfile xil_pn:name="alu4bit.vhd"/>
      <outfile xil_pn:name="multb.vhd"/>
      <outfile xil_pn:name="multiplier4bit.vhd"/>
      <outfile xil_pn:name="tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544020865" xil_pn:in_ck="6192185769625992450" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3400053789492984530" xil_pn:start_ts="1544020855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1544020866" xil_pn:in_ck="-6340736971738163479" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7033565674135738539" xil_pn:start_ts="1544020865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1543415214" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1543415214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543415214" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7998608741414544008" xil_pn:start_ts="1543415214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543415214" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6743395600714305776" xil_pn:start_ts="1543415214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543415214" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1543415214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543415214" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8174183475269401814" xil_pn:start_ts="1543415214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543415214" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1543415214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543415214" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2452546626331502598" xil_pn:start_ts="1543415214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544020243" xil_pn:in_ck="8522002865851644624" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="139125863189275373" xil_pn:start_ts="1544020200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu4bit.lso"/>
      <outfile xil_pn:name="alu4bit.ngc"/>
      <outfile xil_pn:name="alu4bit.ngr"/>
      <outfile xil_pn:name="alu4bit.prj"/>
      <outfile xil_pn:name="alu4bit.stx"/>
      <outfile xil_pn:name="alu4bit.syr"/>
      <outfile xil_pn:name="alu4bit.xst"/>
      <outfile xil_pn:name="alu4bit_stx_beh.prj"/>
      <outfile xil_pn:name="alu4bit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1543415241" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4058481906198167339" xil_pn:start_ts="1543415241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544020263" xil_pn:in_ck="153742498665851931" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3494941918672567905" xil_pn:start_ts="1544020243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="alu4bit.bld"/>
      <outfile xil_pn:name="alu4bit.ngd"/>
      <outfile xil_pn:name="alu4bit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1544020331" xil_pn:in_ck="153742498665851932" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1544020263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="alu4bit.pcf"/>
      <outfile xil_pn:name="alu4bit_map.map"/>
      <outfile xil_pn:name="alu4bit_map.mrp"/>
      <outfile xil_pn:name="alu4bit_map.ncd"/>
      <outfile xil_pn:name="alu4bit_map.ngm"/>
      <outfile xil_pn:name="alu4bit_map.xrpt"/>
      <outfile xil_pn:name="alu4bit_summary.xml"/>
      <outfile xil_pn:name="alu4bit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544020417" xil_pn:in_ck="-1160662152625690315" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1544020331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="alu4bit.ncd"/>
      <outfile xil_pn:name="alu4bit.pad"/>
      <outfile xil_pn:name="alu4bit.par"/>
      <outfile xil_pn:name="alu4bit.ptwx"/>
      <outfile xil_pn:name="alu4bit.unroutes"/>
      <outfile xil_pn:name="alu4bit.xpi"/>
      <outfile xil_pn:name="alu4bit_pad.csv"/>
      <outfile xil_pn:name="alu4bit_pad.txt"/>
      <outfile xil_pn:name="alu4bit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1544020417" xil_pn:in_ck="153742498665851800" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1544020383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="alu4bit.twr"/>
      <outfile xil_pn:name="alu4bit.twx"/>
    </transform>
  </transforms>

</generated_project>
