# Questions
1. With a linear page table, you need a single register to locate the page table, assuming that hardware does the lookup upon a TLB miss. How many registers do you need to locate a two-level page table? A three-level table?
    - I believe the answer is still 1. Once the hardware has indexed into the first page-table it obtains the address of the next page-table (assuming the first is a valid entry). Requiring a register for each possible page table in a 32-bit virtual address space would be impractical. 

2. Use the simulator to perform translations given random seeds 0, 1, and 2, and check your answers using the `-c` flag. How many memory references are needed to perform each lookup?
    - `./paging-multilevel-translate.py -s 0`

```
Virtual Address 611c: 
  --> pde index:0x18 [decimal 24] pde contents:0xa1 (valid 1, pfn 0x21 [decimal 33])
    --> pte index:0x08 [decimal 8] pte contents:0xb5 (valid 1, pfn 0x35 [decimal 53])
      --> Translates to Physical Address 0x6bc --> Value: 0x08
Virtual Address 3da8:
  --> pde index:0x0f [decimal 15] pde contents:0xd6 (valid 1, pfn 0x56 [decimal 86])
    --> pte index:0x0c [decimal 13] pte contents:0x00 (valid 0)
      --> Fault
Virtual Address 17f5:
  --> pde index:0x05 [decimal 5] pde contents:0xd4 (valid 1, pfn 0x54 [decimal 84])
    --> pte index:0x1f [decimal 31] pte contents:0xce (valid 1, pfn 0x4e [decimal 78])
      --> Translates to Physical Address 0x9d5 --> Value: 0x1c
Virtual Address 7f6c:
  --> pde index:0x1f [decimal 31] pde contents:0xff (valid 1, pfn 0x7f [decimal 127])
    --> pte index:0x1b [decimal 27] pte contents:0x7f (valid 0)
      --> Fault
Virtual Address 0bad:
  --> pde index:0x02 [decimal 2] pde contents:0xe0 (valid 1, pfn 0x60 [decimal 96])
    --> pte index:0x1d [decimal 29] pte contents:0x7f (valid 0)
      --> Fault
Virtual Address 6d60:
  --> pde index:0x1b [decimal 27] pde contents:0xc2 (valid 1, pfn 0x42 [decimal 66])
    --> pte index:0x0b [decimal 11] pte contents:0x7f (valid 0)
      --> Fault
Virtual Address 2a5b:
  --> pde index:0x0a [decimal 10] pde contents:0xd5 (valid 1, pfn 0x55 [decimal 85])
    --> pte index:0x12 [decimal 18] pte contents:0x7f (valid 0)
      --> Fault
Virtual Address 4c5e:
  --> pde index:0x13 [decimal 19] pde contents:0xf8 (valid 1, pfn 0x78 [decimal 120])
    --> pte index:0x02 [decimal 2] pte contents:0x7f (valid 0)
      --> Fault
Virtual Address 2592:
  --> pde index:0x09 [decimal 9] pde contents:0x9e (valid 1, pfn 0x1e [decimal 30])
    --> pte index:0x0c [decimal 12] pte contents:0xbd (valid 1, pfn 0x3d [decimal 61])
      --> Translates to Physical Address 0x7b2 --> Value: 0x1b
Virtual Address 3e99:
  --> pde index:0x0f [decimal 15] pde contents:0xd6 (valid 1, pfn 0x56 [decimal 86])
    --> pte index:0x14 [decimal 20] pte contents:0xca (valid 1, pfn 0x4a [decimal 74])
      --> Translates to Physical Address 0x959 --> Value: 0x1e
```

    - `./paging-multilevel-translate.py -s 1 -n 5`

```
Virtual Address 6c74: 
  --> pde index:0x1b [decimal 27] pde contents:0xa0 (valid 1, pfn 0x20 [decimal 32])
    --> pte index:0x02 [decimal 2] pte contents:0x7f (valid 0)      /* incorrect */
      --> Fault
Virtual Address 6b22:
  --> pde index:0x1a [decimal 26] pde contents:0xd2 (valid 1, pfn 0x52 [decimal 82])
    --> pte index:0x19 [decimal 25] pte contents:0xc7 (valid 1, pfn 0x47 [decimal 71])
      --> Translates to Physical Address 0x8e2 --> Value: 0x1a
Virtual Address 03df:
  --> pde index:0x00 [decimal 0] pde contents:0xda (valid 1, pfn 0x5a [decimal 90])
    --> pte index:0x1e [decimal 30] pte contents:0x85 (valid 1, pfn 0x05 [decimal 5])
      --> Translates to Physical Address 0x0bf --> Value: 0x0f
Virtual Address 69dc:
  --> pde index:0x1a [decimal 26] pde contents:0xd2 (valid 1, pfn 0x52 [decimal 82])
    --> pte index:0x0e [decimal 14] pte contents:0x7f (valid 0)
      --> Fault
Virtual Address 317a:
  --> pde index:0x0c [decimal 12] pde contents:0x98 (valid 1, pfn 0x18 [decimal 24])
    --> pte index:0x0b [decimal 11] pte contents:0xb5 (valid 1, pfn 0x35 [decimal 53])
      --> Translates to Physical Address 0x6ba --> Value: 0x1e
```

    - `./paging-multilevel-translate.py -s 2 -n 5`

```
Virtual Address 7570:
  --> pde index:0x1d [decimal 29] pde contents:0xb3 (valid 1, pfn 0x33 [decimal 51])
    --> pte index:0x0b [decimal 11] pte contents:0x7f (valid 0)
      --> Fault
Virtual Address 7268:
  --> pde index:0x1c [decimal 28] pde contents:0xde (valid 1, pfn 0x5e [decimal 94])
    --> pte index:0x13 [decimal 19] pte contents:0xe5 (valid 1, pfn 0x65 [decimal 101])
      --> Translates to Physical Address 0xca8 --> Value: 0x16
Virtual Address 1f9f:
  --> pde index:0x07 [decimal 7] pde contents:0xaf (valid 1, pfn 0x2f  [decimal 47])
    --> pte index:0x1c [decimal 28] pte contents:0x7f (valid 0)
      --> Fault
Virtual Address 0325:
  --> pde index:0x00 [decimal 0] pde contents:0x82 (valid 1, pfn 0x02  [decimal 2])
    --> pte index:0x19 [decimal 25] pte contents:0xdd (valid 1, pfn 0x5d [decimal 93])
      --> Translates to Physical Address 0xba5 --> Value: 0x0b
Virtual Address 64c4: 
  --> pde index:0x19 [decimal 25] pde contents:0xb8 (valid 1, pfn 0x38  [decimal 56])
    --> pte index:0x06 [decimal 6] pte contents:0x7f (valid 0)
      --> Fault
```

3. Given your understanding of how cache memory works, how do you think memory references to the page table will behave in the cache? Will they lead to lots of cache hits (and thus fast accesses?) Or lots of misses (and thus slow accesses)?
    - The addresses in these excercises appear to be random, so the miss rate would be quite high. In the real world I'd expect a very high hit rate due to temporal and spatial locality (indeed, otherwise the TLB would be a useless idea!). 
