# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 21:19:42  March 01, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Traffic_light_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY Traffic_light
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:19:42  MARCH 01, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_C14 -to ASecLoSeg[0]
set_location_assignment PIN_E15 -to ASecLoSeg[1]
set_location_assignment PIN_C15 -to ASecLoSeg[2]
set_location_assignment PIN_C16 -to ASecLoSeg[3]
set_location_assignment PIN_E16 -to ASecLoSeg[4]
set_location_assignment PIN_D17 -to ASecLoSeg[5]
set_location_assignment PIN_C17 -to ASecLoSeg[6]
set_location_assignment PIN_C18 -to ASecHiSeg[0]
set_location_assignment PIN_D18 -to ASecHiSeg[1]
set_location_assignment PIN_E18 -to ASecHiSeg[2]
set_location_assignment PIN_B16 -to ASecHiSeg[3]
set_location_assignment PIN_A17 -to ASecHiSeg[4]
set_location_assignment PIN_A18 -to ASecHiSeg[5]
set_location_assignment PIN_B17 -to ASecHiSeg[6]
set_location_assignment PIN_A8 -to led[0]
set_location_assignment PIN_A9 -to led[1]
set_location_assignment PIN_A10 -to led[2]
set_location_assignment PIN_C10 -to slideSwitch
set_location_assignment PIN_P11 -to clk
set_global_assignment -name VERILOG_FILE ../Module/DataMux4in1out.v
set_global_assignment -name VERILOG_FILE ../Module/Decoder7Segment.v
set_global_assignment -name VERILOG_FILE ../Module/Divider_st.v
set_global_assignment -name VERILOG_FILE ../Module/Modulus_st.v
set_global_assignment -name VERILOG_FILE ../Module/pulse_generator_In500Mhz_Out1pulse_per_second.v
set_global_assignment -name VERILOG_FILE ../Module/countdown_counter.v
set_global_assignment -name VERILOG_FILE traffic_light_controller.v
set_global_assignment -name VERILOG_FILE Traffic_light.v
set_global_assignment -name VERILOG_FILE ../Module/clock_500MHz_to_1tick_generator.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top