#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 13 18:16:21 2020
# Process ID: 24200
# Current directory: C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1
# Command line: vivado.exe -log soc_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl
# Log file: C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1/soc_lite_top.vds
# Journal file: C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
Command: synth_design -top soc_lite_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 899.336 ; gain = 233.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/soc_lite_top.v:65]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1/.Xil/Vivado-24200-CEBA-X1C/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1/.Xil/Vivado-24200-CEBA-X1C/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/IF_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (2#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/IF_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v:14]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (3#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (4#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (6#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'exe_stage' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'exe_stage' (8#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/MEM_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (9#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/MEM_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/WB_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (10#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/WB_stage.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (11#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1/.Xil/Vivado-24200-CEBA-X1C/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (12#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1/.Xil/Vivado-24200-CEBA-X1C/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (13#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1/.Xil/Vivado-24200-CEBA-X1C/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (14#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1/.Xil/Vivado-24200-CEBA-X1C/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (15#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (16#1) [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/soc_lite_top.v:65]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
WARNING: [Synth 8-3331] design decoder_6_64 has unconnected port out[63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 977.336 ; gain = 311.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 977.336 ; gain = 311.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 977.336 ; gain = 311.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 977.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Finished Parsing XDC File [c:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Parsing XDC File [c:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [c:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [c:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [c:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/soc_lite.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT1'. [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/soc_lite.xdc:92]
Finished Parsing XDC File [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/soc_lite.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/soc_lite.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1090.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.801 ; gain = 425.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.801 ; gain = 425.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for \pll.clk_pll . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1090.801 ; gain = 425.363
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1090.801 ; gain = 425.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              136 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module id_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module exe_stage 
Detailed RTL Component Info : 
+---Registers : 
	              136 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module mem_stage 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module wb_stage 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mycpu_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bridge_1x2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[30]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[22]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[26]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[18]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[28]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[20]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[24]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[16]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[29]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[21]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[25]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[17]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[27]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[19]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[23]' (FDRE) to 'confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[31]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[8]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[12]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[10]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[6]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[14]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[9]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[5]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[13]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[11]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[7]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[4]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[3]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[2]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[1]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[0]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\confreg/simu_flag_reg[15] )
INFO: [Synth 8-3886] merging instance 'cpu/exe_stage/ds_to_es_bus_r_reg[121]' (FDE) to 'cpu/exe_stage/ds_to_es_bus_r_reg[119]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:02:44 . Memory (MB): peak = 1090.801 ; gain = 425.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------+-------------------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object                    | Inference | Size (Depth x Width) | Primitives   | 
+-------------+-------------------------------+-----------+----------------------+--------------+
|soc_lite_top | cpu/id_stage/u_regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+-------------+-------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 1090.801 ; gain = 425.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:03:47 . Memory (MB): peak = 1266.418 ; gain = 600.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------+-------------------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object                    | Inference | Size (Depth x Width) | Primitives   | 
+-------------+-------------------------------+-----------+----------------------+--------------+
|soc_lite_top | cpu/id_stage/u_regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+-------------+-------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata20__3' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[48]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata20__2' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[49]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata20__1' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[50]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata20__0' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[51]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata20' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[52]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata10__3' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[53]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata10__2' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[54]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata10__1' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[55]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata10__0' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[56]'
INFO: [Synth 8-3886] merging instance 'cpu/id_stage/u_regfile/rdata10' (FDE) to 'cpu/id_stage/fs_to_ds_bus_r_reg[57]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:48 ; elapsed = 00:03:50 . Memory (MB): peak = 1267.484 ; gain = 602.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:53 ; elapsed = 00:03:54 . Memory (MB): peak = 1267.484 ; gain = 602.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:53 ; elapsed = 00:03:54 . Memory (MB): peak = 1267.484 ; gain = 602.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:53 ; elapsed = 00:03:54 . Memory (MB): peak = 1267.484 ; gain = 602.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:53 ; elapsed = 00:03:55 . Memory (MB): peak = 1267.484 ; gain = 602.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:53 ; elapsed = 00:03:55 . Memory (MB): peak = 1267.484 ; gain = 602.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:53 ; elapsed = 00:03:55 . Memory (MB): peak = 1267.484 ; gain = 602.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_pll  |     1|
|2     |data_ram |     1|
|3     |inst_ram |     1|
|4     |CARRY4   |    56|
|5     |LUT1     |     9|
|6     |LUT2     |    58|
|7     |LUT3     |   137|
|8     |LUT4     |   272|
|9     |LUT5     |   136|
|10    |LUT6     |   634|
|11    |MUXF7    |     4|
|12    |RAM32M   |    12|
|13    |FDRE     |  1062|
|14    |FDSE     |    41|
|15    |IBUF     |    15|
|16    |OBUF     |    39|
+------+---------+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |  2541|
|2     |  bridge_1x2    |bridge_1x2 |     2|
|3     |  confreg       |confreg    |  1061|
|4     |  cpu           |mycpu_top  |  1357|
|5     |    exe_stage   |exe_stage  |   893|
|6     |      u_alu     |alu        |    33|
|7     |    id_stage    |id_stage   |   205|
|8     |      u_regfile |regfile    |    12|
|9     |    if_stage    |if_stage   |    70|
|10    |    mem_stage   |mem_stage  |    78|
|11    |    wb_stage    |wb_stage   |   110|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:53 ; elapsed = 00:03:55 . Memory (MB): peak = 1267.484 ; gain = 602.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:42 ; elapsed = 00:03:51 . Memory (MB): peak = 1267.484 ; gain = 488.582
Synthesis Optimization Complete : Time (s): cpu = 00:03:53 ; elapsed = 00:03:55 . Memory (MB): peak = 1267.484 ; gain = 602.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1267.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1267.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:00 ; elapsed = 00:04:03 . Memory (MB): peak = 1267.484 ; gain = 927.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ceba_/Documents/working/verilog/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/synth_1/soc_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_synth.rpt -pb soc_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 18:20:30 2020...
