
//input ports
add mapped point clock_0 clock_0
add mapped point clock_1 clock_1
add mapped point clock_2 clock_2
add mapped point clock_3 clock_3
add mapped point clock_4 clock_4
add mapped point reset reset
add mapped point data_in data_in

//output ports
add mapped point data[4] data[4]
add mapped point data[3] data[3]
add mapped point data[2] data[2]
add mapped point data[1] data[1]
add mapped point data[0] data[0]

//inout ports




//Sequential Pins
add mapped point data[0]/q data_reg[0]/Q 
add mapped point data[1]/q data_reg[1]/Q 
add mapped point data[3]/q data_reg[3]/Q 
add mapped point data[4]/q data_reg[4]/Q 
add mapped point data[2]/q data_reg[2]/Q 
add mapped point data_out[1]/q data_out_reg[1]/Q 
add mapped point data_out[2]/q data_out_reg[2]/Q 
add mapped point data_out[2]/q data_out_reg[2]/Q_N 
add mapped point data_out[3]/q data_out_reg[3]/Q 
add mapped point data_out[3]/q data_out_reg[3]/Q_N 
add mapped point data_out[4]/q data_out_reg[4]/Q 
add mapped point data_out[4]/q data_out_reg[4]/Q_N 
add mapped point data_out[0]/q data_out_reg[0]/Q 



//Black Boxes



//Empty Modules as Blackboxes
