
*** Running vivado
    with args -log CSLA_64bit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CSLA_64bit.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source CSLA_64bit.tcl -notrace
Command: link_design -top CSLA_64bit -part xczu5ev-sfvc784-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2043.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 129 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2081.953 ; gain = 1074.551
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2116.047 ; gain = 34.094

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b5878110

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2413.402 ; gain = 297.355

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2745.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2745.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2745.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2745.164 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2745.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2745.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.164 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2745.164 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2745.164 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.164 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.164 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b5878110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.164 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2745.164 ; gain = 663.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Projects/CLSA/CLSA.runs/impl_1/CSLA_64bit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CSLA_64bit_drc_opted.rpt -pb CSLA_64bit_drc_opted.pb -rpx CSLA_64bit_drc_opted.rpx
Command: report_drc -file CSLA_64bit_drc_opted.rpt -pb CSLA_64bit_drc_opted.pb -rpx CSLA_64bit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/User/Documents/Projects/CLSA/CLSA.runs/impl_1/CSLA_64bit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2745.164 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 89e7a468

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2745.164 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.164 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ef76edd6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2748.234 ; gain = 3.070

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3166.422 ; gain = 421.258

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3166.422 ; gain = 421.258
Phase 1 Placer Initialization | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3166.422 ; gain = 421.258

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3166.422 ; gain = 421.258

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3166.422 ; gain = 421.258

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3171.359 ; gain = 426.195

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3171.359 ; gain = 426.195
Phase 2.1.1 Partition Driven Placement | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3171.359 ; gain = 426.195
Phase 2.1 Floorplanning | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3188.281 ; gain = 443.117

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3188.281 ; gain = 443.117

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b4e34222

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3188.281 ; gain = 443.117

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1b71fbe4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3192.219 ; gain = 447.055
Phase 2 Global Placement | Checksum: 1b71fbe4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3192.219 ; gain = 447.055

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b71fbe4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3192.219 ; gain = 447.055

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b71fbe4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3192.219 ; gain = 447.055

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 10475d972

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3192.219 ; gain = 447.055

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1536c424e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3192.219 ; gain = 447.055

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: f997e4f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3194.539 ; gain = 449.375
Phase 3.3.3 Slice Area Swap | Checksum: f997e4f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3194.539 ; gain = 449.375
Phase 3.3 Small Shape DP | Checksum: 18e0ccf24

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3197.074 ; gain = 451.910

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18e0ccf24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3197.074 ; gain = 451.910

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 18e0ccf24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3197.074 ; gain = 451.910
Phase 3 Detail Placement | Checksum: 18e0ccf24

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3197.074 ; gain = 451.910

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 18e0ccf24

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3197.074 ; gain = 451.910

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18e0ccf24

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3210.723 ; gain = 465.559

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18e0ccf24

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3210.723 ; gain = 465.559
Phase 4.3 Placer Reporting | Checksum: 18e0ccf24

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3210.723 ; gain = 465.559

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3210.723 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3210.723 ; gain = 465.559
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e0ccf24

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3210.723 ; gain = 465.559
Ending Placer Task | Checksum: 101556b23

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3210.723 ; gain = 465.559
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3210.723 ; gain = 465.559
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 3210.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Projects/CLSA/CLSA.runs/impl_1/CSLA_64bit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CSLA_64bit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 3210.723 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CSLA_64bit_utilization_placed.rpt -pb CSLA_64bit_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CSLA_64bit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3210.723 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3241.367 ; gain = 30.645
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3259.250 ; gain = 17.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Projects/CLSA/CLSA.runs/impl_1/CSLA_64bit_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 776dc6bb ConstDB: 0 ShapeSum: 89e7a468 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 3332.586 ; gain = 38.473
Post Restoration Checksum: NetGraph: 7a9d9550 NumContArr: 82c0a9e1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: fd5e3f31

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3344.785 ; gain = 50.672

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fd5e3f31

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3355.008 ; gain = 60.895

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fd5e3f31

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3355.008 ; gain = 60.895

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: fd5e3f31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3456.133 ; gain = 162.020

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 284
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 208
  Number of Partially Routed Nets     = 76
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: fd5e3f31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: fd5e3f31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461
Phase 3 Initial Routing | Checksum: 1aa61d56a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 15bce1519

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461
Phase 4 Rip-up And Reroute | Checksum: 15bce1519

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: dc0a817c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: dc0a817c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461
Phase 6 Post Hold Fix | Checksum: dc0a817c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.188615 %
  Global Horizontal Routing Utilization  = 0.0135931 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.9249%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.0142%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.76923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.5385%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: dc0a817c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dc0a817c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3459.574 ; gain = 165.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dc0a817c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3459.574 ; gain = 165.461

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: dc0a817c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3459.574 ; gain = 165.461
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3459.574 ; gain = 165.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3459.574 ; gain = 200.324
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 3459.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/Projects/CLSA/CLSA.runs/impl_1/CSLA_64bit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CSLA_64bit_drc_routed.rpt -pb CSLA_64bit_drc_routed.pb -rpx CSLA_64bit_drc_routed.rpx
Command: report_drc -file CSLA_64bit_drc_routed.rpt -pb CSLA_64bit_drc_routed.pb -rpx CSLA_64bit_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/User/Documents/Projects/CLSA/CLSA.runs/impl_1/CSLA_64bit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CSLA_64bit_methodology_drc_routed.rpt -pb CSLA_64bit_methodology_drc_routed.pb -rpx CSLA_64bit_methodology_drc_routed.rpx
Command: report_methodology -file CSLA_64bit_methodology_drc_routed.rpt -pb CSLA_64bit_methodology_drc_routed.pb -rpx CSLA_64bit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/User/Documents/Projects/CLSA/CLSA.runs/impl_1/CSLA_64bit_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3484.375 ; gain = 9.965
INFO: [runtcl-4] Executing : report_power -file CSLA_64bit_power_routed.rpt -pb CSLA_64bit_power_summary_routed.pb -rpx CSLA_64bit_power_routed.rpx
Command: report_power -file CSLA_64bit_power_routed.rpt -pb CSLA_64bit_power_summary_routed.pb -rpx CSLA_64bit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CSLA_64bit_route_status.rpt -pb CSLA_64bit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file CSLA_64bit_timing_summary_routed.rpt -pb CSLA_64bit_timing_summary_routed.pb -rpx CSLA_64bit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file CSLA_64bit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CSLA_64bit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CSLA_64bit_bus_skew_routed.rpt -pb CSLA_64bit_bus_skew_routed.pb -rpx CSLA_64bit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 08:44:22 2023...
