
                               Synplify Pro (R) 

                 Version V-2023.09M-3 for win64 - Jul 25, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
Hostname:    LAPTOP-6FQD1N4B
Date:        Mon May 12 09:28:10 2025
Version:     V-2023.09M-3

Arguments:   -product synplify_base -licensetype synplifypro_actel -batch -log synplify.log top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


scm2hydra_preserve_rtl_sig is not supported in current product.
Warning: option 'slr_aware_debug' is read-only
add_dut_hierarchy is not supported in current product.
prepare_readback is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\top.srr"
Running: synthesis in foreground

Running top_syn|synthesis

Running Flow: compile (Compile) on top_syn|synthesis
# Mon May 12 09:28:10 2025

Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Mon May 12 09:28:10 2025

Running: compiler (Compile Input) on top_syn|synthesis
# Mon May 12 09:28:10 2025
compiler exited with errors
Job failed on: top_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synlog\top_compiler.srr"
# Mon May 12 09:28:13 2025

Return Code: 2
Run Time:00h:00m:03s
Complete: Compile Process on top_syn|synthesis
Complete: Compile on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
Error: At line 2 while processing "top_syn.tcl"
2
TCL script complete: "top_syn.tcl"
TCL script had errors: "top_syn.tcl"
exit status=9
exit status=9
License checkin: synplifypro_actel
