<stg><name>bnn_Pipeline_VITIS_LOOP_15_11</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mean, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln13 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body.i:0 %k_1 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i:1 %icmp_ln15 = icmp_eq  i7 %k_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i:2 %add_ln15 = add i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln15 = br i1 %icmp_ln15, void %for.body.i.split, void %for.inc.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="7">
<![CDATA[
for.body.i.split:0 %zext_ln15 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body.i.split:4 %add_ln16 = add i14 %zext_ln15, i14 9900

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="14">
<![CDATA[
for.body.i.split:5 %zext_ln17 = zext i14 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:6 %mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.split:7 %m = load i14 %mean_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:8 %addr_out_addr = getelementptr i32 %addr_out, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="addr_out_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.split:9 %addr_out_load = load i14 %addr_out_addr

]]></Node>
<StgValue><ssdm name="addr_out_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split:24 %store_ln13 = store i7 %add_ln15, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.split:7 %m = load i14 %mean_addr

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.split:9 %addr_out_load = load i14 %addr_out_addr

]]></Node>
<StgValue><ssdm name="addr_out_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
for.body.i.split:10 %zext_ln18 = zext i32 %addr_out_load

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:11 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body.i.split:13 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.split:14 %data_load = load i14 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:15 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split:23 %store_ln18 = store i64 %zext_ln18, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.inc.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.split:12 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.split:14 %data_load = load i14 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split:16 %temp = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:17 %icmp_ln19 = icmp_sgt  i32 %temp, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:18 %z = sub i32 %temp, i32 %m

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split:19 %z_1 = add i32 %temp, i32 %m

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split:20 %z_2 = select i1 %icmp_ln19, i32 %z, i32 %z_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split:22 %store_ln19 = store i32 %z_2, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:1 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:2 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:3 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
for.body.i.split:21 %store_ln23 = store i32 %z_2, i14 %data_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split:25 %br_ln15 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="mean" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="mean"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="addr_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="addr_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="StgValue_67" to="reuse_addr_reg" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_67" to="reuse_reg" fromId="67" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_67" to="k" fromId="67" toId="9">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="mean" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="75" from="empty" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="96" from="data" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="106" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="107" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="108" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="113" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="115" from="addr_out" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="116" from="empty" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="126" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="127" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="128" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="131" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="132" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="134" from="StgValue_133" to="store_ln13" fromId="133" toId="13">
</dataflow>
<dataflow id="135" from="k" to="store_ln13" fromId="9" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_76" to="store_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="137" from="reuse_reg" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="140" from="reuse_addr_reg" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="141" from="k" to="k_1" fromId="9" toId="17">
</dataflow>
<dataflow id="142" from="k_1" to="icmp_ln15" fromId="17" toId="18">
</dataflow>
<dataflow id="144" from="StgValue_143" to="icmp_ln15" fromId="143" toId="18">
</dataflow>
<dataflow id="145" from="k_1" to="add_ln15" fromId="17" toId="19">
</dataflow>
<dataflow id="147" from="StgValue_146" to="add_ln15" fromId="146" toId="19">
</dataflow>
<dataflow id="148" from="icmp_ln15" to="br_ln15" fromId="18" toId="20">
</dataflow>
<dataflow id="149" from="k_1" to="zext_ln15" fromId="17" toId="21">
</dataflow>
<dataflow id="150" from="zext_ln15" to="add_ln16" fromId="21" toId="22">
</dataflow>
<dataflow id="152" from="StgValue_151" to="add_ln16" fromId="151" toId="22">
</dataflow>
<dataflow id="153" from="add_ln16" to="zext_ln17" fromId="22" toId="23">
</dataflow>
<dataflow id="154" from="mean" to="mean_addr" fromId="64" toId="24">
</dataflow>
<dataflow id="156" from="StgValue_155" to="mean_addr" fromId="155" toId="24">
</dataflow>
<dataflow id="157" from="zext_ln17" to="mean_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="158" from="mean_addr" to="m" fromId="24" toId="25">
</dataflow>
<dataflow id="159" from="addr_out" to="addr_out_addr" fromId="65" toId="26">
</dataflow>
<dataflow id="160" from="StgValue_155" to="addr_out_addr" fromId="155" toId="26">
</dataflow>
<dataflow id="161" from="zext_ln17" to="addr_out_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="162" from="addr_out_addr" to="addr_out_load" fromId="26" toId="27">
</dataflow>
<dataflow id="163" from="add_ln15" to="store_ln13" fromId="19" toId="28">
</dataflow>
<dataflow id="164" from="k" to="store_ln13" fromId="9" toId="28">
</dataflow>
<dataflow id="165" from="mean_addr" to="m" fromId="24" toId="29">
</dataflow>
<dataflow id="166" from="addr_out_addr" to="addr_out_load" fromId="26" toId="30">
</dataflow>
<dataflow id="167" from="addr_out_load" to="zext_ln18" fromId="30" toId="31">
</dataflow>
<dataflow id="168" from="data" to="data_addr" fromId="66" toId="32">
</dataflow>
<dataflow id="169" from="StgValue_155" to="data_addr" fromId="155" toId="32">
</dataflow>
<dataflow id="170" from="zext_ln18" to="data_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="171" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="7" toId="33">
</dataflow>
<dataflow id="172" from="data_addr" to="data_load" fromId="32" toId="34">
</dataflow>
<dataflow id="173" from="reuse_addr_reg_load" to="addr_cmp" fromId="33" toId="35">
</dataflow>
<dataflow id="174" from="zext_ln18" to="addr_cmp" fromId="31" toId="35">
</dataflow>
<dataflow id="175" from="zext_ln18" to="store_ln18" fromId="31" toId="36">
</dataflow>
<dataflow id="176" from="reuse_addr_reg" to="store_ln18" fromId="7" toId="36">
</dataflow>
<dataflow id="177" from="reuse_reg" to="reuse_reg_load" fromId="8" toId="37">
</dataflow>
<dataflow id="178" from="data_addr" to="data_load" fromId="32" toId="38">
</dataflow>
<dataflow id="179" from="addr_cmp" to="temp" fromId="35" toId="39">
</dataflow>
<dataflow id="180" from="reuse_reg_load" to="temp" fromId="37" toId="39">
</dataflow>
<dataflow id="181" from="data_load" to="temp" fromId="38" toId="39">
</dataflow>
<dataflow id="182" from="temp" to="icmp_ln19" fromId="39" toId="40">
</dataflow>
<dataflow id="183" from="StgValue_76" to="icmp_ln19" fromId="76" toId="40">
</dataflow>
<dataflow id="184" from="temp" to="z" fromId="39" toId="41">
</dataflow>
<dataflow id="185" from="m" to="z" fromId="29" toId="41">
</dataflow>
<dataflow id="186" from="temp" to="z_1" fromId="39" toId="42">
</dataflow>
<dataflow id="187" from="m" to="z_1" fromId="29" toId="42">
</dataflow>
<dataflow id="188" from="icmp_ln19" to="z_2" fromId="40" toId="43">
</dataflow>
<dataflow id="189" from="z" to="z_2" fromId="41" toId="43">
</dataflow>
<dataflow id="190" from="z_1" to="z_2" fromId="42" toId="43">
</dataflow>
<dataflow id="191" from="z_2" to="store_ln19" fromId="43" toId="44">
</dataflow>
<dataflow id="192" from="reuse_reg" to="store_ln19" fromId="8" toId="44">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecPipeline" to="specpipeline_ln13" fromId="193" toId="45">
</dataflow>
<dataflow id="195" from="StgValue_81" to="specpipeline_ln13" fromId="81" toId="45">
</dataflow>
<dataflow id="196" from="StgValue_76" to="specpipeline_ln13" fromId="76" toId="45">
</dataflow>
<dataflow id="197" from="StgValue_76" to="specpipeline_ln13" fromId="76" toId="45">
</dataflow>
<dataflow id="198" from="StgValue_76" to="specpipeline_ln13" fromId="76" toId="45">
</dataflow>
<dataflow id="199" from="empty_0" to="specpipeline_ln13" fromId="79" toId="45">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="200" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_202" to="speclooptripcount_ln13" fromId="202" toId="46">
</dataflow>
<dataflow id="204" from="StgValue_202" to="speclooptripcount_ln13" fromId="202" toId="46">
</dataflow>
<dataflow id="205" from="StgValue_202" to="speclooptripcount_ln13" fromId="202" toId="46">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="206" toId="47">
</dataflow>
<dataflow id="209" from="empty_3" to="specloopname_ln15" fromId="208" toId="47">
</dataflow>
<dataflow id="210" from="z_2" to="store_ln23" fromId="43" toId="48">
</dataflow>
<dataflow id="211" from="data_addr" to="store_ln23" fromId="32" toId="48">
</dataflow>
<dataflow id="212" from="icmp_ln15" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="213" from="icmp_ln15" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="214" from="addr_cmp" to="StgValue_4" fromId="35" toId="4">
</dataflow>
</dataflows>


</stg>
