library ieee;
USE ieee.std_logic_1164.all;

entity ProvaQuestao04 is

	generic (N: natural := 10);
	port
	(
		-- Input ports
		x, y	: in  std_logic_vector(N-1 downto 0);
		-- Output ports
		a, b, c, d	: out std_logic_vector(N-1 downto 0)
	);
end ProvaQuestao04;

architecture andre01 of ProvaQuestao04 is
	signal y1, y2, y3, y4: std_logic_vector(x'range);
begin
		y1 = std_logic_vector(unsigned(unsigned(y) * 10) + unsigned(x));
		a = y1;
end andre01;

