

================================================================
== Vitis HLS Report for 'AES_Encrypt_Pipeline_VITIS_LOOP_75_11'
================================================================
* Date:           Fri Sep 13 04:05:09 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |       16|       16|         4|          4|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_76_2.i88"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [aes.cpp:75->aes.cpp:99]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.68ns)   --->   "%icmp_ln75 = icmp_eq  i3 %i_1, i3 4" [aes.cpp:75->aes.cpp:99]   --->   Operation 12 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.68ns)   --->   "%add_ln75 = add i3 %i_1, i3 1" [aes.cpp:75->aes.cpp:99]   --->   Operation 13 'add' 'add_ln75' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %VITIS_LOOP_76_2.i88.split, void %for.inc38.preheader.exitStub" [aes.cpp:75->aes.cpp:99]   --->   Operation 14 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2_cast16 = zext i3 %i_1" [aes.cpp:75->aes.cpp:99]   --->   Operation 15 'zext' 'i_2_cast16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %i_2_cast16" [aes.cpp:77->aes.cpp:99]   --->   Operation 16 'getelementptr' 'state_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%xor_ln77 = xor i3 %i_1, i3 4" [aes.cpp:77->aes.cpp:99]   --->   Operation 17 'xor' 'xor_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i3 %xor_ln77" [aes.cpp:77->aes.cpp:99]   --->   Operation 18 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr i8 %state, i64 0, i64 %zext_ln77" [aes.cpp:77->aes.cpp:99]   --->   Operation 19 'getelementptr' 'state_addr_16' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast18_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i_1" [aes.cpp:75->aes.cpp:99]   --->   Operation 20 'bitconcatenate' 'p_cast18_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast18_cast_cast = zext i6 %p_cast18_cast" [aes.cpp:75->aes.cpp:99]   --->   Operation 21 'zext' 'p_cast18_cast_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w_addr_1 = getelementptr i32 %w, i64 0, i64 %p_cast18_cast_cast" [aes.cpp:75->aes.cpp:99]   --->   Operation 22 'getelementptr' 'w_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%w_load_1 = load i6 %w_addr_1" [aes.cpp:75->aes.cpp:99]   --->   Operation 23 'load' 'w_load_1' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 24 [2/2] (2.15ns)   --->   "%state_load = load i4 %state_addr" [aes.cpp:77->aes.cpp:99]   --->   Operation 24 'load' 'state_load' <Predicate = (!icmp_ln75)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [2/2] (2.15ns)   --->   "%state_load_1 = load i4 %state_addr_16" [aes.cpp:77->aes.cpp:99]   --->   Operation 25 'load' 'state_load_1' <Predicate = (!icmp_ln75)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln75 = store i3 %add_ln75, i3 %i" [aes.cpp:75->aes.cpp:99]   --->   Operation 26 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.61>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_1" [aes.cpp:77->aes.cpp:99]   --->   Operation 27 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i4 %tmp_3_cast" [aes.cpp:77->aes.cpp:99]   --->   Operation 28 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_17 = getelementptr i8 %state, i64 0, i64 %zext_ln77_1" [aes.cpp:77->aes.cpp:99]   --->   Operation 29 'getelementptr' 'state_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i3 %xor_ln77" [aes.cpp:77->aes.cpp:99]   --->   Operation 30 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i4 %sext_ln77" [aes.cpp:77->aes.cpp:99]   --->   Operation 31 'zext' 'zext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr_18 = getelementptr i8 %state, i64 0, i64 %zext_ln77_2" [aes.cpp:77->aes.cpp:99]   --->   Operation 32 'getelementptr' 'state_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%w_load_1 = load i6 %w_addr_1" [aes.cpp:75->aes.cpp:99]   --->   Operation 33 'load' 'w_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln77_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 24, i32 31" [aes.cpp:77->aes.cpp:99]   --->   Operation 34 'partselect' 'trunc_ln77_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.15ns)   --->   "%state_load = load i4 %state_addr" [aes.cpp:77->aes.cpp:99]   --->   Operation 35 'load' 'state_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%xor_ln77_1 = xor i8 %state_load, i8 %trunc_ln77_s" [aes.cpp:77->aes.cpp:99]   --->   Operation 36 'xor' 'xor_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln77_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 16, i32 23" [aes.cpp:77->aes.cpp:99]   --->   Operation 37 'partselect' 'trunc_ln77_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (2.15ns)   --->   "%state_load_1 = load i4 %state_addr_16" [aes.cpp:77->aes.cpp:99]   --->   Operation 38 'load' 'state_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln77_2 = xor i8 %state_load_1, i8 %trunc_ln77_14" [aes.cpp:77->aes.cpp:99]   --->   Operation 39 'xor' 'xor_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln77_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 8, i32 15" [aes.cpp:77->aes.cpp:99]   --->   Operation 40 'partselect' 'trunc_ln77_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.15ns)   --->   "%state_load_2 = load i4 %state_addr_17" [aes.cpp:77->aes.cpp:99]   --->   Operation 41 'load' 'state_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %w_load_1" [aes.cpp:77->aes.cpp:99]   --->   Operation 42 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.15ns)   --->   "%state_load_3 = load i4 %state_addr_18" [aes.cpp:77->aes.cpp:99]   --->   Operation 43 'load' 'state_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 44 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %xor_ln77_1, i4 %state_addr" [aes.cpp:77->aes.cpp:99]   --->   Operation 44 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %xor_ln77_2, i4 %state_addr_16" [aes.cpp:77->aes.cpp:99]   --->   Operation 45 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/2] (2.15ns)   --->   "%state_load_2 = load i4 %state_addr_17" [aes.cpp:77->aes.cpp:99]   --->   Operation 46 'load' 'state_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (0.97ns)   --->   "%xor_ln77_3 = xor i8 %state_load_2, i8 %trunc_ln77_15" [aes.cpp:77->aes.cpp:99]   --->   Operation 47 'xor' 'xor_ln77_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (2.15ns)   --->   "%state_load_3 = load i4 %state_addr_18" [aes.cpp:77->aes.cpp:99]   --->   Operation 48 'load' 'state_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (0.97ns)   --->   "%xor_ln77_4 = xor i8 %state_load_3, i8 %trunc_ln77" [aes.cpp:77->aes.cpp:99]   --->   Operation 49 'xor' 'xor_ln77_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [aes.cpp:75->aes.cpp:99]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [aes.cpp:75->aes.cpp:99]   --->   Operation 51 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %xor_ln77_3, i4 %state_addr_17" [aes.cpp:77->aes.cpp:99]   --->   Operation 52 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 53 [1/1] (2.15ns)   --->   "%store_ln77 = store i8 %xor_ln77_4, i4 %state_addr_18" [aes.cpp:77->aes.cpp:99]   --->   Operation 53 'store' 'store_ln77' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln75 = br void %VITIS_LOOP_76_2.i88" [aes.cpp:75->aes.cpp:99]   --->   Operation 54 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000]
store_ln0              (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
i_1                    (load             ) [ 00100]
specpipeline_ln0       (specpipeline     ) [ 00000]
icmp_ln75              (icmp             ) [ 01000]
add_ln75               (add              ) [ 00000]
br_ln75                (br               ) [ 00000]
i_2_cast16             (zext             ) [ 00000]
state_addr             (getelementptr    ) [ 00110]
xor_ln77               (xor              ) [ 00100]
zext_ln77              (zext             ) [ 00000]
state_addr_16          (getelementptr    ) [ 00110]
p_cast18_cast          (bitconcatenate   ) [ 00000]
p_cast18_cast_cast     (zext             ) [ 00000]
w_addr_1               (getelementptr    ) [ 00100]
store_ln75             (store            ) [ 00000]
tmp_3_cast             (bitconcatenate   ) [ 00000]
zext_ln77_1            (zext             ) [ 00000]
state_addr_17          (getelementptr    ) [ 00011]
sext_ln77              (sext             ) [ 00000]
zext_ln77_2            (zext             ) [ 00000]
state_addr_18          (getelementptr    ) [ 00011]
w_load_1               (load             ) [ 00000]
trunc_ln77_s           (partselect       ) [ 00000]
state_load             (load             ) [ 00000]
xor_ln77_1             (xor              ) [ 00010]
trunc_ln77_14          (partselect       ) [ 00000]
state_load_1           (load             ) [ 00000]
xor_ln77_2             (xor              ) [ 00010]
trunc_ln77_15          (partselect       ) [ 00010]
trunc_ln77             (trunc            ) [ 00010]
store_ln77             (store            ) [ 00000]
store_ln77             (store            ) [ 00000]
state_load_2           (load             ) [ 00000]
xor_ln77_3             (xor              ) [ 00001]
state_load_3           (load             ) [ 00000]
xor_ln77_4             (xor              ) [ 00001]
speclooptripcount_ln75 (speclooptripcount) [ 00000]
specloopname_ln75      (specloopname     ) [ 00000]
store_ln77             (store            ) [ 00000]
store_ln77             (store            ) [ 00000]
br_ln75                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="state_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="state_addr_16_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="3" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="w_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="1"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="4" slack="1"/>
<pin id="89" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
<pin id="91" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_1/1 state_load_2/2 state_load_3/2 store_ln77/3 store_ln77/3 store_ln77/4 store_ln77/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="state_addr_17_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_17/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="state_addr_18_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_18/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_1_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln75_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln75_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_2_cast16_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast16/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="xor_ln77_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln77_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_cast18_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_cast18_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_cast18_cast_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18_cast_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln75_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_3_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="1"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln77_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln77_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln77_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln77_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_s/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln77_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln77_14_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="0" index="3" bw="6" slack="0"/>
<pin id="205" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_14/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln77_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln77_15_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="5" slack="0"/>
<pin id="221" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln77_15/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln77_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="xor_ln77_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="1"/>
<pin id="233" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_3/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xor_ln77_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="1"/>
<pin id="238" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_4/3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="state_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="xor_ln77_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77 "/>
</bind>
</comp>

<comp id="265" class="1005" name="state_addr_16_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_16 "/>
</bind>
</comp>

<comp id="270" class="1005" name="w_addr_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="state_addr_17_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_17 "/>
</bind>
</comp>

<comp id="280" class="1005" name="state_addr_18_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_18 "/>
</bind>
</comp>

<comp id="285" class="1005" name="xor_ln77_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="xor_ln77_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="trunc_ln77_15_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_15 "/>
</bind>
</comp>

<comp id="300" class="1005" name="trunc_ln77_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="305" class="1005" name="xor_ln77_3_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="xor_ln77_4_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="92"><net_src comp="56" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="93"><net_src comp="63" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="94" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="109"><net_src comp="101" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="139"><net_src comp="115" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="115" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="163"><net_src comp="124" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="77" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="83" pin="7"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="184" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="77" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="83" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="200" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="77" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="77" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="83" pin="7"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="83" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="52" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="250"><net_src comp="115" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="258"><net_src comp="56" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="263"><net_src comp="135" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="268"><net_src comp="63" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="273"><net_src comp="70" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="278"><net_src comp="94" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="283"><net_src comp="101" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="288"><net_src comp="194" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="83" pin=4"/></net>

<net id="293"><net_src comp="210" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="298"><net_src comp="216" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="303"><net_src comp="226" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="308"><net_src comp="230" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="83" pin=4"/></net>

<net id="313"><net_src comp="235" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="83" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {3 4 }
 - Input state : 
	Port: AES_Encrypt_Pipeline_VITIS_LOOP_75_11 : state | {1 2 3 }
	Port: AES_Encrypt_Pipeline_VITIS_LOOP_75_11 : w | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln75 : 2
		add_ln75 : 2
		br_ln75 : 3
		i_2_cast16 : 2
		state_addr : 3
		xor_ln77 : 2
		zext_ln77 : 2
		state_addr_16 : 3
		p_cast18_cast : 2
		p_cast18_cast_cast : 3
		w_addr_1 : 4
		w_load_1 : 5
		state_load : 4
		state_load_1 : 4
		store_ln75 : 3
	State 2
		zext_ln77_1 : 1
		state_addr_17 : 2
		zext_ln77_2 : 1
		state_addr_18 : 2
		trunc_ln77_s : 1
		xor_ln77_1 : 2
		trunc_ln77_14 : 1
		xor_ln77_2 : 2
		trunc_ln77_15 : 1
		state_load_2 : 3
		trunc_ln77 : 1
		state_load_3 : 3
	State 3
		xor_ln77_3 : 1
		xor_ln77_4 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln77_fu_135      |    0    |    3    |
|          |     xor_ln77_1_fu_194     |    0    |    8    |
|    xor   |     xor_ln77_2_fu_210     |    0    |    8    |
|          |     xor_ln77_3_fu_230     |    0    |    8    |
|          |     xor_ln77_4_fu_235     |    0    |    8    |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln75_fu_118     |    0    |    11   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln75_fu_124      |    0    |    11   |
|----------|---------------------------|---------|---------|
|          |     i_2_cast16_fu_130     |    0    |    0    |
|          |      zext_ln77_fu_141     |    0    |    0    |
|   zext   | p_cast18_cast_cast_fu_154 |    0    |    0    |
|          |     zext_ln77_1_fu_171    |    0    |    0    |
|          |     zext_ln77_2_fu_179    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|    p_cast18_cast_fu_146   |    0    |    0    |
|          |     tmp_3_cast_fu_164     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln77_fu_176     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    trunc_ln77_s_fu_184    |    0    |    0    |
|partselect|    trunc_ln77_14_fu_200   |    0    |    0    |
|          |    trunc_ln77_15_fu_216   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln77_fu_226     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    57   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_247     |    3   |
|      i_reg_240      |    3   |
|state_addr_16_reg_265|    4   |
|state_addr_17_reg_275|    4   |
|state_addr_18_reg_280|    4   |
|  state_addr_reg_255 |    4   |
|trunc_ln77_15_reg_295|    8   |
|  trunc_ln77_reg_300 |    8   |
|   w_addr_1_reg_270  |    6   |
|  xor_ln77_1_reg_285 |    8   |
|  xor_ln77_2_reg_290 |    8   |
|  xor_ln77_3_reg_305 |    8   |
|  xor_ln77_4_reg_310 |    8   |
|   xor_ln77_reg_260  |    3   |
+---------------------+--------+
|        Total        |   79   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_83 |  p0  |   4  |   4  |   16   ||    17   |
| grp_access_fu_83 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_83 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_83 |  p4  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   || 8.17971 ||    61   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   61   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   79   |   118  |
+-----------+--------+--------+--------+
