0.6
2019.1
May 24 2019
15:06:07
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v,1687383003,verilog,,,,Turbo_testbench,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v,1687372453,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v,,Deinterleaver,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v,1687382735,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v,,Disassembler_24bit,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v,1687372453,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v,,Interleaver_8bit,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v,1687372453,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v,,Decoder_16bit,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v,1687372453,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v,,RSC_Encoder_8bit,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v,1687375226,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v,,Turbo_Decoder,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v,1687377382,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v,,Turbo_Encoder,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v,1687377137,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v,,Turbocode_top,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v,1687381563,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v,,check_if_equal,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v,1687382764,verilog,,C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sim_1/new/Turbo_testbench.v,,DataAssembler,,,../../../../Turbocody.srcs/sources_1/ip/clk_wiz_0,,,,,
