{:input (genetic.crossover/dumb-crossover 29735956 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))) (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_:missing , \\wire2_:missing , wire3_23, wire19_10, \\wire20_:missing , wire21_41, wire22_40);\n  wire \\:missing_edge ;\n  wire \\wire10_:missing ;\n  wire \\wire11_:missing_15 ;\n  wire wire16;\n  wire wire17;\n  wire wire18;\n  input wire19_10;\n  wire wire19_10;\n  wire wire19_18;\n  wire \\wire19_29_:missing_31 ;\n  wire wire19_32;\n  wire wire19_33;\n  wire wire19_40;\n  wire wire19_41;\n  wire \\wire19_:missing_15_17 ;\n  wire \\wire19_:missing_30 ;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  input \\wire20_:missing ;\n  wire \\wire20_:missing ;\n  output wire21_41;\n  wire wire21_41;\n  output wire22_40;\n  wire wire22_40;\n  wire \\wire23_37_:missing_44 ;\n  wire \\wire24_38_:missing_45_46 ;\n  wire wire26_23;\n  wire wire27_39;\n  wire wire27_43;\n  wire wire28_35_47;\n  wire \\wire28_:missing ;\n  wire \\wire29_:missing ;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire wire33_35_39;\n  wire wire34_35;\n  output wire3_23;\n  wire wire3_23;\n  wire wire42_47;\n  wire wire43_48;\n  wire wire44;\n  wire wire45;\n  wire \\wire5_:missing_14_16 ;\n  wire wire6;\n  wire wire7_10;\n  wire wire7_23;\n  wire \\wire8_:missing ;\n  wire wire9_11;\n  wire wire9_23;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_32_48 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34_14 ;\n  wire \\wire:missing_42 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire7_10 = 2'h1 >> wire7_23;\n  assign wire17 = 2'hx >> \\wire19_:missing_15_17 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire26_23;\n  assign wire27_39 = 2'h1 >> wire27_43;\n  assign \\wire28_:missing  = 2'h1 >> wire28_35_47;\n  assign \\wire29_:missing  = 4'h6 >> { \\wire19_29_:missing_31 , \\wire:missing_edge  };\n  assign \\wire:missing_30  = 4'h8 >> { \\wire:missing_edge , \\wire19_:missing_30  };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire19_29_:missing_31 , \\wire:missing_edge  };\n  assign \\wire:missing_32_48  = 4'h8 >> { wire19_32, wire19_32 };\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_33  = 4'h6 >> { wire19_33, wire33_35_39 };\n  assign wire34_35 = 4'h8 >> { \\wire:missing_34_14 , \\wire:missing_34_14  };\n  assign wire28_35_47 = 4'h8 >> { wire33_35_39, wire34_35 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign wire9_11 = 2'h1 >> wire9_23;\n  assign \\wire:missing_edge  = 2'hx >> \\wire24_38_:missing_45_46 ;\n  assign \\wire10_:missing  = 4'h8 >> { wire19_10, wire7_10 };\n  assign \\wire:missing_11  = 4'h6 >> { wire9_11, \\wire11_:missing_15  };\n  assign \\wire5_:missing_14_16  = 1'h0;\n  assign wire6 = 1'h0;\n  assign wire3_23 = 1'h0;\n  assign \\wire24_38_:missing_45_46  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire43_48 = \\wire:missing_32_48 ;\n  assign wire42_47 = wire28_35_47;\n  assign wire45 = \\wire24_38_:missing_45_46 ;\n  assign wire44 = \\wire23_37_:missing_44 ;\n  assign wire27_43 = wire43_48;\n  assign \\wire:missing_42  = wire42_47;\n  assign wire21_41 = wire19_41;\n  assign wire22_40 = wire19_40;\n  assign wire33_35_39 = wire27_39;\n  assign \\wire:missing_edge  = \\wire24_38_:missing_45_46 ;\n  assign \\wire:missing_edge  = \\wire23_37_:missing_44 ;\n  assign wire18 = wire19_18;\n  assign wire16 = \\wire5_:missing_14_16 ;\n  assign \\wire11_:missing_15  = \\wire19_:missing_15_17 ;\n  assign \\wire:missing_14  = \\wire5_:missing_14_16 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_12  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:3.1-105.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_:missing , \\wire2_:missing , wire3_23, wire19_10, \\wire20_:missing , wire21_41, wire22_40);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:7.8-7.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:10.9-10.18\" *)\n  input wire19_10;\n  wire wire19_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:16.8-16.17\" *)\n  wire wire19_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:17.8-17.17\" *)\n  wire wire19_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:20.9-20.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:22.9-22.25\" *)\n  input \\wire20_:missing ;\n  wire \\wire20_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:24.10-24.19\" *)\n  output wire21_41;\n  wire wire21_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:26.10-26.19\" *)\n  output wire22_40;\n  wire wire22_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:28.8-28.30\" *)\n  wire \\wire23_37_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:29.8-29.33\" *)\n  wire \\wire24_38_:missing_45_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:36.9-36.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:40.10-40.18\" *)\n  output wire3_23;\n  wire wire3_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:44.8-44.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:45.8-45.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:46.8-46.29\" *)\n  wire \\wire5_:missing_14_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:47.8-47.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:50.8-50.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:54.8-54.24\" *)\n  wire \\wire:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:55.8-55.24\" *)\n  wire \\wire:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/69AE4C42.v:62.9-62.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16 = 1'h0;\n  assign wire19_40 = 1'hx;\n  assign wire19_41 = 1'hx;\n  assign wire21_41 = 1'hx;\n  assign wire22_40 = 1'hx;\n  assign \\wire23_37_:missing_44  = 1'h0;\n  assign \\wire24_38_:missing_45_46  = 1'h1;\n  assign wire3_23 = 1'h0;\n  assign wire44 = 1'h0;\n  assign wire45 = 1'h1;\n  assign \\wire5_:missing_14_16  = 1'h0;\n  assign wire6 = 1'h0;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_12  = 1'h0;\n  assign \\wire:missing_14  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:10:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb/src/top.v'.\nSBY  2:10:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] Copy '/tmp/fuzzmount2DDF5D8C/69AE4C42.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb/src/69AE4C42.v'.\nSBY  2:10:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] Copy '/tmp/fuzzmount2DDF5D8C/69AE4C42.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb/src/69AE4C42.post.v'.\nSBY  2:10:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] engine_0: abc pdr\nSBY  2:10:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:10:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/69AE4C42.v:66$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/69AE4C42.v:66$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:10:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] base: Warning: Wire presynth.\\wire22_40 is used but has no driver.\nSBY  2:10:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] base: Warning: Wire presynth.\\wire21_41 is used but has no driver.\nSBY  2:10:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] base: finished (returncode=0)\nSBY  2:10:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:10:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] aig: Warning: Wire presynth.\\wire22_40 is used but has no driver.\nSBY  2:10:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] aig: Warning: Wire presynth.\\wire21_41 is used but has no driver.\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] aig: finished (returncode=0)\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] engine_0: Warning: The network has no constraints.\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] engine_0: finished (returncode=0)\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] engine_0: Status returned by engine: FAIL\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb'.\nSBY  2:10:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3amkceeb] DONE (FAIL, rc=2)\n", :err ""}}}