# ğŸ’« About Me:
Hi! I'm Ardhish Patel, a third-year B.Tech student in Electronics and Communication Engineering at the Indian Institute of Information Technology (IIIT) Nagpur.  <br>ğŸ’¡ Passionate about VLSI design, with a keen interest in the complete RTL to GDSII flow â€” from digital logic to physical layout.  <br>ğŸ”§ Experienced in hands-on projects involving SystemVerilog, FPGA-based prototyping, and ASIC design methodologies.  <br>ğŸ§ª Actively exploring hardware verification using UVM, with a focus on optimizing designs for performance, power, and area efficiency.  <br>ğŸ“˜ Continuously building expertise in EDA tools, timing closure, floorplanning, and low-power design strategies to gain a deeper understanding of the chip design process.  <br>ğŸ¤– Also enthusiastic about the intersection of VLSI and machine learning, working on signal processing projects, stress detection systems, and ML-driven analysis using Python, TensorFlow, and scikit-learn.<br>


## ğŸŒ Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/ardhish_patel_2210) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/ardhish-patel-a21263285/) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:bt23ece013@iiitn.ac.in) 

# ğŸ’» Tools/Tech Stack:
![Verilog](https://img.shields.io/badge/verilog-%238A2BE2.svg?style=for-the-badge) ![SystemVerilog](https://img.shields.io/badge/systemverilog-%23FF6F61.svg?style=for-the-badge) ![UVM](https://img.shields.io/badge/UVM-%2300BFFF.svg?style=for-the-badge) ![VHDL](https://img.shields.io/badge/VHDL-%23A52A2A.svg?style=for-the-badge) ![FPGA](https://img.shields.io/badge/FPGA-%233CB371.svg?style=for-the-badge) ![Vivado](https://img.shields.io/badge/Vivado-%23F5DE50.svg?style=for-the-badge) ![ModelSim](https://img.shields.io/badge/ModelSim-%235C6BC0.svg?style=for-the-badge) ![Synopsys](https://img.shields.io/badge/Synopsys-%23FFB300.svg?style=for-the-badge)
![Cadence](https://img.shields.io/badge/Cadence-%23DC143C.svg?style=for-the-badge) ![RTL Design](https://img.shields.io/badge/RTL%20Design-%23008080.svg?style=for-the-badge) ![ASIC Flow](https://img.shields.io/badge/ASIC%20Flow-%233F51B5.svg?style=for-the-badge) ![EDA Tools](https://img.shields.io/badge/EDA%20Tools-%239C27B0.svg?style=for-the-badge) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54) ![Keras](https://img.shields.io/badge/Keras-%23D00000.svg?style=for-the-badge&logo=Keras&logoColor=white) ![Matplotlib](https://img.shields.io/badge/Matplotlib-%23ffffff.svg?style=for-the-badge&logo=Matplotlib&logoColor=black) ![scikit-learn](https://img.shields.io/badge/scikit--learn-%23F7931E.svg?style=for-the-badge&logo=scikit-learn&logoColor=white) ![mlflow](https://img.shields.io/badge/mlflow-%23d9ead3.svg?style=for-the-badge&logo=numpy&logoColor=blue) ![NumPy](https://img.shields.io/badge/numpy-%23013243.svg?style=for-the-badge&logo=numpy&logoColor=white) ![TensorFlow](https://img.shields.io/badge/TensorFlow-%23FF6F00.svg?style=for-the-badge&logo=TensorFlow&logoColor=white) ![Pandas](https://img.shields.io/badge/pandas-%23150458.svg?style=for-the-badge&logo=pandas&logoColor=white) ![Plotly](https://img.shields.io/badge/Plotly-%233F4F75.svg?style=for-the-badge&logo=plotly&logoColor=white) ![PyTorch](https://img.shields.io/badge/PyTorch-%23EE4C2C.svg?style=for-the-badge&logo=PyTorch&logoColor=white) ![GitHub](https://img.shields.io/badge/github-%23121011.svg?style=for-the-badge&logo=github&logoColor=white)

# ğŸ… GitHub Badges:

<div align="center">
  
## ğŸ“ˆ GitHub Activity Dashboard

<!-- Activity Graph -->
[![Ardhish's GitHub Activity Graph](https://github-readme-activity-graph.vercel.app/graph?username=Ardhish2210&theme=react-dark&hide_border=true&area=true)](https://github.com/Ardhish2210)

<div style="display: flex; justify-content: space-around; flex-wrap: wrap; margin: 20px 0;">

# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Ardhish2210&theme=react&hide_border=false&include_all_commits=false&count_private=false)<br>
![](https://nirzak-streak-stats.vercel.app/?user=Ardhish2210&theme=react&hide_border=false)<br>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Ardhish2210&theme=react&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

### ğŸ¯ Quick Stats
<img src="https://img.shields.io/github/followers/Ardhish2210?style=for-the-badge&logo=github&logoColor=white&labelColor=black&color=blue" alt="Followers" />
<img src="https://img.shields.io/github/stars/Ardhish2210?style=for-the-badge&logo=github&logoColor=white&labelColor=black&color=yellow" alt="Stars" />
<img src="https://komarev.com/ghpvc/?username=Ardhish2210&style=for-the-badge&color=brightgreen" alt="Profile Views" />

### ğŸ“Š Language Distribution
<!-- Language visualization -->
<img width="350" src="https://github-readme-stats.vercel.app/api/top-langs/?username=Ardhish2210&layout=donut&theme=algolia&hide_border=true" />

### ğŸš€ Code Universe Explorer
<!-- Creative animated section -->
<div align="center">
<img src="https://readme-typing-svg.herokuapp.com?font=Orbitron&weight=700&size=24&duration=3000&pause=1000&color=58A6FF&center=true&vCenter=true&width=600&height=60&lines=âš¡+From+Silicon+Dreams+to+Digital+Reality;ğŸ”¬+RTL+Architect+%7C+FPGA+Wizard+%7C+ML+Explorer;ğŸŒŸ+Building+Tomorrow's+Chips+Today" alt="Typing SVG" />
</div>

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                    ğŸ›¸ MISSION CONTROL ğŸ›¸                  â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘  ğŸ¯ Objective: Master the VLSI-ML Convergence            â•‘
â•‘  ğŸ“¡ Location: IIIT Nagpur (Electronics HQ)               â•‘  
â•‘  ğŸ”‹ Energy Level: â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘ 80% Charged       â•‘
â•‘  ğŸ§¬ DNA Sequence: 010101010 (Hardware+Software Hybrid)   â•‘
â•‘                                                          â•‘
â•‘  ğŸ“ˆ Current Experiments:                                 â•‘
â•‘    â€¢ SystemVerilog Synthesis â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ 85%           â•‘
â•‘    â€¢ Neural Network Chips   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘ 65%               â•‘
â•‘    â€¢ FPGA Acceleration      â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘ 75%               â•‘
â•‘                                                          â•‘
â•‘  ğŸŒŸ Next Quest: UVM Mastery & AI Chip Design            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### ğŸ­ Digital Persona Matrix
<table align="center">
<tr>
<td align="center" width="200">
<img src="https://github.com/Anmol-Baranwal/Cool-GIFs-For-GitHub/assets/74038190/d48893bd-0757-481c-8d7e-ba3e163feae7" width="100"><br>
<b>ğŸ”¬ VLSI Scientist</b><br>
<i>Crafting Silicon Masterpieces</i>
</td>
<td align="center" width="200">
<img src="https://github.com/Anmol-Baranwal/Cool-GIFs-For-GitHub/assets/74038190/3b4607a1-1cc6-41f1-926f-892ae880e7a5" width="100"><br>
<b>ğŸ¤– AI Architect</b><br>
<i>Neural Networks & Algorithms</i>
</td>
<td align="center" width="200">
<img src="https://github.com/Anmol-Baranwal/Cool-GIFs-For-GitHub/assets/74038190/ee0b13b8-9f38-4b8d-8f75-d4c7e9f4d0db" width="100"><br>
<b>âš¡ Code Alchemist</b><br>
<i>Transforming Ideas into Reality</i>
</td>
</tr>
</table>

### ğŸŒˆ Innovation Spectrum
<!-- Skill progression with visual flair -->
<div align="center">

**Hardware Design Journey** ğŸ”§
```
Beginner â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ Expert
         FPGA    RTL     ASIC    Verification
         â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–‘
```

**Software Mastery Path** ğŸ’»  
```
Learning â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ Mastered
         Python  C++     Verilog SystemV
         â–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   â–ˆâ–ˆâ–ˆâ–ˆâ–‘
```

**AI/ML Expedition** ğŸ§ 
```
Exploring â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ Advanced
          TensorFlow  PyTorch  Scikit  Signal
          â–ˆâ–ˆâ–ˆâ–ˆâ–ˆ       â–ˆâ–ˆâ–ˆâ–‘     â–ˆâ–ˆâ–ˆâ–ˆ    â–ˆâ–ˆâ–ˆâ–ˆâ–‘
```

</div>

### ğŸŒŸ Achievement Showcase
<!-- GitHub Profile Summary Cards -->
<img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=Ardhish2210&theme=algolia" />

<table>
<tr>
<td><img src="https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=Ardhish2210&theme=algolia" /></td>
<td><img src="https://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=Ardhish2210&theme=algolia" /></td>
</tr>
<tr>
<td><img src="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=Ardhish2210&theme=algolia" /></td>
<td><img src="https://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=Ardhish2210&theme=algolia" /></td>
</tr>
</table>
</div>
</div>

### âœ Random Dev Quote
![](https://quotes-github-readme.vercel.app/api?type=horizontal&theme=tokyonight)

---
[![](https://visitcount.itsvg.in/api?id=Ardhish2210&icon=5&color=1)](https://visitcount.itsvg.in)
