{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565282302803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565282302815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 18:38:22 2019 " "Processing started: Thu Aug 08 18:38:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565282302815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282302815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ivs_project -c ivs_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ivs_project -c ivs_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282302815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565282311424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565282311424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338258 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_006 " "Found entity 1: system_mm_interconnect_0_rsp_demux_006" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_005 " "Found entity 1: system_mm_interconnect_0_rsp_demux_005" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: system_mm_interconnect_0_rsp_demux_004" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: system_mm_interconnect_0_cmd_mux_006" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: system_mm_interconnect_0_cmd_mux_005" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: system_mm_interconnect_0_cmd_mux_004" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338489 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338489 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338489 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338489 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338607 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_012_default_decode " "Found entity 1: system_mm_interconnect_0_router_012_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338644 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_012 " "Found entity 2: system_mm_interconnect_0_router_012" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_011_default_decode " "Found entity 1: system_mm_interconnect_0_router_011_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338663 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_011 " "Found entity 2: system_mm_interconnect_0_router_011" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_010_default_decode " "Found entity 1: system_mm_interconnect_0_router_010_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338683 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_010 " "Found entity 2: system_mm_interconnect_0_router_010" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_007_default_decode " "Found entity 1: system_mm_interconnect_0_router_007_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338701 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_007 " "Found entity 2: system_mm_interconnect_0_router_007" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_mm_interconnect_0_router_006_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338719 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_006 " "Found entity 2: system_mm_interconnect_0_router_006" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338738 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338758 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338779 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3 " "Found entity 1: system_worker_3" {  } { { "system/synthesis/submodules/system_worker_3.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0 " "Found entity 1: system_worker_0_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_rsp_mux " "Found entity 1: system_worker_0_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_rsp_demux " "Found entity 1: system_worker_0_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_cmd_mux " "Found entity 1: system_worker_0_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_cmd_demux " "Found entity 1: system_worker_0_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_worker_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_worker_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_worker_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_worker_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_worker_0_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338973 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_0_mm_interconnect_0_router_002 " "Found entity 2: system_worker_0_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_worker_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_worker_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_worker_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_worker_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565282338983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_mm_interconnect_0_router_default_decode " "Found entity 1: system_worker_0_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338995 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_0_mm_interconnect_0_router " "Found entity 2: system_worker_0_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282338995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282338995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282339012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282339012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_manager_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_jtag_uart_sim_scfifo_w " "Found entity 1: system_manager_jtag_uart_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282339049 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_manager_jtag_uart_scfifo_w " "Found entity 2: system_manager_jtag_uart_scfifo_w" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282339049 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_manager_jtag_uart_sim_scfifo_r " "Found entity 3: system_manager_jtag_uart_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282339049 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_manager_jtag_uart_scfifo_r " "Found entity 4: system_manager_jtag_uart_scfifo_r" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282339049 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_manager_jtag_uart " "Found entity 5: system_manager_jtag_uart" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282339049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282339049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu " "Found entity 1: system_worker_3_cpu" {  } { { "system/synthesis/submodules/system_worker_3_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282339072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282339072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_ic_data_module " "Found entity 1: system_worker_3_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_3_cpu_cpu_ic_tag_module " "Found entity 2: system_worker_3_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker_3_cpu_cpu_bht_module " "Found entity 3: system_worker_3_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker_3_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker_3_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker_3_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker_3_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker_3_cpu_cpu_dc_tag_module " "Found entity 6: system_worker_3_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker_3_cpu_cpu_dc_data_module " "Found entity 7: system_worker_3_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker_3_cpu_cpu_dc_victim_module " "Found entity 8: system_worker_3_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker_3_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker_3_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker_3_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker_3_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker_3_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker_3_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker_3_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker_3_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker_3_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker_3_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker_3_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker_3_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker_3_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker_3_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker_3_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker_3_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker_3_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker_3_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker_3_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker_3_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker_3_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker_3_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker_3_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker_3_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker_3_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker_3_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker_3_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker_3_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker_3_cpu_cpu_nios2_oci " "Found entity 26: system_worker_3_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker_3_cpu_cpu " "Found entity 27: system_worker_3_cpu_cpu" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282340823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker_3_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282340844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker_3_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282340863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker_3_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282340883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_mult_cell " "Found entity 1: system_worker_3_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282340902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_3_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_3_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_3_cpu_cpu_test_bench " "Found entity 1: system_worker_3_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282340925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2 " "Found entity 1: system_worker_2" {  } { { "system/synthesis/submodules/system_worker_2.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282340948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu " "Found entity 1: system_worker_2_cpu" {  } { { "system/synthesis/submodules/system_worker_2_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282340966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282340966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_ic_data_module " "Found entity 1: system_worker_2_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_2_cpu_cpu_ic_tag_module " "Found entity 2: system_worker_2_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker_2_cpu_cpu_bht_module " "Found entity 3: system_worker_2_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker_2_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker_2_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker_2_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker_2_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker_2_cpu_cpu_dc_tag_module " "Found entity 6: system_worker_2_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker_2_cpu_cpu_dc_data_module " "Found entity 7: system_worker_2_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker_2_cpu_cpu_dc_victim_module " "Found entity 8: system_worker_2_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker_2_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker_2_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker_2_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker_2_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker_2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker_2_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker_2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker_2_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker_2_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker_2_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker_2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker_2_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker_2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker_2_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker_2_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker_2_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker_2_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker_2_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker_2_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker_2_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker_2_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker_2_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker_2_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker_2_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker_2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker_2_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker_2_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker_2_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker_2_cpu_cpu_nios2_oci " "Found entity 26: system_worker_2_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker_2_cpu_cpu " "Found entity 27: system_worker_2_cpu_cpu" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282342746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker_2_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282342769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker_2_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282342792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker_2_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282342813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_mult_cell " "Found entity 1: system_worker_2_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282342834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_2_cpu_cpu_test_bench " "Found entity 1: system_worker_2_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282342857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1 " "Found entity 1: system_worker_1" {  } { { "system/synthesis/submodules/system_worker_1.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282342876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu " "Found entity 1: system_worker_1_cpu" {  } { { "system/synthesis/submodules/system_worker_1_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282342895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282342895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_ic_data_module " "Found entity 1: system_worker_1_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_1_cpu_cpu_ic_tag_module " "Found entity 2: system_worker_1_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker_1_cpu_cpu_bht_module " "Found entity 3: system_worker_1_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker_1_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker_1_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker_1_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker_1_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker_1_cpu_cpu_dc_tag_module " "Found entity 6: system_worker_1_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker_1_cpu_cpu_dc_data_module " "Found entity 7: system_worker_1_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker_1_cpu_cpu_dc_victim_module " "Found entity 8: system_worker_1_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker_1_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker_1_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker_1_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker_1_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker_1_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker_1_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker_1_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker_1_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker_1_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker_1_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker_1_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker_1_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker_1_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker_1_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker_1_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker_1_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker_1_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker_1_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker_1_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker_1_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker_1_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker_1_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker_1_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker_1_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker_1_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker_1_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker_1_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker_1_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker_1_cpu_cpu_nios2_oci " "Found entity 26: system_worker_1_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker_1_cpu_cpu " "Found entity 27: system_worker_1_cpu_cpu" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282344721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker_1_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282344745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker_1_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282344769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker_1_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282344794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_mult_cell " "Found entity 1: system_worker_1_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282344818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_1_cpu_cpu_test_bench " "Found entity 1: system_worker_1_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282344845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0 " "Found entity 1: system_worker_0" {  } { { "system/synthesis/submodules/system_worker_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282344867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu " "Found entity 1: system_worker_0_cpu" {  } { { "system/synthesis/submodules/system_worker_0_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282344894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282344894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_ic_data_module " "Found entity 1: system_worker_0_cpu_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker_0_cpu_cpu_ic_tag_module " "Found entity 2: system_worker_0_cpu_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker_0_cpu_cpu_bht_module " "Found entity 3: system_worker_0_cpu_cpu_bht_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker_0_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker_0_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker_0_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker_0_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker_0_cpu_cpu_dc_tag_module " "Found entity 6: system_worker_0_cpu_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker_0_cpu_cpu_dc_data_module " "Found entity 7: system_worker_0_cpu_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker_0_cpu_cpu_dc_victim_module " "Found entity 8: system_worker_0_cpu_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker_0_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker_0_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker_0_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker_0_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker_0_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker_0_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker_0_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker_0_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker_0_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker_0_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker_0_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker_0_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker_0_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker_0_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker_0_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker_0_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker_0_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker_0_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker_0_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker_0_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker_0_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker_0_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker_0_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker_0_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker_0_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker_0_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker_0_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker_0_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker_0_cpu_cpu_nios2_oci " "Found entity 26: system_worker_0_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker_0_cpu_cpu " "Found entity 27: system_worker_0_cpu_cpu" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282346816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker_0_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282346845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker_0_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282346868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker_0_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282346893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_mult_cell " "Found entity 1: system_worker_0_cpu_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282346915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_worker_0_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_worker_0_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker_0_cpu_cpu_test_bench " "Found entity 1: system_worker_0_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282346942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_shared_ocm_mutex.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_shared_ocm_mutex.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_shared_ocm_mutex " "Found entity 1: system_shared_ocm_mutex" {  } { { "system/synthesis/submodules/system_shared_ocm_mutex.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm_mutex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282346969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_shared_ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_shared_ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_shared_ocm " "Found entity 1: system_shared_ocm" {  } { { "system/synthesis/submodules/system_shared_ocm.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282346993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282346993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_input_efifo_module " "Found entity 1: system_sdram_input_efifo_module" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282347027 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram " "Found entity 2: system_sdram" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282347027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282347027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_performance_counter_0 " "Found entity 1: system_performance_counter_0" {  } { { "system/synthesis/submodules/system_performance_counter_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282347050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282347050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager " "Found entity 1: system_manager" {  } { { "system/synthesis/submodules/system_manager.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282347072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282347072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_manager_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_ic_data_module " "Found entity 1: system_manager_cpu_ic_data_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_manager_cpu_ic_tag_module " "Found entity 2: system_manager_cpu_ic_tag_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_manager_cpu_bht_module " "Found entity 3: system_manager_cpu_bht_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_manager_cpu_register_bank_a_module " "Found entity 4: system_manager_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_manager_cpu_register_bank_b_module " "Found entity 5: system_manager_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_manager_cpu_dc_tag_module " "Found entity 6: system_manager_cpu_dc_tag_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_manager_cpu_dc_data_module " "Found entity 7: system_manager_cpu_dc_data_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_manager_cpu_dc_victim_module " "Found entity 8: system_manager_cpu_dc_victim_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_manager_cpu_nios2_oci_debug " "Found entity 9: system_manager_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_manager_cpu_nios2_oci_break " "Found entity 10: system_manager_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_manager_cpu_nios2_oci_xbrk " "Found entity 11: system_manager_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_manager_cpu_nios2_oci_dbrk " "Found entity 12: system_manager_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_manager_cpu_nios2_oci_itrace " "Found entity 13: system_manager_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_manager_cpu_nios2_oci_td_mode " "Found entity 14: system_manager_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_manager_cpu_nios2_oci_dtrace " "Found entity 15: system_manager_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_manager_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_manager_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_manager_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_manager_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_manager_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_manager_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_manager_cpu_nios2_oci_fifo " "Found entity 19: system_manager_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_manager_cpu_nios2_oci_pib " "Found entity 20: system_manager_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_manager_cpu_nios2_oci_im " "Found entity 21: system_manager_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_manager_cpu_nios2_performance_monitors " "Found entity 22: system_manager_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_manager_cpu_nios2_avalon_reg " "Found entity 23: system_manager_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_manager_cpu_ociram_sp_ram_module " "Found entity 24: system_manager_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_manager_cpu_nios2_ocimem " "Found entity 25: system_manager_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_manager_cpu_nios2_oci " "Found entity 26: system_manager_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_manager_cpu " "Found entity 27: system_manager_cpu" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282348930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_sysclk " "Found entity 1: system_manager_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282348956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_tck " "Found entity 1: system_manager_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282348980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282348980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_wrapper " "Found entity 1: system_manager_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282349003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282349003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_mult_cell " "Found entity 1: system_manager_cpu_mult_cell" {  } { { "system/synthesis/submodules/system_manager_cpu_mult_cell.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282349028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282349028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_manager_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_manager_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_test_bench " "Found entity 1: system_manager_cpu_test_bench" {  } { { "system/synthesis/submodules/system_manager_cpu_test_bench.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282349054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282349054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file system/synthesis/submodules/system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_altpll_0_dffpipe_l2c " "Found entity 1: system_altpll_0_dffpipe_l2c" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282349110 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_altpll_0_stdsync_sv6 " "Found entity 2: system_altpll_0_stdsync_sv6" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282349110 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_altpll_0_altpll_nqa2 " "Found entity 3: system_altpll_0_altpll_nqa2" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282349110 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_altpll_0 " "Found entity 4: system_altpll_0" {  } { { "system/synthesis/submodules/system_altpll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282349110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282349110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ivs_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ivs_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ivs_project " "Found entity 1: ivs_project" {  } { { "ivs_project.bdf" "" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282349160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282349160 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(318) " "Verilog HDL or VHDL warning at system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565282349226 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(328) " "Verilog HDL or VHDL warning at system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565282349226 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(338) " "Verilog HDL or VHDL warning at system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565282349227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram.v(682) " "Verilog HDL or VHDL warning at system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565282349230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ivs_project " "Elaborating entity \"ivs_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565282350260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:inst " "Elaborating entity \"system\" for hierarchy \"system:inst\"" {  } { { "ivs_project.bdf" "inst" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { { 32 264 520 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282350378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0 system:inst\|system_altpll_0:altpll_0 " "Elaborating entity \"system_altpll_0\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\"" {  } { { "system/synthesis/system.v" "altpll_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282350556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_stdsync_sv6 system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"system_altpll_0_stdsync_sv6\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "system/synthesis/submodules/system_altpll_0.v" "stdsync2" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282350633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_dffpipe_l2c system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"system_altpll_0_dffpipe_l2c\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "system/synthesis/submodules/system_altpll_0.v" "dffpipe3" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282350716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_altpll_nqa2 system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1 " "Elaborating entity \"system_altpll_0_altpll_nqa2\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_nqa2:sd1\"" {  } { { "system/synthesis/submodules/system_altpll_0.v" "sd1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282350792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager system:inst\|system_manager:manager " "Elaborating entity \"system_manager\" for hierarchy \"system:inst\|system_manager:manager\"" {  } { { "system/synthesis/system.v" "manager" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282350893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu system:inst\|system_manager:manager\|system_manager_cpu:cpu " "Elaborating entity \"system_manager_cpu\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_manager.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282351066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_test_bench system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_test_bench:the_system_manager_cpu_test_bench " "Elaborating entity \"system_manager_cpu_test_bench\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_test_bench:the_system_manager_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282352181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ic_data_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data " "Elaborating entity \"system_manager_cpu_ic_data_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282352345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282352893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282353170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282353170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282353192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ic_tag_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag " "Elaborating entity \"system_manager_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282353432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282353562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77d1 " "Found entity 1: altsyncram_77d1" {  } { { "db/altsyncram_77d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_77d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282353796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282353796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_77d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_77d1:auto_generated " "Elaborating entity \"altsyncram_77d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_77d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282353819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_bht_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht " "Elaborating entity \"system_manager_cpu_bht_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282354024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282354122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282354380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282354380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282354408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_register_bank_a_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a " "Elaborating entity \"system_manager_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282354602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282354695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282354940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282354940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282354962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_register_bank_b_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b " "Elaborating entity \"system_manager_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282355172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_mult_cell system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell " "Elaborating entity \"system_manager_cpu_mult_cell\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282355367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "system/synthesis/submodules/system_manager_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282355615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282355843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282355843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282355915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282356382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282356582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282356756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282356875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282357197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282358126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282358270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282358605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282358932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282359082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282359199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282359571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282361902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282362558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282362686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282362957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282363105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282363423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282363751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_tag_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag " "Elaborating entity \"system_manager_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282376421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282376562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pic1 " "Found entity 1: altsyncram_pic1" {  } { { "db/altsyncram_pic1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_pic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282376797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282376797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pic1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pic1:auto_generated " "Elaborating entity \"altsyncram_pic1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282376820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_data_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data " "Elaborating entity \"system_manager_cpu_dc_data_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282377034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282377148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdf1 " "Found entity 1: altsyncram_sdf1" {  } { { "db/altsyncram_sdf1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_sdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282377397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282377397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdf1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_sdf1:auto_generated " "Elaborating entity \"altsyncram_sdf1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_sdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282377421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_victim_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim " "Elaborating entity \"system_manager_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282377649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282377746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282377989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282377989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282378019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci " "Elaborating entity \"system_manager_cpu_nios2_oci\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282378237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_debug system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug " "Elaborating entity \"system_manager_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282378441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282378668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_break system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break " "Elaborating entity \"system_manager_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282378825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_xbrk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_xbrk:the_system_manager_cpu_nios2_oci_xbrk " "Elaborating entity \"system_manager_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_xbrk:the_system_manager_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282379061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_dbrk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dbrk:the_system_manager_cpu_nios2_oci_dbrk " "Elaborating entity \"system_manager_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dbrk:the_system_manager_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282379224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_itrace system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace " "Elaborating entity \"system_manager_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282379362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_dtrace system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace " "Elaborating entity \"system_manager_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282379509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_td_mode system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\|system_manager_cpu_nios2_oci_td_mode:system_manager_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_manager_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\|system_manager_cpu_nios2_oci_td_mode:system_manager_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282379794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282379929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_compute_input_tm_cnt:the_system_manager_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_manager_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_compute_input_tm_cnt:the_system_manager_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282380140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_wrptr_inc:the_system_manager_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_wrptr_inc:the_system_manager_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282380271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_cnt_inc:the_system_manager_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_cnt_inc:the_system_manager_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282380422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_pib system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_pib:the_system_manager_cpu_nios2_oci_pib " "Elaborating entity \"system_manager_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_pib:the_system_manager_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282380571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_im system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_im:the_system_manager_cpu_nios2_oci_im " "Elaborating entity \"system_manager_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_im:the_system_manager_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282380691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_avalon_reg system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg " "Elaborating entity \"system_manager_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282380851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_ocimem system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem " "Elaborating entity \"system_manager_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282380989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ociram_sp_ram_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram " "Elaborating entity \"system_manager_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "system_manager_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282381240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282381340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282381600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282381600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282381626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_wrapper system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper " "Elaborating entity \"system_manager_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282381775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_tck system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck " "Elaborating entity \"system_manager_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" "the_system_manager_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282381851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_sysclk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk " "Elaborating entity \"system_manager_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" "the_system_manager_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282382113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\"" {  } { { "system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" "system_manager_cpu_debug_slave_phy" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282382511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282382585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282384676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282385146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_jtag_uart system:inst\|system_manager_jtag_uart:manager_jtag_uart " "Elaborating entity \"system_manager_jtag_uart\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\"" {  } { { "system/synthesis/system.v" "manager_jtag_uart" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282385368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_jtag_uart_scfifo_w system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w " "Elaborating entity \"system_manager_jtag_uart_scfifo_w\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "the_system_manager_jtag_uart_scfifo_w" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282385430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "wfifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282386184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282386217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282386218 ""}  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565282386218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282386418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282386418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282386438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282386569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282386569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282386594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282386718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282386718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282386758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282386959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282386959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282387016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282387284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282387284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282387326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282387536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282387536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282387574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_jtag_uart_scfifo_r system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r " "Elaborating entity \"system_manager_jtag_uart_scfifo_r\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "the_system_manager_jtag_uart_scfifo_r" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282387744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "system_manager_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282388941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282389025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282389025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282389025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282389025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282389025 ""}  } { { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565282389025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282389152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:inst\|system_manager_jtag_uart:manager_jtag_uart\|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282389225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_performance_counter_0 system:inst\|system_performance_counter_0:performance_counter_0 " "Elaborating entity \"system_performance_counter_0\" for hierarchy \"system:inst\|system_performance_counter_0:performance_counter_0\"" {  } { { "system/synthesis/system.v" "performance_counter_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282389341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram system:inst\|system_sdram:sdram " "Elaborating entity \"system_sdram\" for hierarchy \"system:inst\|system_sdram:sdram\"" {  } { { "system/synthesis/system.v" "sdram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282389595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_input_efifo_module system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module " "Elaborating entity \"system_sdram_input_efifo_module\" for hierarchy \"system:inst\|system_sdram:sdram\|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module\"" {  } { { "system/synthesis/submodules/system_sdram.v" "the_system_sdram_input_efifo_module" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282389765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_shared_ocm system:inst\|system_shared_ocm:shared_ocm " "Elaborating entity \"system_shared_ocm\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\"" {  } { { "system/synthesis/system.v" "shared_ocm" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282389842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_shared_ocm.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282389931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_shared_ocm.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282390005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_shared_ocm.hex " "Parameter \"init_file\" = \"system_shared_ocm.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282390005 ""}  } { { "system/synthesis/submodules/system_shared_ocm.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565282390005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5642.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5642.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5642 " "Found entity 1: altsyncram_5642" {  } { { "db/altsyncram_5642.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_5642.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282390223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282390223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5642 system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\|altsyncram_5642:auto_generated " "Elaborating entity \"altsyncram_5642\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\|altsyncram_5642:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282390248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_shared_ocm_mutex system:inst\|system_shared_ocm_mutex:shared_ocm_mutex " "Elaborating entity \"system_shared_ocm_mutex\" for hierarchy \"system:inst\|system_shared_ocm_mutex:shared_ocm_mutex\"" {  } { { "system/synthesis/system.v" "shared_ocm_mutex" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282391348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0 system:inst\|system_worker_0:worker_0 " "Elaborating entity \"system_worker_0\" for hierarchy \"system:inst\|system_worker_0:worker_0\"" {  } { { "system/synthesis/system.v" "worker_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282391425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu " "Elaborating entity \"system_worker_0_cpu\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282391520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu " "Elaborating entity \"system_worker_0_cpu_cpu\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282391670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_test_bench system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_test_bench:the_system_worker_0_cpu_cpu_test_bench " "Elaborating entity \"system_worker_0_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_test_bench:the_system_worker_0_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282392762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_ic_data_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data " "Elaborating entity \"system_worker_0_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282392927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_ic_tag_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag " "Elaborating entity \"system_worker_0_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282393194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282393291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7d1 " "Found entity 1: altsyncram_d7d1" {  } { { "db/altsyncram_d7d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_d7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282393549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282393549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7d1 system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_d7d1:auto_generated " "Elaborating entity \"altsyncram_d7d1\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_d7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282393572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_bht_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht " "Elaborating entity \"system_worker_0_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282393771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_register_bank_a_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker_0_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282394028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_register_bank_b_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker_0_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282394285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_mult_cell system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell " "Elaborating entity \"system_worker_0_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282394480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_dc_tag_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag " "Elaborating entity \"system_worker_0_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282413148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282413243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dic1 " "Found entity 1: altsyncram_dic1" {  } { { "db/altsyncram_dic1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/altsyncram_dic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282413515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282413515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dic1 system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dic1:auto_generated " "Elaborating entity \"altsyncram_dic1\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282413539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_dc_data_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data " "Elaborating entity \"system_worker_0_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282413744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_dc_victim_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim " "Elaborating entity \"system_worker_0_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282414001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282414274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_debug system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282414495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_break system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_break:the_system_worker_0_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_break:the_system_worker_0_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282414682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_xbrk:the_system_worker_0_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_xbrk:the_system_worker_0_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282414987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dbrk:the_system_worker_0_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dbrk:the_system_worker_0_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282415124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_itrace system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_itrace:the_system_worker_0_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_itrace:the_system_worker_0_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282415260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dtrace:the_system_worker_0_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dtrace:the_system_worker_0_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282415397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dtrace:the_system_worker_0_cpu_cpu_nios2_oci_dtrace\|system_worker_0_cpu_cpu_nios2_oci_td_mode:system_worker_0_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_dtrace:the_system_worker_0_cpu_cpu_nios2_oci_dtrace\|system_worker_0_cpu_cpu_nios2_oci_td_mode:system_worker_0_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282415677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_fifo system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282415816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282416010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282416147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_fifo:the_system_worker_0_cpu_cpu_nios2_oci_fifo\|system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282416279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_pib system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_pib:the_system_worker_0_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_pib:the_system_worker_0_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282416403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_oci_im system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_im:the_system_worker_0_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_oci_im:the_system_worker_0_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282416601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_avalon_reg system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_avalon_reg:the_system_worker_0_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_avalon_reg:the_system_worker_0_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282416749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_nios2_ocimem system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker_0_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282416891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem\|system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker_0_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem\|system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "system_worker_0_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282417127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_debug_slave_wrapper system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker_0_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282417366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_debug_slave_tck system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker_0_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_0_cpu_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282417446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_cpu_cpu_debug_slave_sysclk system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker_0_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci\|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper\|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_0_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282417707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:inst\|system_worker_0:worker_0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "mm_bridge_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282419780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0 system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_worker_0_mm_interconnect_0\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "mm_interconnect_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282419858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282420990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282421205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_router system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router:router " "Elaborating entity \"system_worker_0_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "router" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282421382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_router_default_decode system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router:router\|system_worker_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_worker_0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router:router\|system_worker_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282421469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_router_002 system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_worker_0_mm_interconnect_0_router_002\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "router_002" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282421580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_router_002_default_decode system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router_002:router_002\|system_worker_0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_worker_0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_router_002:router_002\|system_worker_0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282421640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282421795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_cmd_demux system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_worker_0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282421896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_cmd_mux system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_worker_0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282421983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_rsp_demux system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_worker_0_mm_interconnect_0_rsp_demux\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_0_mm_interconnect_0_rsp_mux system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_worker_0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_worker_0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:inst\|system_worker_0:worker_0\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:inst\|system_worker_0:worker_0\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "irq_mapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "rst_controller" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|system_worker_0:worker_0\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/submodules/system_worker_0.v" "rst_controller_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282422979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1 system:inst\|system_worker_1:worker_1 " "Elaborating entity \"system_worker_1\" for hierarchy \"system:inst\|system_worker_1:worker_1\"" {  } { { "system/synthesis/system.v" "worker_1" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282423068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu " "Elaborating entity \"system_worker_1_cpu\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_1.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282423155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu " "Elaborating entity \"system_worker_1_cpu_cpu\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282423310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_test_bench system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_test_bench:the_system_worker_1_cpu_cpu_test_bench " "Elaborating entity \"system_worker_1_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_test_bench:the_system_worker_1_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282424468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_ic_data_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data " "Elaborating entity \"system_worker_1_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282424672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_ic_tag_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag " "Elaborating entity \"system_worker_1_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282424922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_bht_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht " "Elaborating entity \"system_worker_1_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282425191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_register_bank_a_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker_1_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282425462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_register_bank_b_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker_1_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282425721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_mult_cell system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell " "Elaborating entity \"system_worker_1_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282425921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_dc_tag_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag " "Elaborating entity \"system_worker_1_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282444203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_dc_data_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data " "Elaborating entity \"system_worker_1_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282444464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_dc_victim_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim " "Elaborating entity \"system_worker_1_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282444727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282444986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_debug system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282445169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_break system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_break:the_system_worker_1_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_break:the_system_worker_1_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282445344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_xbrk:the_system_worker_1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_xbrk:the_system_worker_1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282445510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dbrk:the_system_worker_1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dbrk:the_system_worker_1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282445634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_itrace system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_itrace:the_system_worker_1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_itrace:the_system_worker_1_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282445772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dtrace:the_system_worker_1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dtrace:the_system_worker_1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282445910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dtrace:the_system_worker_1_cpu_cpu_nios2_oci_dtrace\|system_worker_1_cpu_cpu_nios2_oci_td_mode:system_worker_1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_dtrace:the_system_worker_1_cpu_cpu_nios2_oci_dtrace\|system_worker_1_cpu_cpu_nios2_oci_td_mode:system_worker_1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282446082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_fifo system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282446212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282446437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282446563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_fifo:the_system_worker_1_cpu_cpu_nios2_oci_fifo\|system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282446721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_pib system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_pib:the_system_worker_1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_pib:the_system_worker_1_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282446865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_oci_im system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_im:the_system_worker_1_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_oci_im:the_system_worker_1_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282447002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_avalon_reg system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_avalon_reg:the_system_worker_1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_avalon_reg:the_system_worker_1_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282447130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_nios2_ocimem system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker_1_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282447258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem\|system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker_1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem\|system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "system_worker_1_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282447454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_debug_slave_wrapper system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker_1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282447650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_debug_slave_tck system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker_1_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_1_cpu_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282447719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_1_cpu_cpu_debug_slave_sysclk system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker_1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci\|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper\|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_1_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282447908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2 system:inst\|system_worker_2:worker_2 " "Elaborating entity \"system_worker_2\" for hierarchy \"system:inst\|system_worker_2:worker_2\"" {  } { { "system/synthesis/system.v" "worker_2" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282451039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu " "Elaborating entity \"system_worker_2_cpu\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_2.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282451136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu " "Elaborating entity \"system_worker_2_cpu_cpu\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282451275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_test_bench system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_test_bench:the_system_worker_2_cpu_cpu_test_bench " "Elaborating entity \"system_worker_2_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_test_bench:the_system_worker_2_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282452333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_ic_data_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data " "Elaborating entity \"system_worker_2_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282452503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_ic_tag_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag " "Elaborating entity \"system_worker_2_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282452758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_bht_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht " "Elaborating entity \"system_worker_2_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282453022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_register_bank_a_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker_2_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282453278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_register_bank_b_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker_2_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282453521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_mult_cell system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell " "Elaborating entity \"system_worker_2_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282453795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_dc_tag_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag " "Elaborating entity \"system_worker_2_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282471802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_dc_data_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data " "Elaborating entity \"system_worker_2_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282472067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_dc_victim_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim " "Elaborating entity \"system_worker_2_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282472325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282472582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_debug system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282472755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_break system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_break:the_system_worker_2_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_break:the_system_worker_2_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282472952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_xbrk:the_system_worker_2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_xbrk:the_system_worker_2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282473187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dbrk:the_system_worker_2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dbrk:the_system_worker_2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282473328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_itrace system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_itrace:the_system_worker_2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_itrace:the_system_worker_2_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282473516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dtrace:the_system_worker_2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dtrace:the_system_worker_2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282473662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dtrace:the_system_worker_2_cpu_cpu_nios2_oci_dtrace\|system_worker_2_cpu_cpu_nios2_oci_td_mode:system_worker_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_dtrace:the_system_worker_2_cpu_cpu_nios2_oci_dtrace\|system_worker_2_cpu_cpu_nios2_oci_td_mode:system_worker_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282473943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_fifo system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282474059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282474254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282474378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_fifo:the_system_worker_2_cpu_cpu_nios2_oci_fifo\|system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282474524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_pib system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_pib:the_system_worker_2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_pib:the_system_worker_2_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282474659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_oci_im system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_im:the_system_worker_2_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_oci_im:the_system_worker_2_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282474796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_avalon_reg system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_avalon_reg:the_system_worker_2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_avalon_reg:the_system_worker_2_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282474949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_nios2_ocimem system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker_2_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282475091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem\|system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker_2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem\|system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "system_worker_2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282475328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_debug_slave_wrapper system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker_2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282475526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_debug_slave_tck system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker_2_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_2_cpu_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282475591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_2_cpu_cpu_debug_slave_sysclk system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker_2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci\|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper\|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282475826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3 system:inst\|system_worker_3:worker_3 " "Elaborating entity \"system_worker_3\" for hierarchy \"system:inst\|system_worker_3:worker_3\"" {  } { { "system/synthesis/system.v" "worker_3" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282478976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu " "Elaborating entity \"system_worker_3_cpu\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_3.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282479058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu " "Elaborating entity \"system_worker_3_cpu_cpu\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu.v" "cpu" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282479234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_test_bench system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_test_bench:the_system_worker_3_cpu_cpu_test_bench " "Elaborating entity \"system_worker_3_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_test_bench:the_system_worker_3_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_test_bench" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282480286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_ic_data_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data " "Elaborating entity \"system_worker_3_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_ic_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282480446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_ic_tag_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag " "Elaborating entity \"system_worker_3_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_ic_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282480703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_bht_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht " "Elaborating entity \"system_worker_3_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_bht" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282480969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_register_bank_a_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker_3_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_register_bank_a" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282481221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_register_bank_b_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker_3_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_register_bank_b" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282481473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_mult_cell system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell " "Elaborating entity \"system_worker_3_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_mult_cell" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282481656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_dc_tag_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag " "Elaborating entity \"system_worker_3_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_dc_tag" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282499262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_dc_data_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data " "Elaborating entity \"system_worker_3_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_dc_data" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282499509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_dc_victim_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim " "Elaborating entity \"system_worker_3_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_dc_victim" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282499756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282500010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_debug system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282500193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_break system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_break:the_system_worker_3_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_break:the_system_worker_3_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_break" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282500382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_xbrk:the_system_worker_3_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_xbrk:the_system_worker_3_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282500996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dbrk:the_system_worker_3_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dbrk:the_system_worker_3_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282501165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_itrace system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_itrace:the_system_worker_3_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_itrace:the_system_worker_3_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282501296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dtrace:the_system_worker_3_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dtrace:the_system_worker_3_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282501449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dtrace:the_system_worker_3_cpu_cpu_nios2_oci_dtrace\|system_worker_3_cpu_cpu_nios2_oci_td_mode:system_worker_3_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_dtrace:the_system_worker_3_cpu_cpu_nios2_oci_dtrace\|system_worker_3_cpu_cpu_nios2_oci_td_mode:system_worker_3_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282501720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_fifo system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282501852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282502058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282502192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_fifo:the_system_worker_3_cpu_cpu_nios2_oci_fifo\|system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282502330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_pib system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_pib:the_system_worker_3_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_pib:the_system_worker_3_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282502483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_oci_im system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_im:the_system_worker_3_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_oci_im:the_system_worker_3_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_im" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282502609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_avalon_reg system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_avalon_reg:the_system_worker_3_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_avalon_reg:the_system_worker_3_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282502757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_nios2_ocimem system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker_3_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_ocimem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282502897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem\|system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker_3_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem\|system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "system_worker_3_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282503049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_debug_slave_wrapper system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker_3_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282503225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_debug_slave_tck system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker_3_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_3_cpu_cpu_debug_slave_tck" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282503293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker_3_cpu_cpu_debug_slave_sysclk system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker_3_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci\|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper\|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" "the_system_worker_3_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282503482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:inst\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/system.v" "mm_interconnect_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282506555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_data_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_data_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282507584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_instruction_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_instruction_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282507658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:worker_0_worker_out_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:worker_0_worker_out_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_0_worker_out_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282507732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_jtag_uart_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282507881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282507968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_debug_mem_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_debug_mem_slave_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "shared_ocm_s1_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_mutex_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_mutex_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "shared_ocm_mutex_s1_translator" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_data_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_data_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_instruction_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_instruction_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_0_worker_out_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_0_worker_out_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_0_worker_out_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_1_worker_out_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_1_worker_out_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_1_worker_out_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_2_worker_out_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_2_worker_out_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_2_worker_out_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_3_worker_out_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker_3_worker_out_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "worker_3_worker_out_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:manager_jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:manager_jtag_uart_avalon_jtag_slave_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:manager_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:manager_jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282508861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "shared_ocm_mutex_s1_agent_rdata_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282509997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_mm_interconnect_0_router_006\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_006" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"system_mm_interconnect_0_router_007\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_007" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_010 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"system_mm_interconnect_0_router_010\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_010:router_010\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_010" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_010_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_010:router_010\|system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_010:router_010\|system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_011 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"system_mm_interconnect_0_router_011\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_011" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_011_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\|system_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_011_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_011:router_011\|system_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_011.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_012 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"system_mm_interconnect_0_router_012\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_012:router_012\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_012" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_012_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_012:router_012\|system_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_012_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_012:router_012\|system_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_012.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_data_master_limiter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "manager_data_master_limiter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282510990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 3896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_004 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_004.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_005 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282511956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_005.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_006 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_006\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_006.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_004 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_005 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_005\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_006 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_006\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282512996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282513063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282513398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565282513424 "|ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565282513426 "|ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565282513426 "|ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282513569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "crosser" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 4776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282513704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282513788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282513899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_004 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v" 5227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282514585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282514642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/system.v" "rst_controller" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282514757 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker_3_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker_3_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "the_system_worker_3_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565282523624 "|ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_oci_itrace:the_system_worker_3_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker_2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker_2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "the_system_worker_2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565282523971 "|ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_oci_itrace:the_system_worker_2_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker_1_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker_1_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "the_system_worker_1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565282524320 "|ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_oci_itrace:the_system_worker_1_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker_0_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker_0_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "the_system_worker_0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565282524756 "|ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_oci_itrace:the_system_worker_0_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_manager_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_manager_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_itrace" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1565282524984 "|ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565282528877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.08.18:42:19 Progress: Loading sldce3601c6/alt_sld_fab_wrapper_hw.tcl " "2019.08.08.18:42:19 Progress: Loading sldce3601c6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282539621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282547168 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282547939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282555847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282556252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282556693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282557236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282557266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282557294 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565282558205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce3601c6/alt_sld_fab.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282559323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282559323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282559802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282559802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282559854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282559854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282560080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282560080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282560392 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282560392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282560392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/ip/sldce3601c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282560673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282560673 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1565282591572 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1565282591572 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_0:worker_0\|system_worker_0_cpu:cpu\|system_worker_0_cpu_cpu:cpu\|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_1:worker_1\|system_worker_1_cpu:cpu\|system_worker_1_cpu_cpu:cpu\|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_2:worker_2\|system_worker_2_cpu:cpu\|system_worker_2_cpu_cpu:cpu\|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker_3:worker_3\|system_worker_3_cpu:cpu\|system_worker_3_cpu_cpu:cpu\|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1565282614661 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1565282614661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282615162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615162 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565282615162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282615377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282615377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282615636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565282615636 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565282615636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565282615828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282615828 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1565282625903 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1565282625903 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565282626302 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565282626302 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565282626302 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565282626302 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1565282626302 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1565282626302 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1565282626302 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1565282626303 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1565282626303 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565282626445 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 442 -1 0 } } { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 356 -1 0 } } { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "system/synthesis/submodules/system_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 352 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 7644 -1 0 } } { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "system/synthesis/submodules/system_manager_jtag_uart.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v" 398 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 7644 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 7644 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 7644 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 7644 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "system/synthesis/submodules/system_manager_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 5896 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 7653 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 2618 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 4045 -1 0 } } { "system/synthesis/submodules/system_worker_0_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_0_cpu_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_worker_1_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_1_cpu_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_worker_2_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_2_cpu_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_worker_3_cpu_cpu.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_worker_3_cpu_cpu.v" 5815 -1 0 } } { "system/synthesis/submodules/system_shared_ocm_mutex.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm_mutex.v" 61 -1 0 } } { "system/synthesis/submodules/system_shared_ocm_mutex.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm_mutex.v" 53 -1 0 } } { "system/synthesis/submodules/system_shared_ocm_mutex.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm_mutex.v" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565282628012 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565282628013 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "ivs_project.bdf" "" { Schematic "C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf" { { 224 88 264 240 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565282649627 "|ivs_project|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565282649626 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282654066 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "551 " "551 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565282694941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282697012 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565282698181 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565282698181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282699321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dejan/13m041vs_projekat/ivs_project/output_files/ivs_project.map.smsg " "Generated suppressed messages file C:/Users/Dejan/13m041vs_projekat/ivs_project/output_files/ivs_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282708451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565282734486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565282734486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25280 " "Implemented 25280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565282739407 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565282739407 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1565282739407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23882 " "Implemented 23882 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565282739407 ""} { "Info" "ICUT_CUT_TM_RAMS" "1321 " "Implemented 1321 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565282739407 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1565282739407 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1565282739407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565282739407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5328 " "Peak virtual memory: 5328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565282739890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 18:45:39 2019 " "Processing ended: Thu Aug 08 18:45:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565282739890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:17 " "Elapsed time: 00:07:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565282739890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:07 " "Total CPU time (on all processors): 00:08:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565282739890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565282739890 ""}
