{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554059147230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554059147238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 16:05:47 2019 " "Processing started: Sun Mar 31 16:05:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554059147238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059147238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_dodge_game -c vga_dodge_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_dodge_game -c vga_dodge_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059147238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554059148307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554059148307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_generator-arch " "Found design unit 1: ball_generator-arch" {  } { { "ball_generator.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177048 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_generator " "Found entity 1: ball_generator" {  } { { "ball_generator.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177055 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file adc/synthesis/submodules/adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_PLL_dffpipe_l2c " "Found entity 1: adc_PLL_dffpipe_l2c" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177077 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_PLL_stdsync_sv6 " "Found entity 2: adc_PLL_stdsync_sv6" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177077 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_PLL_altpll_6b92 " "Found entity 3: adc_PLL_altpll_6b92" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177077 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_PLL " "Found entity 4: adc_PLL" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ADC " "Found entity 1: adc_ADC" {  } { { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177099 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554059177106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-arch " "Found design unit 1: vga_driver-arch" {  } { { "vga_driver.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_driver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177139 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player-behave " "Found design unit 1: player-behave" {  } { { "player.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/player.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177146 ""} { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/player.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "joystick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file joystick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 joystick-behave " "Found design unit 1: joystick-behave" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177153 ""} { "Info" "ISGN_ENTITY_NAME" "1 joystick " "Found entity 1: joystick" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disk_graph.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disk_graph.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disk_graph-behave " "Found design unit 1: disk_graph-behave" {  } { { "disk_graph.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/disk_graph.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177160 ""} { "Info" "ISGN_ENTITY_NAME" "1 disk_graph " "Found entity 1: disk_graph" {  } { { "disk_graph.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/disk_graph.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_dodge_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_dodge_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_dodge_game-behave " "Found design unit 1: vga_dodge_game-behave" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177169 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_dodge_game " "Found entity 1: vga_dodge_game" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behave " "Found design unit 1: ball-behave" {  } { { "ball.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177184 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/font_rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_timer-behave " "Found design unit 1: display_timer-behave" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177191 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_timer " "Found entity 1: display_timer" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_score-behave " "Found design unit 1: display_score-behave" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177200 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_score " "Found entity 1: display_score" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_menu-behave " "Found design unit 1: display_menu-behave" {  } { { "display_menu.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_menu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177207 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_menu " "Found entity 1: display_menu" {  } { { "display_menu.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_menu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_speed_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_speed_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_speed_rom-behave " "Found design unit 1: ball_speed_rom-behave" {  } { { "ball_speed_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_speed_rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177214 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_speed_rom " "Found entity 1: ball_speed_rom" {  } { { "ball_speed_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_speed_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorshift32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xorshift32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorshift32-behave " "Found design unit 1: xorshift32-behave" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177222 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorshift32 " "Found entity 1: xorshift32" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_dodge_game " "Elaborating entity \"vga_dodge_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554059177438 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_led vga_dodge_game.vhd(14) " "VHDL Signal Declaration warning at vga_dodge_game.vhd(14): used implicit default value for signal \"d_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554059177440 "|vga_dodge_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga\"" {  } { { "vga_dodge_game.vhd" "vga" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177473 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_on vga_driver.vhd(33) " "Verilog HDL or VHDL warning at vga_driver.vhd(33): object \"video_on\" assigned a value but never read" {  } { { "vga_driver.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_driver.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554059177475 "|vga_dodge_game|vga_driver:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_menu display_menu:menu " "Elaborating entity \"display_menu\" for hierarchy \"display_menu:menu\"" {  } { { "vga_dodge_game.vhd" "menu" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom display_menu:menu\|font_rom:F " "Elaborating entity \"font_rom\" for hierarchy \"display_menu:menu\|font_rom:F\"" {  } { { "display_menu.vhd" "F" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_menu.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg font_rom.vhd(23) " "Verilog HDL or VHDL warning at font_rom.vhd(23): object \"addr_reg\" assigned a value but never read" {  } { { "font_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/font_rom.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554059177487 "|vga_dodge_game|display_menu:menu|font_rom:F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_timer display_timer:timer " "Elaborating entity \"display_timer\" for hierarchy \"display_timer:timer\"" {  } { { "vga_dodge_game.vhd" "timer" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_1 display_timer.vhd(128) " "VHDL Process Statement warning at display_timer.vhd(128): signal \"timer_seg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177494 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_2 display_timer.vhd(129) " "VHDL Process Statement warning at display_timer.vhd(129): signal \"timer_seg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177494 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_3 display_timer.vhd(130) " "VHDL Process Statement warning at display_timer.vhd(130): signal \"timer_seg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177494 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_4 display_timer.vhd(131) " "VHDL Process Statement warning at display_timer.vhd(131): signal \"timer_seg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177494 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_5 display_timer.vhd(132) " "VHDL Process Statement warning at display_timer.vhd(132): signal \"timer_seg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177494 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_6 display_timer.vhd(133) " "VHDL Process Statement warning at display_timer.vhd(133): signal \"timer_seg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177494 "|vga_dodge_game|display_timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_score display_score:score " "Elaborating entity \"display_score\" for hierarchy \"display_score:score\"" {  } { { "vga_dodge_game.vhd" "score" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_counter display_score.vhd(69) " "Verilog HDL or VHDL warning at display_score.vhd(69): object \"score_counter\" assigned a value but never read" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554059177529 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_1 display_score.vhd(130) " "VHDL Process Statement warning at display_score.vhd(130): signal \"score_seg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177531 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_2 display_score.vhd(131) " "VHDL Process Statement warning at display_score.vhd(131): signal \"score_seg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177531 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_3 display_score.vhd(132) " "VHDL Process Statement warning at display_score.vhd(132): signal \"score_seg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177531 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_4 display_score.vhd(133) " "VHDL Process Statement warning at display_score.vhd(133): signal \"score_seg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177531 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_5 display_score.vhd(134) " "VHDL Process Statement warning at display_score.vhd(134): signal \"score_seg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177532 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_6 display_score.vhd(135) " "VHDL Process Statement warning at display_score.vhd(135): signal \"score_seg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059177532 "|vga_dodge_game|display_score:score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joystick joystick:joy " "Elaborating entity \"joystick\" for hierarchy \"joystick:joy\"" {  } { { "vga_dodge_game.vhd" "joy" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_ready joystick.vhd(53) " "Verilog HDL or VHDL warning at joystick.vhd(53): object \"command_ready\" assigned a value but never read" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554059177567 "|vga_dodge_game|joystick:joy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_startofpacket joystick.vhd(57) " "Verilog HDL or VHDL warning at joystick.vhd(57): object \"response_startofpacket\" assigned a value but never read" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554059177567 "|vga_dodge_game|joystick:joy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_endofpacket joystick.vhd(58) " "Verilog HDL or VHDL warning at joystick.vhd(58): object \"response_endofpacket\" assigned a value but never read" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554059177567 "|vga_dodge_game|joystick:joy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc joystick:joy\|adc:joystick_adc " "Elaborating entity \"adc\" for hierarchy \"joystick:joy\|adc:joystick_adc\"" {  } { { "joystick.vhd" "joystick_adc" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ADC joystick:joy\|adc:joystick_adc\|adc_ADC:adc " "Elaborating entity \"adc_ADC\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\"" {  } { { "adc/synthesis/adc.vhd" "adc" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\"" {  } { { "adc/synthesis/submodules/adc_ADC.v" "control_internal" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554059177585 "|vga_driver|player:P1|adc:joystick|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177636 ""}  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554059177636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554059177887 ""}  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554059177887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059177960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059177960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059177963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059178009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059178009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059178055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059178055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059178133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059178133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059178217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059178217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554059178294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059178294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_PLL joystick:joy\|adc:joystick_adc\|adc_PLL:pll " "Elaborating entity \"adc_PLL\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\"" {  } { { "adc/synthesis/adc.vhd" "pll" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_PLL_stdsync_sv6 joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_PLL_stdsync_sv6\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_stdsync_sv6:stdsync2\"" {  } { { "adc/synthesis/submodules/adc_PLL.v" "stdsync2" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_PLL_dffpipe_l2c joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_stdsync_sv6:stdsync2\|adc_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_PLL_dffpipe_l2c\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_stdsync_sv6:stdsync2\|adc_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "adc/synthesis/submodules/adc_PLL.v" "dffpipe3" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_PLL_altpll_6b92 joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1 " "Elaborating entity \"adc_PLL_altpll_6b92\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\"" {  } { { "adc/synthesis/submodules/adc_PLL.v" "sd1" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\"" {  } { { "adc/synthesis/adc.vhd" "rst_controller" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:P1 " "Elaborating entity \"player\" for hierarchy \"player:P1\"" {  } { { "vga_dodge_game.vhd" "P1" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk_graph player:P1\|disk_graph:player_graph " "Elaborating entity \"disk_graph\" for hierarchy \"player:P1\|disk_graph:player_graph\"" {  } { { "player.vhd" "player_graph" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/player.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_generator ball_generator:B " "Elaborating entity \"ball_generator\" for hierarchy \"ball_generator:B\"" {  } { { "vga_dodge_game.vhd" "B" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178398 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_color ball_generator.vhd(21) " "VHDL Signal Declaration warning at ball_generator.vhd(21): used explicit default value for signal \"ball_color\" because signal was never assigned a value" {  } { { "ball_generator.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1554059178401 "|vga_dodge_game|ball_generator:B"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ball_generator.vhd(75) " "VHDL Process Statement warning at ball_generator.vhd(75): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_generator.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059178401 "|vga_dodge_game|ball_generator:B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball_generator:B\|ball:B0 " "Elaborating entity \"ball\" for hierarchy \"ball_generator:B\|ball:B0\"" {  } { { "ball_generator.vhd" "B0" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorshift32 ball_generator:B\|ball:B0\|xorshift32:RNG " "Elaborating entity \"xorshift32\" for hierarchy \"ball_generator:B\|ball:B0\|xorshift32:RNG\"" {  } { { "ball.vhd" "RNG" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178417 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst xorshift32.vhd(31) " "VHDL Process Statement warning at xorshift32.vhd(31): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059178418 "|vga_dodge_game|ball_generator:B|ball:B0|xorshift32:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rng_state xorshift32.vhd(31) " "VHDL Process Statement warning at xorshift32.vhd(31): signal \"rng_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059178418 "|vga_dodge_game|ball_generator:B|ball:B0|xorshift32:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed xorshift32.vhd(32) " "VHDL Process Statement warning at xorshift32.vhd(32): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554059178418 "|vga_dodge_game|ball_generator:B|ball:B0|xorshift32:RNG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_speed_rom ball_generator:B\|ball:B0\|ball_speed_rom:ball_speed " "Elaborating entity \"ball_speed_rom\" for hierarchy \"ball_generator:B\|ball:B0\|ball_speed_rom:ball_speed\"" {  } { { "ball.vhd" "ball_speed" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059178424 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059179843 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1554059179843 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1554059179843 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059180373 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1554059180373 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1554059180373 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "player.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/player.vhd" 90 -1 0 } } { "display_menu.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_menu.vhd" 20 -1 0 } } { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 31 -1 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554059190762 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554059190762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[0\] GND " "Pin \"d_led\[0\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[1\] GND " "Pin \"d_led\[1\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[2\] GND " "Pin \"d_led\[2\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[3\] GND " "Pin \"d_led\[3\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[4\] GND " "Pin \"d_led\[4\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[5\] GND " "Pin \"d_led\[5\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[6\] GND " "Pin \"d_led\[6\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[7\] GND " "Pin \"d_led\[7\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[8\] GND " "Pin \"d_led\[8\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[9\] GND " "Pin \"d_led\[9\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554059197283 "|vga_dodge_game|d_led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554059197283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554059197739 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554059247694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/output_files/vga_dodge_game.map.smsg " "Generated suppressed messages file D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/output_files/vga_dodge_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059248017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554059248685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554059248685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_sw\[0\] " "No output dependent on input pin \"d_sw\[0\]\"" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059249352 "|vga_dodge_game|d_sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_sw\[1\] " "No output dependent on input pin \"d_sw\[1\]\"" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059249352 "|vga_dodge_game|d_sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_sw\[2\] " "No output dependent on input pin \"d_sw\[2\]\"" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554059249352 "|vga_dodge_game|d_sw[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554059249352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14130 " "Implemented 14130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554059249352 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554059249352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14099 " "Implemented 14099 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554059249352 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1554059249352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554059249352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554059249402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 16:07:29 2019 " "Processing ended: Sun Mar 31 16:07:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554059249402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554059249402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554059249402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554059249402 ""}
