dblpkey;tag;mdate;title;booktitle;year;journal;ee;contains
journals/todaes/TsengP08;article;2017-01-11;"Partitioning parameterized 45-degree polygons with constraint programming.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367061";0
journals/todaes/LalgudiPP00;article;2003-11-28;"Optimizing computations for effective block-processing.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348304";0
journals/todaes/YoonLPKLPC13;article;2017-01-03;"Architecture customization of on-chip reconfigurable accelerators.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2493384";0
journals/todaes/HuLHT08;article;2017-01-11;"Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344426";0
journals/todaes/MehtaSBHJ09;article;2017-01-11;"Interconnect customization for a hardware fabric.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455240";0
journals/todaes/ChangD09;article;2017-01-11;"Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640463";1
journals/todaes/BildDB12;article;2017-01-11;"Static NBTI Reduction Using Internal Node Control.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348849";0
journals/todaes/MaoCZLH16;article;2017-06-14;"Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2901295";0
journals/todaes/FloresNM01;article;2003-11-28;"An exact solution to the minimum size test pattern problem.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502186";0
journals/todaes/SchirnerGD10;article;2017-01-11;"Fast and accurate processor models for efficient MPSoC design.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698760";0
journals/todaes/BathenD14;article;2015-05-07;None;"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611755";0
journals/todaes/KernG99;article;2003-11-28;"Formal verification in hardware design: a survey.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/307988.307989";0
journals/todaes/PeesHM00;article;2003-11-28;"Retargetable compiled simulation of embedded processors using a machine description language.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/362652.362662";0
journals/todaes/TorabiZ17;article;2017-06-29;"A Fast Hierarchical Adaptive Analog Routing Algorithm Based on Integer Linear Programming.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3035464";0
journals/todaes/LiLYW10;article;2017-01-11;"On the completeness of the polymorphic gate set.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1835420.1835425";0
journals/todaes/XuLS15;article;2017-01-03;"Decoupling Capacitance Design Strategies for Power Delivery Networks with Power Gating.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2700825";0
journals/todaes/ElwakilY12;article;2017-01-11;"Deterministic replay for message-passing-based concurrent programs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209295";0
journals/todaes/KrishnaJT04;article;2006-02-09;"Achieving high encoding efficiency with partial dynamic LFSR reseeding.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1027084.1027089";0
journals/todaes/WurthSEA99;article;2003-11-28;"Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/315773.315783";0
journals/todaes/BombieriFP08;article;2017-06-09;"Reuse and optimization of testbenches and properties in a TLM-to-RTL design flow.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367056";0
journals/todaes/WuSRH16;article;2017-01-06;"Obstacle-Avoiding Wind Turbine Placement for Power Loss and Wake Effect Optimization.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2905365";0
journals/todaes/Venkatasubramanian16;article;2017-01-03;"Process Independent Design Methodology for the Active RC and Single-Inverter-Based Rail Clamp.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2851490";0
journals/todaes/BouchebabaGNALP07;article;2017-01-11;"MPSoC memory optimization using program transformation.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278356";0
journals/todaes/BouleZ08;article;2017-01-11;"Automata-based assertion-checker synthesis of PSL properties.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297670";0
journals/todaes/WangTL0Y13;article;2017-01-11;"Composable thermal modeling and simulation for architecture-level thermal designs of multicore microprocessors.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442099";0
journals/todaes/ZhuHTC09;article;2017-01-11;"Energy and switch area optimizations for FPGA global routing architectures.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455242";0
journals/todaes/Pedram06;article;2007-03-06;"Introduction to special issue: Novel paradigms in system-level design.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142981";0
journals/todaes/FangW00;article;2003-11-28;"Multiway FPGA partitioning by fully exploiting design hierarchy.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/329458.329463";0
journals/todaes/StittV11;article;2017-01-11;"Thread Warping: Dynamic and Transparent Synthesis of Thread Accelerators.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970365";0
journals/todaes/CabodiMNQ08;article;2017-01-11;"Boosting interpolation with dynamic localized abstraction and redundancy removal.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297669";0
journals/todaes/ElShoukryTR07;article;2017-01-11;"A critical-path-aware partial gating approach for test power reduction.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230809";0
journals/todaes/PanB12;article;2017-01-11;"Error Rate Estimation for Defective Circuits via Ones Counting.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071364";0
journals/todaes/WangTR12;article;2017-01-11;"Compact Modeling of Interconnect Circuits over Wide Frequency Band by Adaptive Complex-Valued Sampling Method.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071361";0
journals/todaes/GhoshG04;article;2006-02-09;"Cache optimization for embedded processor cores: An analytical approach.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1027084.1027086";0
journals/todaes/LiaoLM01;article;2015-03-26;"Constrained polygon transformations for incremental floorplanning.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/383251.383255";0
journals/todaes/GupteVJ15;article;2015-04-20;"A Fault-Aware Toolchain Approach for FPGA Fault Tolerance.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699838";0
journals/todaes/HuangCN09;article;2017-01-11;"Opposite-phase register switching for peak current minimization.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455243";0
journals/todaes/YangWGI09;article;2017-01-11;"Model checking sequential software programs via mixed symbolic analysis.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455239";0
journals/todaes/JoseM14;article;2015-04-29;"Implementation and Analysis of History-Based Output Channel Selection Strategies for Adaptive Routers in Mesh NoCs.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2647952";0
journals/todaes/RiepeS98;article;2003-11-28;"The edge-based design rule model revisited.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/293625.293633";0
journals/todaes/BackesR12;article;2017-01-11;"The Synthesis of Cyclic Dependencies with Boolean Satisfiability.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348848";0
journals/todaes/Lopez-VallejoL03;article;2003-11-28;"On the hardware-software partitioning problem: System modeling and partitioning techniques.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/785411.785412";0
journals/todaes/CaiSAR07;article;2017-01-11;"Workload-ahead-driven online energy minimization techniques for battery-powered embedded systems with time-constraints.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1217088.1217093";0
journals/todaes/GanleyC96;article;2003-11-28;"Rectilinear Steiner trees on a checkerboard.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/238997.239033";0
journals/todaes/LuCL08;article;2017-01-11;"Effective decap insertion in area-array SoC floorplan design.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391974";0
journals/todaes/MiddelhoekR96;article;2003-11-28;"From VHDL to efficient and first-time-right designs: a formal approach.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/233539.233541";1
journals/todaes/GrosseDF09;article;2017-01-11;"Methods for power optimization in SOC-based data flow systems.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529260";0
journals/todaes/WangV02;article;2003-11-28;"Behavioral synthesis of field programmable analog array circuits.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605445";0
journals/todaes/DasK16;article;2017-01-06;"A Framework for Block Placement, Migration, and Fast Searching in Tiled-DNUCA Architecture.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2907946";0
journals/todaes/ChangCS15;article;2017-01-03;"VSSD: Performance Isolation in a Solid-State Drive.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2755560";0
journals/todaes/PoddarGCB16;article;2017-01-06;"Error-Correcting Sample Preparation with Cyberphysical Digital Microfluidic Lab-on-Chip.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2898999";0
journals/todaes/ChengCW08;article;2017-01-11;"A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344430";0
journals/todaes/AbsarC06;article;2006-08-22;"Reuse analysis of indirectly indexed arrays.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142157";0
journals/todaes/Ochoa-RuizGLRBD15;article;2017-09-16;"An MDE Approach for Rapid Prototyping and Implementation of Dynamic Reconfigurable Systems.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2800784";0
journals/todaes/SinghKS12;article;2017-06-09;"Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390200";0
journals/todaes/Ayala-RinconLJH06;article;2017-06-09;"Prototyping time- and space-efficient computations of algebraic operations over dynamically reconfigurable systems modeled by rewriting-logic.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142156";0
journals/todaes/HuMOMTSK14;article;2015-04-29;"Gate-Level Information Flow Tracking for Security Lattices.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2676548";0
journals/todaes/PomeranzAV17;article;2017-07-31;"Test Modification for Reduced Volumes of Fail Data.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3065925";0
journals/todaes/Vahid02;article;2003-11-28;"Partitioning sequential programs for CAD using a three-step approach.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/567270.567273";0
journals/todaes/KahngM97;article;2003-11-28;"Analysis of RC interconnections under ramp input.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/253052.253137";0
journals/todaes/SarrafzadehJ02;article;2003-11-28;"Guest editorial.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605441";0
journals/todaes/SteinhorstKMNLC16;article;2017-06-14;"Cyber-Physical Co-Simulation Framework for Smart Cells in Scalable Battery Packs.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2891407";0
journals/todaes/SantosVK17;article;2017-03-22;"Scrubbing Mechanism for Heterogeneous Applications in Reconfigurable Devices.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2997646";0
journals/todaes/Yan08;article;2017-01-11;"Timing-driven octilinear Steiner tree construction based on Steiner-point reassignment and path reconstruction.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344422";0
journals/todaes/TuHT12;article;2017-06-09;"MCEmu: A Framework for Software Development and Performance Analysis of Multicore Systems.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348840";0
journals/todaes/NouraniT05;article;2006-02-09;"RL-huffman encoding for test compression and power reduction in scan applications.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044117";0
journals/todaes/ChenRC15;article;2017-01-03;"DARP-MP: Dynamically Adaptable Resilient Pipeline Design in Multicore Processors.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2755558";0
journals/todaes/BhanjaLR06;article;2007-03-06;"A stimulus-free graphical probabilistic switching model for sequential circuits using dynamic bayesian networks.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142990";0
journals/todaes/SinhaDPDBC09;article;2017-01-11;"Design intent coverage revisited.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455238";0
journals/todaes/JungLK15;article;2017-01-03;"Lowering Minimum Supply Voltage for Power-Efficient Cache Design by Exploiting Data Redundancy.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2795229";0
journals/todaes/HasteerMB98;article;2003-11-28;"Efficient equivalence checking of multi-phase designs using phase abstraction and retiming.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/296333.296348";0
journals/todaes/ChangCH15;article;2017-06-14;"Conditional Diagnosability of Cayley Graphs Generated by Transposition Trees under the PMC Model.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699854";0
journals/todaes/LuS17;article;2017-06-29;"Low-Power Clock Tree Synthesis for 3D-ICs.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3019610";0
journals/todaes/MondalCD12;article;2017-01-11;"Symbolic-Event-Propagation-Based Minimal Test Set Generation for Robust Path Delay Faults.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348851";0
journals/todaes/PandaRCK08;article;2017-01-11;"Simulation-based verification using Temporally Attributed Boolean Logic.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391971";0
journals/todaes/LeeCOM07;article;2017-09-16;"On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255460";0
journals/todaes/AbouelellaDMBS13;article;2017-01-11;"How to efficiently implement dynamic circuit specialization systems.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491479";0
journals/todaes/CotaCL04;article;2017-06-09;"Reusing an on-chip network for the test of core-based systems.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1027084.1027088";0
journals/todaes/PagliariMP17;article;2017-07-31;"Approximate Energy-Efficient Encoding for Serial Interfaces.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3041220";0
journals/todaes/YuhYLL09;article;2017-06-09;"Leakage-aware task scheduling for partially dynamically reconfigurable FPGAs.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562520";0
journals/todaes/EsbensenK97;article;2003-11-28;"A performance-driven IC/MCM placement algorithm featuring explicit design space exploration.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/250243.250250";0
journals/todaes/GuanF10;article;2017-01-11;"Register file partitioning and recompilation for register file power reduction.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1754405.1754409";0
journals/todaes/OzturkKC08;article;2017-08-09;"Access pattern-based code compression for memory-constrained systems.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391968";0
journals/todaes/PeterG15;article;2017-01-03;"Component-Based Synthesis of Embedded Systems Using Satisfiability Modulo Theories.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2746235";0
journals/todaes/TragoudasD03;article;2003-11-28;"Path delay fault testing using test points.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/606603.606604";0
journals/todaes/KahngPSW09;article;2017-01-11;"Lens aberration aware placement for timing yield.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455245";0
journals/todaes/RodriguesAKK12;article;2017-01-11;"Improving performance per watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390196";0
journals/todaes/YangFT17;article;2017-06-29;"CDTA: A Comprehensive Solution for Counterfeit Detection, Traceability, and Authentication in the IoT Supply Chain.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3005346";0
journals/todaes/CaoSKR05;article;2016-07-27;"Synthesis of skewed logic circuits.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059878";0
journals/todaes/BaharC08;article;2017-01-11;"Introduction to joint ACM JETC/TODAES special issue on new, emerging, and specialized technologies.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344432";0
journals/todaes/ZhaoMTC13;article;2017-01-11;"Power-safe application of tdf patterns to flip-chip designs during wafer test.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491487";1
journals/todaes/FanLWC07;article;2017-01-11;"The exact channel density and compound design for generic universal switch blocks.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230811";0
journals/todaes/Marwedel00;article;2003-11-28;"Guest Editorial.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/362652.362654";0
journals/todaes/MittalJM11;article;2017-01-11;"Timing variation-aware scheduling and resource binding in high-level synthesis.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003700";0
journals/todaes/ChabiniACS05;article;2006-02-09;"Scheduling and optimal register placement for synchronous circuits derived using software pipelining techniques.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059877";0
journals/todaes/Irwin00;article;2003-11-28;"Editorial.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348027";0
journals/todaes/Pomeranz17;article;2017-03-22;"Computation of Seeds for ";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2994144";0
journals/todaes/RoyCD07;article;2017-01-11;"Event propagation for accurate circuit delay calculation using SAT.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255473";0
journals/todaes/HanCRK11;article;2017-01-11;"Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970356";0
journals/todaes/TomiyamaY97;article;2003-11-28;"Code placement techniques for cache miss rate reduction.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/268424.268469";0
journals/todaes/HuangMVG13;article;2017-01-11;"Synthesis of networks of custom processing elements for real-time physical system emulation.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442092";0
journals/todaes/MajzoobiKK13;article;2017-01-11;"Low-power resource binding by postsilicon customization.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442097";0
journals/todaes/KwonH10;article;2017-01-11;"Serialized parallel code generation framework for MPSoC.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698761";0
journals/todaes/ChangS07;article;2017-01-11;"Prediction of leakage power under process uncertainties.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230804";0
journals/todaes/QianSK12;article;2017-01-11;"Fast poisson solvers for thermal analysis.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209305";0
journals/todaes/Pomeranz13;article;2017-01-03;"Built-in generation of multicycle functional broadside tests with observation points.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"";0
journals/todaes/DarteSRV02;article;2003-11-28;"Constructing and exploiting linear schedules with prescribed parallelism.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504921";0
journals/todaes/ZhouYS12;article;2017-01-11;"Optimized 3D Network-on-Chip Design Using Simulated Allocation.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2159542.2159544";0
journals/todaes/ChangBMM10;article;2017-01-11;"Logic synthesis and circuit customization using extensive external don't-cares.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1754405.1754411";0
journals/todaes/KumarG09;article;2017-01-11;"External memory layout vs. schematic.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497573";0
journals/todaes/KahngKLG15;article;2017-01-03;"An Improved Methodology for Resilient Design Implementation.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2749462";0
journals/todaes/LiuYKW09;article;2017-01-11;"High-performance obstacle-avoiding rectilinear steiner tree construction.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529267";0
journals/todaes/BoyerASB01;article;2003-11-28;"Optimal design of synchronous circuits using software pipelining techniques.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502180";0
journals/todaes/PinarL03;article;2017-05-18;"Compacting sequences with invariant transition frequencies.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/762488.762492";0
journals/todaes/TangKVN07;article;2017-01-11;"A predictive decode filter cache for reducing power consumption in embedded processors.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230806";0
journals/todaes/SanzPGPMC08;article;2017-06-09;"Combining system scenarios and configurable memories to tolerate unpredictability.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367058";0
journals/todaes/RoopSR01;article;2003-11-28;"Forced simulation: A technique for automating component reuse in embedded systems.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502185";0
journals/todaes/CostaM13;article;2017-06-09;"Coverage-directed observability-based validation for embedded software.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442090";0
journals/todaes/Pomeranz15b;article;2017-01-03;"Enhanced Test Compaction for Multicycle Broadside Tests by Using State Complementation.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2778953";0
journals/todaes/LiuLLC13;article;2017-01-11;"Agglomerative-based flip-flop merging and relocation for signal wirelength and clock tree optimization.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491484";0
journals/todaes/ChenHH09;article;2017-01-11;"Skew-aware polarity assignment in clock tree.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497574";0
journals/todaes/HanHKLP17;article;2017-06-29;"Content-Aware Bit Shuffling for Maximizing PCM Endurance.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3017445";0
journals/todaes/X01;article;2003-11-28;"Data memory design and exploration for low-power embedded systems.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502182";0
journals/todaes/JafariLJ15;article;2017-01-03;"Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2733374";0
journals/todaes/SinghNL12;article;2017-01-11;"Targeted random test generation for power-aware multicore designs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209298";0
journals/todaes/SinghalPAQB03;article;2003-11-28;"Sequential optimization in the absence of global reset.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/762488.762493";0
journals/todaes/GoodbyOC02;article;2003-11-28;"Microarchitectural synthesis of performance-constrained, low-power VLSI designs.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504919";0
journals/todaes/GlebovGBZ02;article;2003-11-28;"False-noise analysis using logic implications.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/567270.567276";0
journals/todaes/PengCTYHCJC17;article;2017-06-29;"Leak Stopper: An Actively Revitalized Snoop Filter Architecture with Effective Generation Control.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3015770";0
journals/todaes/YuHH09;article;2017-06-09;"Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529263";0
journals/todaes/Vahid99;article;2003-11-28;"Procedure cloning: a transformation for improved system-level functional partitioning.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/298865.298871";0
journals/todaes/HuangWCL13;article;2017-01-04;"Optimal common-centroid-based unit capacitor placements for yield enhancement of switched-capacitor circuits.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2534394";0
journals/todaes/MokLG12;article;2017-05-08;"Discrete sizing for leakage power optimization in physical design: A comparative study.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390206";0
journals/todaes/KrishnaswamyVMH08;article;2017-01-11;"Probabilistic transfer matrices in symbolic reliability analysis of logic circuits.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297674";0
journals/todaes/LeeLKC13;article;2017-01-03;"Deflection routing in 3D network-on-chip with limited vertical bandwidth.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2505011";0
journals/todaes/LinCHT02;article;2003-11-28;"Optimal time borrowing analysis and timing budgeting optimization for latch-based designs.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504924";0
journals/todaes/Kandemir06;article;2006-08-22;"Reducing energy consumption of multiprocessor SoC architectures by exploiting memory bank locality.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142163";0
journals/todaes/GeelenFCLVLS09;article;2017-06-14;"Spatial locality exploitation for runtime reordering of JPEG2000 wavelet data layouts.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640465";0
journals/todaes/QinSWDJ15;article;2017-01-03;"Complementary Synthesis for Encoder with Flow Control Mechanism.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2794079";0
journals/todaes/JeyapaulS13;article;2017-06-09;"Enabling energy efficient reliability in embedded systems through smart cache cleaning.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2505012";0
journals/todaes/TsengJ99;article;2003-11-28;"Two-level logic minimization for low power.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/298865.298869";0
journals/todaes/LeeLKY13;article;2017-01-03;"Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2504906";0
journals/todaes/ParthasarathyKPJCG03;article;2009-01-31;"BIST and production testing of ADCs using imprecise stimulus.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944035";0
journals/todaes/KaoL05;article;2006-02-09;"An efficient algorithm for finding the minimal-area FPGA technology mapping.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044121";0
journals/todaes/LiuAS01;article;2003-11-28;"Optimizing designs containing black boxes.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502184";0
journals/todaes/Rakhmatov09;article;2017-01-11;"Battery voltage modeling for portable systems.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497572";0
journals/todaes/SundararajanSP04;article;2006-02-09;"A new approach for integration of min-area retiming and min-delay padding for simultaneously addressing short-path and long-path constraints.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1013948.1013949";0
journals/todaes/RaviJ14;article;2016-05-30;"High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2627754";0
journals/todaes/AksoyCFM12;article;2017-06-09;"Optimization Algorithms for the Multiplierless Realization of Linear Transforms.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071359";0
journals/todaes/GuptaH00;article;2003-11-28;"CLIP: integer-programming-based optimal layout synthesis of 2D CMOS cells.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348234";0
journals/todaes/XuLLSJ16;article;2017-01-03;"Analytical Clustering Score with Application to Postplacement Register Clustering.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2894753";0
journals/todaes/JinPHL16;article;2017-01-03;"A Cost-Effective Energy Optimization Framework of Multicore SoCs Based on Dynamically Reconfigurable Voltage-Frequency Islands.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2817207";0
journals/todaes/GeloshS00;article;2004-02-17;"Modeling layout tools to derive forward estimates of area and delay at the RTL level.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348148";0
journals/todaes/WengKC12;article;2017-01-11;"Timing Optimization in Sequential Circuit by Exploiting Clock-Gating Logic.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2159542.2159548";0
journals/todaes/GogniatABP00;article;2003-11-28;"A codesign back-end approach for embedded system design.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348156";0
journals/todaes/KarfaMS12;article;2017-01-11;"Formal verification of code motion techniques using data-flow-driven equivalence checking.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209303";0
journals/todaes/ChienCCGC09;article;2017-01-11;"A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455246";0
journals/todaes/LepakXCH04;article;2006-02-09;"Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1013948.1013950";0
journals/todaes/MohantyRC06;article;2006-08-22;"ILP models for simultaneous energy and transient power minimization during behavioral synthesis.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124725";0
journals/todaes/ZamoraHM07;article;2017-09-16;"System-level performance/power analysis for platform-based design of multimedia applications.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1217088.1217090";0
journals/todaes/SalcicPTMN17;article;2017-07-31;"Noc-HMP: A Heterogeneous Multicore Processor for Embedded Systems Designed in SystemJ.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3073416";0
journals/todaes/LiuWH06;article;2007-03-06;"Crosstalk minimization in logic synthesis for PLAs.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1179461.1179466";0
journals/todaes/Pedram11;article;2017-01-11;"Call for papers: Verification issue and challenges with multicore systems.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1929943.1929944";0
journals/todaes/HoCWHDN16;article;2017-01-03;"Area-Aware Decomposition for Single-Electron Transistor Arrays.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2898998";0
journals/todaes/SamavatianABS15;article;2017-01-03;"Architecting the Last-Level Cache for GPUs using STT-RAM Technology.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2764905";0
journals/todaes/YangKCG14;article;2015-04-29;"WaveSync: Low-Latency Source-Synchronous Bypass Network-on-Chip Architecture.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2647950";0
journals/todaes/WangVYG99;article;2003-11-28;"Power reduction and power-delay trade-offs using logic transformations.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/298865.298872";0
journals/todaes/MishraSD06;article;2007-03-06;"Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142985";0
journals/todaes/HongPK99;article;2003-11-28;"Power optimization using divide-and-conquer techniques for minimization of the number of operations.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/323480.323489";0
journals/todaes/JamiesonBCLRP10;article;2017-06-09;"Benchmarking and evaluating reconfigurable architectures targeting the mobile domain.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698764";0
journals/todaes/QiuS11;article;2017-01-11;"2011 ACM TODAES best paper award.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003696";0
journals/todaes/LiuYCP17;article;2017-07-31;"Incremental Layer Assignment for Timing Optimization.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3083727";0
journals/todaes/GheorghitaPHVMBECCVB09;article;2017-01-11;"System-scenario-based design of dynamic embedded systems.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455232";0
journals/todaes/WangCCC14;article;2015-04-29;"Clock Tree Synthesis Considering Slew Effect on Supply Voltage Variation.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2651401";0
journals/todaes/LiW17;article;2017-07-31;"Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3054745";0
journals/todaes/HuKVPC07;article;2017-01-11;"Incremental hierarchical memory size estimation for steering of loop transformations.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278363";0
journals/todaes/DasSB04;article;2017-09-25;"Manhattan-diagonal routing in channels and switchboxes.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/966137.966141";0
journals/todaes/ChowdharyH02;article;2003-11-28;"General technology mapping for field-programmable gate arrays based on lookup tables.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504915";0
journals/todaes/DhimanMR10;article;2017-05-28;"vGreen: A System for Energy-Efficient Management of Virtual Machines.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870115";0
journals/todaes/ShiXZV13;article;2017-01-11;"Order statistics for correlated random variables and its application to at-speed testing.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491486";0
journals/todaes/GoelM03;article;2004-03-18;"SOC test architecture design for efficient utilization of test bandwidth.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944029";0
journals/todaes/BiswasWB14;article;2015-04-29;"Reducing test cost of integrated, heterogeneous systems using pass-fail test data analysis.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566666";0
journals/todaes/FengWCL05;article;2017-06-14;"Using 2-domain partitioned OBDD data structure in an enhanced symbolic simulator.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1109118.1109122";0
journals/todaes/ZhaoAGZ17;article;2017-03-22;"Optimized Implementation of Multirate Mixed-Criticality Synchronous Reactive Models.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2968445";0
journals/todaes/LiuHCT05;article;2006-02-09;"Efficient techniques for transition testing.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059880";0
journals/todaes/SehgalBC08;article;2017-01-11;"Power-aware SoC test planning for effective utilization of port-scalable testers.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367062";0
journals/todaes/MorgadoFS09;article;2017-06-09;"Generating realistic stimuli for accurate power grid analysis.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529262";0
journals/todaes/MichaelT02;article;2006-04-26;"ATPG tools for delay faults at the functional level.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504916";0
journals/todaes/FummiLPP09;article;2017-06-09;"A cosimulation methodology for HW/SW validation and performance estimation.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497566";0
journals/todaes/HsiungCLC98;article;2003-11-28;"ICOS: an intelligent concurrent object-oriented synthesis methodology for multiprocessor systems.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290834";0
journals/todaes/BertelsHDS09;article;2017-06-14;"Efficient memory management for hardware accelerated Java Virtual Machines.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562516";0
journals/todaes/KandemirRS06;article;2006-08-22;"Improving the energy behavior of block buffering using compiler optimizations.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124727";0
journals/todaes/LeeM05;article;2006-04-04;"An ";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1080334.1080341";0
journals/todaes/LeeCKEK09;article;2017-01-11;"Thermal sensor allocation and placement for reconfigurable systems.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562518";0
journals/todaes/Pedram08;article;2017-01-11;"Editorial.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391963";0
journals/todaes/Kuchcinski03;article;2003-11-28;"Constraints-driven scheduling and resource assignment.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/785411.785416";0
journals/todaes/GuanDGXY08;article;2017-09-16;"Schedulability analysis of preemptive and nonpreemptive EDF on partial runtime-reconfigurable FPGAs.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391964";0
journals/todaes/GongLYTRH12;article;2017-06-09;"A Fast Non-Monte-Carlo Yield Analysis and Optimization by Stochastic Orthogonal Polynomials.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071366";0
journals/todaes/HanssonGBH09;article;2017-01-11;"CoMPSoC: A template for composable and predictable multi-processor system on chips.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455231";0
journals/todaes/RawatW03;article;2004-03-18;"Introduction.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944028";0
journals/todaes/QianBTM16;article;2017-09-16;"Performance Evaluation of NoC-Based Multicore Systems: From Traffic Analysis to NoC Latency Modeling.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2870633";0
journals/todaes/BaldassinCRCSSF08;article;2017-06-09;"An open-source binary utility generator.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344423";0
journals/todaes/Schafer17;article;2017-07-31;"Parallel High-Level Synthesis Design Space Exploration for Behavioral IPs of Exact Latencies.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3041219";0
journals/todaes/HuangGLC16;article;2017-01-03;"FH-OAOS: A Fast Four-Step Heuristic for Obstacle-Avoiding Octilinear Steiner Tree Construction.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2856033";0
journals/todaes/SuC06;article;2007-03-06;"Module placement for fault-tolerant microfluidics-based biochips.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142987";0
journals/todaes/LimLKSYS14;article;2015-05-07;"Power Modeling for GPU Architectures Using McPAT.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611758";0
journals/todaes/BastenMG17;article;2017-03-22;"Special Section: Integrating Dataflow, Embedded Computing and Architecture.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3023455";0
journals/todaes/DopicoPRG11;article;2017-01-11;"A New Algorithm for VHDL Parallel Simulation.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970360";0
journals/todaes/BackaschHWLL13;article;2017-01-11;"Runtime verification for multicore SoC with high-quality trace data.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442089";0
journals/todaes/LiTPT10;article;2017-01-11;"Parameterized architecture-level dynamic thermal models for multicore microprocessors.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698766";0
journals/todaes/WangJYZ11;article;2017-01-11;"Analog layout retargeting using geometric programming.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003710";0
journals/todaes/EwetzK16;article;2017-01-03;"Construction of Reconfigurable Clock Trees for MCMM Designs Using Mode Separation and Scenario Compression.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2883609";0
journals/todaes/GhoshBR07;article;2017-01-11;"Low-Power and testable circuit synthesis using Shannon decomposition.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278360";0
journals/todaes/AhmedM10;article;2017-01-11;"Concept-based partitioning for large multidomain multifunctional embedded systems.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1754405.1754407";0
journals/todaes/HaKLYKJ07;article;2017-01-11;"PeaCE: A hardware-software codesign environment for multimedia embedded systems.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255461";0
journals/todaes/JinSG09;article;2017-01-11;"A gateway node with duty-cycled radio and processing subsystems for wireless sensor networks.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455234";0
journals/todaes/NairSHGCG16;article;2017-01-06;"ERfair Scheduler with Processor Suspension for Real-Time Multiprocessor Embedded Systems.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2948979";0
journals/todaes/Dutt05;article;2006-02-09;"Editorial.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044112";0
journals/todaes/ThorolfssonMDF10;article;2017-06-14;"Low-Power Hypercube Divided Memory FFT Engine Using 3D Integration.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870114";0
journals/todaes/HungW14;article;2015-04-29;"Accelerating FPGA debug: Increasing visibility using a runtime reconfigurable observation and triggering network.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566668";0
journals/todaes/HuangWXWD14;article;2015-05-07;"Integrated Coherence Prediction: Towards Efficient Cache Coherence on NoC-Based Multicore Architectures.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611756";0
journals/todaes/Pierre16;article;2017-01-03;"Auxiliary Variables in Temporal Specifications: Semantic and Practical Analysis for System-Level Requirements.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2811260";0
journals/todaes/QinM12;article;2017-01-11;"Directed test generation for validation of multicore architectures.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209297";0
journals/todaes/Alizadeh12;article;2017-01-11;"Formal Verification and Debugging of Precise Interrupts on High Performance Microprocessors.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348841";0
journals/todaes/GopalakrishnanK07;article;2017-01-11;"Optimization of polynomial datapaths using finite ring algebra.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278362";0
journals/todaes/InoueSE08;article;2017-01-11;"Processor virtualization for secure mobile terminals.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367057";1
journals/todaes/LeeTH99;article;2003-11-28;"BIFEST: a built-in intermediate fault effect sensing and test generation system for CMOS bridging faults.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/307988.307992";0
journals/todaes/SrivastavESN15;article;2017-01-03;"Design of Ultra-Low Power Scalable-Throughput Many-Core DSP Applications.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2720018";0
journals/todaes/PadmanabanT06;article;2006-08-22;"Implicit grading of multiple path delay faults.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142160";0
journals/todaes/TaskinDFHK09;article;2017-01-11;"Custom topology rotary clock router with tree subnetworks.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529266";0
journals/todaes/SudarsanamM00;article;2003-11-28;"Simultaneous reference allocation in code generation for dual data memory bank ASIPs.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/335043.335047";0
journals/todaes/NarasimhanR01;article;2003-11-28;"A fast approach to computing exact solutions to the resource-constrained scheduling problem.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502178";0
journals/todaes/VatanparvarF17;article;2017-06-29;"Application-Specific Residential Microgrid Design Methodology.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3007206";0
journals/todaes/ChenCX06;article;2006-08-22;"Optimal simultaneous module and multivoltage assignment for low power.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142161";0
journals/todaes/IoannidesE12;article;2017-01-11;"Coverage-Directed Test Generation Automated by Machine Learning - A Review.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071363";0
journals/todaes/AgrawalBCCHKMN17;article;2017-07-31;"Optimal Scheduling and Allocation for IC Design Management and Cost Reduction.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3035483";0
journals/todaes/CampenhoutAHMB98;article;2003-11-28;"High-level design verification of microprocessors via error modeling.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/296333.296347";0
journals/todaes/ChangH10;article;2017-01-11;"Call for papers ACM transactions on design automation of electronic systems (TODAES) special section on low-power electronics and design.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698770";0
journals/todaes/ChangGN96;article;2003-11-28;"An optimal clock period selection method based on slack minimization criteria.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/234860.234864";0
journals/todaes/ChatterjeeDB11;article;2017-01-11;"Gate-Level Simulation with GPU Computing.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970363";0
journals/todaes/AhnHLSYCF08;article;2017-01-11;"SoCDAL: System-on-chip design AcceLerator.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297683";0
journals/todaes/ChenXKGHKO13;article;2017-01-03;"In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2504905";1
journals/todaes/HuCS01;article;2003-11-28;"Efficient list-approximation techniques for floorplan area minimization.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/383251.383257";0
journals/todaes/DavoodiS06;article;2006-08-22;"Effective techniques for the generalized low-power binding problem.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124718";0
journals/todaes/PanL98;article;2017-05-18;"Optimal clock period FPGA technology mapping for sequential circuits.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/293625.293632";0
journals/todaes/DontharajuTCMMJ09;article;2017-01-11;"A design automation and power estimation flow for RFID systems.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455236";0
journals/todaes/BeniniM97;article;2017-06-09;"A survey of Boolean matching techniques for library binding.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/264995.264996";0
journals/todaes/LukasiewyczMS16;article;2017-06-14;"Security-Aware Obfuscated Priority Assignment for Automotive CAN Platforms.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2831232";0
journals/todaes/HungSAKC04;article;2006-02-09;"Segmented channel routability via satisfiability.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1027084.1027090";0
journals/todaes/WuC10;article;2017-05-28;"Scan-Cell Reordering for Minimizing Scan-Shift Power Based on Nonspecified Test Cubes.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870119";0
journals/todaes/AratoMO05;article;2017-06-09;"Algorithmic aspects of hardware/software partitioning.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044119";0
journals/todaes/Huang01;article;2003-11-28;"Co-synthesis of pipelined structures and instruction reordering constraints for instruction set processors.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/371254.371268";0
journals/todaes/PasrichaPDK09;article;2017-01-11;"System-level PVT variation-aware power exploration of on-chip communication architectures.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497563";0
journals/todaes/MaestroRBWW11;article;2017-06-09;"Mitigating the effects of large multiple cell upsets (MCUs) in memories.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003705";0
journals/todaes/HwangW00;article;2003-11-28;"A predictive system shutdown method for energy saving of event-driven computation.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/335043.335046";0
journals/todaes/CalimeraMP10;article;2017-06-14;"NBTI-Aware Clustered Power Gating.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870112";0
journals/todaes/WuCC03;article;2017-06-09;"Rectilinear block placement using B";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/762488.762490";0
journals/todaes/LinehanOC12;article;2017-01-11;"Model-driven automation for simulation-based functional verification.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209304";0
journals/todaes/LariMBHST12;article;2017-06-09;"Hierarchical power management for adaptive tightly-coupled processor arrays.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390193";0
journals/todaes/ChangWW96;article;2003-11-28;"Universal switch modules for FPGA design.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/225871.225886";0
journals/todaes/WolinskiKR09;article;2017-01-11;"Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640458";0
journals/todaes/MoffittRMP08;article;2017-01-11;"Constraint-driven floorplan repair.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391975";0
journals/todaes/Mehta98;article;2003-11-28;"Estimating the storage requirements of the rectangular and L-shaped corner stitching data structures.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290850";0
journals/todaes/VanbroekhovenJBC07;article;2017-01-11;"A practical dynamic single assignment transformation.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278353";0
journals/todaes/MehtaS00;article;2003-11-28;"On the use of flexible, rectilinear blocks to obtain minimum-area floorplans in mixed block and cell designs.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/329458.329470";0
journals/todaes/HeWGY16;article;2017-01-06;"Ripple 2.0: Improved Movement of Cells in Routability-Driven Placement.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2925989";0
journals/todaes/JohnsonR97;article;2016-07-27;"Datapath scheduling with multiple supply voltages and level converters.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/264995.264997";0
journals/todaes/PomeranzR98;article;2003-11-28;"Functional test generation for delay faults in combinational circuits.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290845";0
journals/todaes/Constantinides06;article;2006-08-22;"Word-length optimization for differentiable nonlinear systems.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124716";0
journals/todaes/FanLWW02;article;2003-11-28;"Reduction design for generic universal switch blocks.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605443";0
journals/todaes/HsiaoJ08;article;2017-01-11;"Introduction to special section on high-level design, validation, and test.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297668";0
journals/todaes/ForteS13;article;2017-01-11;"Resource-aware architectures for adaptive particle filter based visual target tracking.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442093";0
journals/todaes/ChoiL99;article;2003-11-28;"A flexible datapath allocation method for architectural synthesis.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/323480.323486";0
journals/todaes/ReviriegoM09;article;2017-06-09;"Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455247";0
journals/todaes/XiangCW12;article;2017-01-11;"Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2159542.2159550";0
journals/todaes/TuHCCH14;article;2017-06-09;"Performance and power profiling for emulated Android systems.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566660";0
journals/todaes/WuC06;article;2007-03-06;"Multiple wire reconnections based on implication flow graph.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1179461.1179468";0
journals/todaes/VerbeekS12;article;2017-01-11;"Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071357";0
journals/todaes/Chakrabarty01;article;2003-11-28;"Optimal test access architectures for system-on-a-chip.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/371254.371258";0
journals/todaes/FummiRS97;article;2003-11-28;"Functional design for testability of control-dominated architectures.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/253052.253064";1
journals/todaes/JonesDTMHHCM08;article;2017-06-14;"Radio frequency identification prototyping.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344425";0
journals/todaes/AdityaMR00;article;2003-11-28;"Code size minimization and retargetable assembly for custom EPIC and VLIW instruction formats.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/362652.362658";0
journals/todaes/CongH96;article;2003-11-28;"Optimal wiresizing for interconnects with multiple sources.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/238997.239018";0
journals/todaes/Edwards03;article;2003-11-28;"Tutorial: Compiling concurrent languages for sequential processors.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/762488.762489";0
journals/todaes/OzdalWH08;article;2017-01-11;"Optimal routing algorithms for rectilinear pin clusters in high-density multichip modules.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391976";0
journals/todaes/PecenkaSK08;article;2017-01-11;"Evolution of synthetic RTL benchmark circuits with predefined testability.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367063";0
journals/todaes/ChakrapaniKAP07;article;2017-01-11;"Probabilistic system-on-a-chip architectures.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255466";0
journals/todaes/LinHKHL15;article;2015-04-20;"The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699834";0
journals/todaes/TiruvuriC98;article;2003-11-28;"Estimation of lower bounds in scheduling algorithms for high-level synthesis.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290839";0
journals/todaes/GulatiPKPJ09;article;2017-01-11;"FPGA-based hardware acceleration for Boolean satisfiability.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497576";0
journals/todaes/WuWFT12;article;2017-01-11;"An Extended SystemC Framework for Efficient HW/SW Co-Simulation.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2159542.2159543";0
journals/todaes/HsiehLCH07;article;2017-01-11;"A functionality-directed clustering technique for low-power MTCMOS design - computation of simultaneously discharging current.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255467";0
journals/todaes/WonGSH16;article;2017-01-03;"Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2897394";0
journals/todaes/AtienzaVPPBMMH07;article;2017-06-14;"HW-SW emulation framework for temperature-aware design in MPSoCs.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255463";0
journals/todaes/HosseinabadyLN07;article;2017-01-11;"Low test application time resource binding for behavioral synthesis.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230808";0
journals/todaes/GuptaS13;article;2017-01-11;"Employing circadian rhythms to enhance power and reliability.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491482";0
journals/todaes/LeeLHHP17;article;2017-06-29;"Using CoreSight PTM to Integrate CRA Monitoring IPs in an ARM-Based SoC.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3035965";0
journals/todaes/LeeHWCNP17;article;2017-06-29;"TEI-power: Temperature Effect Inversion-Aware Dynamic Thermal Management.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3019941";0
journals/todaes/KolsonNDK96;article;2003-11-28;"Optimal register assignment to loops for embedded code generation.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/233539.233542";0
journals/todaes/LeeSDV10;article;2017-01-11;"Partitioning techniques for partially protected caches in resource-constrained embedded systems.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1835420.1835423";0
journals/todaes/KuoHW06;article;2007-03-06;"Decomposition of instruction decoders for low-power designs.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1179461.1179465";0
journals/todaes/LiWC07;article;2017-01-11;"Scan-BIST based on cluster analysis and the encoding of repeating sequences.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1217088.1217092";0
journals/todaes/StittV07;article;2017-01-11;"Binary synthesis.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255471";0
journals/todaes/ChangCHKL15;article;2017-06-09;"Marching-Based Wear-Leveling for PCM-Based Storage Systems.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699831";0
journals/todaes/LimP07;article;2017-01-11;"Introduction to special issue on demonstrable software systems and hardware platforms.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255457";0
journals/todaes/CauleyBHK11;article;2017-01-11;"A parallel branch-and-cut approach for detailed placement.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1929943.1929950";0
journals/todaes/ZengFLS11;article;2017-01-11;"Locality-Driven Parallel Static Analysis for Power Delivery Networks.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970361";0
journals/todaes/CochranR12;article;2017-01-11;"Thermal prediction and adaptive control through workload phase detection.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390198";1
journals/todaes/KamalASP16;article;2017-09-16;"Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2830566";0
journals/todaes/LeeG12;article;2017-05-08;"ECO cost measurement and incremental gate sizing for late process changes.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390207";0
journals/todaes/MarculescuMP00;article;2017-06-09;"Stochastic sequential machine synthesis with application to constrained sequence generation.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348566";0
journals/todaes/ChangMB07;article;2017-01-11;"Postplacement rewiring by exhaustive search for functional symmetries.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255469";0
journals/todaes/WangY06;article;2007-03-06;"Performance-driven technology mapping with MSG partition and selective gate duplication.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1179461.1179469";0
journals/todaes/LiuTWTJKY16;article;2017-01-03;"An Effective Chemical Mechanical Polishing Fill Insertion Approach.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2886097";0
journals/todaes/LiuTPTS13;article;2017-06-09;"Performance bound analysis of analog circuits in frequency- and time-domain considering process variations.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2534395";0
journals/todaes/Yan16;article;2017-01-03;"Performance-Driven Assignment of Buffered I/O Signals in Area-I/O Flip-Chip Designs.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2818642";0
journals/todaes/MorenoHF96;article;2005-02-16;"Register estimation in unscheduled dataflow graphs.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/234860.234866";0
journals/todaes/AbellaPCC17;article;2017-07-31;"Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3065924";0
journals/todaes/KimLKCCL17;article;2017-07-31;"Scalable Bandwidth Shaping Scheme via Adaptively Managed Parallel Heaps in Manycore-Based Network Processors.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3065926";0
journals/todaes/GatelyYT12;article;2017-01-11;"An Algorithm for Jointly Optimizing Quantization and Multiple Constant Multiplication.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348846";0
journals/todaes/KiddieRL15;article;2017-01-03;"Single-Event Multiple-Transient Characterization and Mitigation via Alternative Standard Cell Placement Methods.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2740962";0
journals/todaes/BhattacharyaC05;article;2006-02-09;"Optimized wafer-probe and assembled package test design for analog circuits.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059882";0
journals/todaes/BaranowskiKW15;article;2015-04-20;"Reconfigurable Scan Networks: Modeling, Verification, and Optimal Pattern Generation.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699863";0
journals/todaes/CarchioloMM00;article;2003-11-28;"Hardware/software synthesis of formal specifications in codesign of embedded systems.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348093";0
journals/todaes/HsiaoRP00;article;2003-11-28;"Dynamic state traversal for sequential circuit test generation.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348288";0
journals/todaes/Hsiung01;article;2003-11-28;"POSE: a parallel object-oriented synthesis environment.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/371254.371263";0
journals/todaes/SureshOS15;article;2017-01-03;"Adaptive Generation of Unique IDs for Digital Chips through Analog Excitation.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2732408";0
journals/todaes/Pomeranz14a;article;2015-04-29;"Design-for-testability for multi-cycle broadside tests by holding of state variables.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566665";0
journals/todaes/MitraGRCB15;article;2017-01-03;"Offline Washing Schemes for Residue Removal in Digital Microfluidic Biochips.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2798726";0
journals/todaes/MalikSR09;article;2017-01-11;"SystemJ compilation using the tandem virtual machine approach.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529256";0
journals/todaes/SongSL17;article;2017-06-29;"A Single-Tier Virtual Queuing Memory Controller Architecture for Heterogeneous MPSoCs.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3035481";0
journals/todaes/BouakazFG17;article;2017-03-22;"A Survey of Parametric Dataflow Models of Computation.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2999539";0
journals/todaes/WangMTZTHZ16;article;2017-01-06;"Hierarchical Dynamic Thermal Management Method for High-Performance Many-Core Microprocessors.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2891409";0
journals/todaes/LiaoS11;article;2017-06-09;"Accelerating UNISIM-Based Cycle-Level Microarchitectural Simulations on Multicore Platforms.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970359";0
journals/todaes/VemuriKKR02;article;2003-11-28;"An efficient register optimization algorithm for high-level synthesis from hierarchical behavioral specifications.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504923";0
journals/todaes/DandalisP04;article;2006-02-09;"An adaptive cryptographic engine for internet protocol security architectures.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1013948.1013952";1
journals/todaes/MaricACV14;article;2017-06-14;"Hybrid Cache Designs for Reliable Hybrid High and Ultra-Low Voltage Operation.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2658988";0
journals/todaes/AbousamraJM13;article;2017-01-03;None;"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2500752";0
journals/todaes/Pedram96;article;2003-11-28;"Power minimization in IC design: principles and applications.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/225871.225877";0
journals/todaes/RamanujamL13;article;2017-01-03;"Destination-based congestion awareness for adaptive routing in 2D mesh networks.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2505055";0
journals/todaes/WangCB15;article;2017-01-03;"Built-In Self-Test and Test Scheduling for Interposer-Based 2.5D IC.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2757278";0
journals/todaes/SongW99;article;2003-11-28;"On the crossing distribution problem.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/298865.298868";0
journals/todaes/ChenML98;article;2003-11-28;"Structural diagnosis of interconnects by coloring.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290848";0
journals/todaes/ShiHD17;article;2017-06-29;"Topological Approach to Automatic Symbolic Macromodel Generation for Analog Integrated Circuits.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3015782";0
journals/todaes/BernasconiC16;article;2017-09-23;"Index-Resilient Zero-Suppressed BDDs: Definition and Operations.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2905363";0
journals/todaes/YuYGHP16;article;2017-01-03;"EBL Overlapping Aware Stencil Planning for MCC System.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2888394";0
journals/todaes/KadayifTKO13;article;2017-08-17;"Hardware/software approaches for reducing the process variation impact on instruction fetches.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2489778";0
journals/todaes/PrasadR96;article;2016-07-27;"Transistor reordering for power minimization under delay constraint.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/233539.233543";0
journals/todaes/Yan17;article;2017-06-29;"Layer Assignment of Escape Buses with Consecutive Constraints in PCB Designs.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3012010";0
journals/todaes/KimC10;article;2017-05-28;"Energy-Efficient Progressive Remote Update for Flash-Based Firmware of Networked Embedded Systems.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870116";0
journals/todaes/LeeL15;article;2017-01-03;"System-Level Observation Framework for Non-Intrusive Runtime Monitoring of Embedded Systems.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2717310";0
journals/todaes/MurthyB04;article;2017-06-09;"Buffer merging - a powerful technique for reducing memory requirements of synchronous dataflow specifications.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/989995.989999";0
journals/todaes/KatoenW16;article;2017-06-14;"Probabilistic Model Checking for Uncertain Scenario-Aware Data Flow.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2914788";0
journals/todaes/Pomeranz15;article;2015-04-20;"A Generalized Definition of Unnecessary Test Vectors in Functional Test Sequences.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699853";0
journals/todaes/GuoCZTLQC15;article;2015-04-20;"Robust Design Space Modeling.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2668118";0
journals/todaes/ZhangSZ10;article;2017-01-11;"On-chip sensor-driven efficient thermal profile estimation algorithms.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1754405.1754410";0
journals/todaes/LinLHT12;article;2017-01-11;"Load-balanced clock tree synthesis with adjustable delay buffer insertion for clock skew reduction in multiple dynamic supply voltage designs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209307";0
journals/todaes/JohnsonP08;article;2017-01-11;"Interrupt modeling for efficient high-level scheduler design space exploration.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297676";0
journals/todaes/NguyenSCM17;article;2017-03-22;"Security Analysis of Arbiter PUF and Its Lightweight Compositions Under Predictability Test.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2940326";0
journals/todaes/KimJKK03;article;2003-11-28;"Minimum delay optimization for domino circuits - a coupling-aware approach.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/762488.762491";0
journals/todaes/DastidarC07;article;2017-01-11;"A verification system for transient response of analog circuits.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255468";0
journals/todaes/ForoozannejadHHG12;article;2017-06-09;"Postscheduling buffer management trade-offs in streaming software synthesis.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209300";0
journals/todaes/DelshadtehraniF15;article;2017-06-09;"In-Scratchpad Memory Replication: Protecting Scratchpad Memories in Multicore Embedded Systems against Soft Errors.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2770874";0
journals/todaes/PraetLGG01;article;2003-11-28;"Processor modeling and code selection for retargetable compilation.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/383251.383252";0
journals/todaes/HolstIW15;article;2017-01-03;"High-Throughput Logic Timing Simulation on GPGPUs.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2714564";0
journals/todaes/ChangLH12;article;2017-01-11;"Conditional Diagnosability of k-Ary n-Cubes under the PMC Model.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348850";0
journals/todaes/RaoJBS09;article;2017-01-11;"Circuit optimization techniques to mitigate the effects of soft errors in combinational logic.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640462";0
journals/todaes/0001GCBEP14;article;2017-06-14;"Quantifying Notions of Extensibility in FlexRay Schedule Synthesis.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2647954";0
journals/todaes/GaneshpureK14;article;2015-04-29;"Performance-driven dynamic thermal management of MPSoC based on task rescheduling.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566661";0
journals/todaes/YaoCCG03;article;2006-01-31;"Floorplan representations: Complexity and connections.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/606603.606607";0
journals/todaes/TemanRMBB16;article;2017-06-14;"Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2890498";0
journals/todaes/YanW09;article;2017-01-11;"Theories and algorithms on single-detour routing for untangling twisted bus.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529268";0
journals/todaes/0004F12;article;2017-01-11;"Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient Application-Specific Instruction Set Processor Design.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348843";0
journals/todaes/DubeufHB16;article;2017-01-03;"ECDSA Passive Attacks, Leakage Sources, and Common Design Mistakes.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2820611";0
journals/todaes/KashifPF16;article;2017-01-03;"Path Selection for Real-Time Communication on Priority-Aware NoCs.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2866572";0
journals/todaes/ZhangLWZ0S15;article;2017-09-16;"Lazy-RTGC: A Real-Time Lazy Garbage Collection Mechanism with Jointly Optimizing Average and Worst Performance for NAND Flash Memory Storage Systems.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2746236";0
journals/todaes/DasCK07;article;2017-01-11;"Functional verification of task partitioning for multiprocessor embedded systems.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278357";0
journals/todaes/LiCT03;article;2004-03-18;"Test data compression using dictionaries with selective entries and fixed-length indices.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944032";0
journals/todaes/KjeldsbergCA04;article;2006-02-09;"Storage requirement estimation for optimized design of data intensive applications.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/989995.989996";0
journals/todaes/ShenTLWQ13;article;2017-01-11;"Achieving autonomous power management using reinforcement learning.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442095";0
journals/todaes/LinHJ12;article;2017-01-11;"Reliability-Driven Power/Ground Routing for Analog ICs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071362";0
journals/todaes/Pomeranz17a;article;2017-06-29;"Generation of Transparent-Scan Sequences for Diagnosis of Scan Chain Faults.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3007207";0
journals/todaes/PotluriTBKC15;article;2017-01-03;"DFT Assisted Techniques for Peak Launch-to-Capture Power Reduction during Launch-On-Shift At-Speed Testing.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2790297";0
journals/todaes/JangP12;article;2017-01-11;"A3MAP: Architecture-aware analytic mapping for networks-on-chip.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209299";0
journals/todaes/KimYL16;article;2017-01-03;"Improving Write Performance by Controlling Target Resistance Distributions in MLC PRAM.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2820610";0
journals/todaes/XiaoFJKBT16;article;2017-01-06;"Hardware Trojans: Lessons Learned after One Decade of Research.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2906147";0
journals/todaes/LeeLPAYWL16;article;2017-01-03;"Differential Write-Conscious Software Design on Phase-Change Memory: An SQLite Case Study.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2842613";0
journals/todaes/RaabeHA08;article;2017-06-09;"ReChannel: Describing and simulating reconfigurable hardware in systemC.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297681";0
journals/todaes/MunchWG97;article;2003-11-28;"An efficient ILP-based scheduling algorithm for control-dominated VHDL descriptions.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/268424.268428";1
journals/todaes/AzarbadA17;article;2017-03-22;"Scalable SMT-Based Equivalence Checking of Nested Loop Pipelining in Behavioral Synthesis.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2953879";0
journals/todaes/ChenFHM09;article;2017-01-11;"Leakage reduction, delay compensation using partition-based tunable body-biasing techniques.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562521";1
journals/todaes/LeeYCP13;article;2017-06-09;"Reducing instruction bit-width for low-power VLIW architectures.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442096";0
journals/todaes/HuffmireBCVWKS08;article;2017-01-11;"Designing secure systems on reconfigurable hardware.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367053";1
journals/todaes/KagarisT96;article;2003-11-28;"A fast algorithm for minimizing FPGA combinational and sequential modules.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/234860.234863";0
journals/todaes/DandalisP02;article;2003-11-28;"Run-time performance optimization of an FPGA-based deduction engine for SAT solvers.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605444";0
journals/todaes/PomeranzR07;article;2017-01-11;"Forming N-detection test sets without test generation.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230810";0
journals/todaes/YuanGHLJ10;article;2017-04-27;"Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698763";0
journals/todaes/RaghavanJLAC09;article;2017-01-11;"Playing the trade-off game: Architecture exploration using Coffeee.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529258";0
journals/todaes/DuttD02;article;2003-11-28;"Cluster-aware iterative improvement techniques for partitioning large VLSI circuits.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504918";0
journals/todaes/JooCSPC08;article;2017-01-11;"An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367052";0
journals/todaes/OgrasM08;article;2017-09-16;"Analysis and optimization of prediction-based flow control in networks-on-chip.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297677";1
journals/todaes/MuL09;article;2017-01-11;"Autonomous hardware/software partitioning and voltage/frequency scaling for low-power embedded systems.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640459";0
journals/todaes/HuangCC01;article;2003-11-28;"Verifying sequential equivalence using ATPG techniques.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/375977.376022";0
journals/todaes/ZhuM07;article;2017-01-11;"A hierarchical modeling framework for on-chip communication architectures of multiprocessing SoCs.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1217088.1217094";0
journals/todaes/BaharLM00;article;2003-11-28;"Power optimization of technology-dependent circuits based on symbolic computation of logic implications.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348028";0
journals/todaes/MarculescuOZ06;article;2017-09-16;"Computation and communication refinement for multiprocessor SoC design: A system-level perspective.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142983";0
journals/todaes/XuNZY015;article;2017-01-03;"Impact of Cell Failure on Reliable Cross-Point Resistive Memory Design.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2753759";0
journals/todaes/ManoliosS08;article;2017-01-11;"Automatic verification of safety and liveness for pipelined machines using WEB refinement.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367054";1
journals/todaes/HoHL14;article;2015-04-29;"Understanding SRAM Stability via Bifurcation Analysis: Analytical Models and Scaling Trends.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2647957";0
journals/todaes/DuttVA02;article;2003-11-28;"A search-based bump-and-refit approach to incremental routing for ECO applications in FPGAs.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605449";0
journals/todaes/LiBSDKRZ06;article;2006-08-22;"LVS verification across multiple power domains for a quad-core microprocessor.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142166";0
journals/todaes/BommuOC00;article;2003-11-28;"Retiming-based factorization for sequential logic optimization.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348068";0
journals/todaes/NiggemeyerR03;article;2004-03-18;"A data acquisition methodology for on-chip repair of embedded memories.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944037";0
journals/todaes/ChenLTHWW15;article;2017-01-03;None;"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2714563";0
journals/todaes/DuarteHZSHG11;article;2017-01-11;"A 36μW heartbeat-detection processor for a wireless sensor node.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003711";0
journals/todaes/RayBAWG12;article;2017-06-14;"Introduction to special section on verification challenges in the concurrent world.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209292";0
journals/todaes/PotkonjakW99;article;2016-08-02;"A methodology and algorithms for the design of hard real-time multitasking ASICs.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/323480.323491";0
journals/todaes/LiaoKTD98;article;2004-12-09;"A new viewpoint on code generation for directed acyclic graphs.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/270580.270583";0
journals/todaes/IndrusiakHS15;article;2017-06-09;"Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2755559";0
journals/todaes/GangeSS14;article;2017-06-09;"Synthesizing Optimal Switching Lattices.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2661632";0
journals/todaes/ChoPW04;article;2006-02-09;"Fast memory bank assignment for fixed-point digital signal processors.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/966137.966140";0
journals/todaes/LopezM96;article;2015-03-26;"Efficient decomposition of polygons into L-shapes with application to VLSI layouts.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/234860.234865";0
journals/todaes/CabodiLMKW10;article;2017-01-11;"Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698762";0
journals/todaes/WuLCJ09;article;2017-01-11;"Performance-constrained voltage assignment in multiple supply voltage SoC floorplanning.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640460";0
journals/todaes/MeyerHT14;article;2015-04-29;"Cost-effective lifetime and yield optimization for NoC-based MPSoCs.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2535575";0
journals/todaes/ParulkarGB01;article;2003-11-28;"Introducing redundant computations in RTL data paths for reducing BIST resources.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/383251.383253";0
journals/todaes/WangGDK07;article;2017-09-14;"Exploring time/resource trade-offs by solving dual scheduling problems with the ant colony optimization.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278359";0
journals/todaes/Dasdan09;article;2017-01-11;"Provably efficient algorithms for resolving temporal and spatial difference constraint violations.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455237";0
journals/todaes/MoiseevKW09;article;2017-01-11;"Power-delay optimization in VLSI microprocessors by wire spacing.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562523";0
journals/todaes/VemuriKT02;article;2003-11-28;"BDD-based logic synthesis for LUT-based FPGAs.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605442";0
journals/todaes/El-MalehO03;article;2006-05-30;"Test vector decomposition-based static compaction algorithms for combinational circuits.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944030";0
journals/todaes/GangwarBK07;article;2017-01-11;"Impact of intercluster communication mechanisms on ILP in clustered VLIW architectures.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1217088.1217089";0
journals/todaes/YanVC14;article;2015-05-07;"An Effective Floorplan-Guided Placement Algorithm for Large-Scale Mixed-Size Designs.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611761";0
journals/todaes/MukherjeeLMM08;article;2017-01-11;"A high-level clustering algorithm targeting dual V";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391965";0
journals/todaes/HuangTCP13;article;2017-01-11;"Low-power anti-aging zero skew clock gating.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442098";0
journals/todaes/BlantonH03;article;2003-11-28;"On the properties of the input pattern fault model.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/606603.606609";0
journals/todaes/KountourisW02;article;2003-11-28;"Efficient scheduling of conditional behaviors for high-level synthesis.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/567270.567272";0
journals/todaes/HuangYN15;article;2017-01-03;"Clock Period Minimization with Minimum Leakage Power.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2778954";0
journals/todaes/Sen11;article;2017-01-11;"Concurrency-oriented verification and coverage of system-level designs.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003697";0
journals/todaes/GorjiaraBC07;article;2017-01-11;"Ultra-fast and efficient algorithm for energy optimization by gradient-based stochastic voltage and task scheduling.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278352";0
journals/todaes/ChenSLTH07;article;2017-01-11;"A note on "a mapping algorithm for computer-assisted exploration in the design of embedded systems".";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278365";0
journals/todaes/ZhangZCY17;article;2017-03-22;"On the Restore Time Variations of Future DRAM Memory.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2967609";0
journals/todaes/IsseninBMD07;article;2017-01-11;"DRDU: A data reuse analysis technique for efficient scratch-pad memory management.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230807";0
journals/todaes/PopEPP06;article;2007-03-06;"Analysis and optimization of distributed real-time embedded systems.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142984";0
journals/todaes/Voeten01;article;2003-11-28;"On the fundamental limitations of transformational design.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502181";0
journals/todaes/ReddyMKP03;article;2004-03-18;"On test data volume reduction for multiple scan chain designs.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944031";0
journals/todaes/ZhouW98;article;2003-11-28;"Optimal river routing with crosstalk constraints.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/293625.293636";0
journals/todaes/ObenausS03;article;2003-11-28;"Gravity: Fast placement for 3-D VLSI.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/785411.785413";0
journals/todaes/FournierZKS11;article;2017-01-11;"A probabilistic analysis of coverage methods.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003698";0
journals/todaes/KimKHK16;article;2017-06-14;"Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2894752";0
journals/todaes/VicenteLH04;article;2017-06-09;"Annealing placement by thermodynamic combinatorial optimization.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1013948.1013951";0
journals/todaes/Pomeranz16a;article;2017-01-03;None;"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2897514";0
journals/todaes/MM14;article;2016-03-21;"An Efficient Hardware-Based Higher Radix Floating Point MAC Design.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2667224";0
journals/todaes/Mutyam09;article;2017-01-11;"Selective shielding technique to eliminate crosstalk transitions.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529265";0
journals/todaes/LeeH13;article;2017-01-11;"An efficient method for analyzing on-chip thermal reliability considering process variations.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491485";0
journals/todaes/YouLL06;article;2006-08-22;"Compilers for leakage power reduction.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124723";0
journals/todaes/Kagaris05;article;2006-02-09;"A unified method for phase shifter computation.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044120";0
journals/todaes/ShamYL09;article;2017-06-09;"Congestion prediction in early stages of physical design.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455241";0
journals/todaes/RoyGM15;article;2017-01-03;"FuzzRoute: A Thermally Efficient Congestion-Free Global Routing Method for Three-Dimensional Integrated Circuits.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2767127";0
journals/todaes/ChakrabortyPS16;article;2017-01-06;"Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory-Based Architectures.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2934680";0
journals/todaes/Tessier02;article;2003-11-28;"Fast placement approaches for FPGAs.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/544536.544540";0
journals/todaes/SantosHEEJ00;article;2005-04-13;"A code-motion pruning technique for global scheduling.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/329458.329461";0
journals/todaes/CornoPRRS02;article;2017-06-14;"Initializability analysis of synchronous sequential circuits.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/544536.544538";0
journals/todaes/SuhaibMSB05;article;2017-06-09;"XFM: An incremental methodology for developing formal models.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1109118.1109120";0
journals/todaes/MukhopadhyayPDG09;article;2017-01-11;"Instrumenting AMS assertion verification on commercial platforms.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497564";0
journals/todaes/CzerwinskiK16;article;2017-01-06;"State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing Tristate Buffers.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2905366";0
journals/todaes/0001CKCB15;article;2017-01-03;"Layout-Aware Mixture Preparation of Biochemical Fluids on Application-Specific Digital Microfluidic Biochips.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2714562";0
journals/todaes/Al-YamaniM05;article;2006-04-04;"Test chip experimental results on high-level structural test.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1109118.1109125";0
journals/todaes/BensoPRR98;article;2003-11-28;"EXFI: a low-cost fault injection system for embedded microprocessor-based boards.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/296333.296351";0
journals/todaes/WuLT08;article;2017-01-11;"Chip placement in a reticle for multiple-project wafer fabrication.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297688";0
journals/todaes/YuRH11;article;2017-01-11;"A Metric for Quantifying Similarity between Timing Constraint Sets in Real-Time Systems.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970368";0
journals/todaes/HuangCLWH14;article;2017-06-09;"Garbage Collection for Multiversion Index in Flash-Based Embedded Databases.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611757";0
journals/todaes/PaulMB10;article;2017-01-11;"Low-overhead ";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698769";0
journals/todaes/KoushanfarHP05;article;2006-04-04;"Behavioral synthesis techniques for intellectual property protection.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1080334.1080338";0
journals/todaes/Hsiung00;article;2003-11-28;"CMAPS: a cosynthesis methodology for application-oriented parallel systems.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/329458.329465";0
journals/todaes/LuCCSHTC15;article;2015-04-20;"ePlace: Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov's Method.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699873";0
journals/todaes/KritikakouCKG13;article;2017-01-03;"Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2534383";0
journals/todaes/KumarFHMC08;article;2017-06-09;"Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367049";0
journals/todaes/ShaoXXZS06;article;2017-07-23;"Loop scheduling with timing and switching-activity minimization for VLIW DSP.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124724";0
journals/todaes/JanCGP05;article;2017-06-09;"A 4-geometry maze router and its application on multiterminal nets.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044118";0
journals/todaes/DasdanH06;article;2006-08-22;"Handling inverted temperature dependence in static timing analysis.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142158";0
journals/todaes/DasguptaPNB02;article;2003-11-28;"Monotone bipartitioning problem in a planar point set with applications to VLSI.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/544536.544537";0
journals/todaes/KeutzerLSZ09;article;2017-01-11;"ACM Transactions on Design Automation of Electronic Systems (TODAES) special section call for papers: Parallel CAD: Algorithm design and programming.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640466";0
journals/todaes/ChangCYC14;article;2015-04-29;"BLAS: Block-level adaptive striping for solid-state drives.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2555616";0
journals/todaes/ZhaoKSTLCW16;article;2017-01-03;"Statistical Rare-Event Analysis and Parameter Guidance by Elite Learning Sample Selection.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2875422";0
journals/todaes/GuthausWR13;article;2017-01-11;"Revisiting automated physical synthesis of high-performance clock networks.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442102";0
journals/todaes/BoghratiS14;article;2015-05-07;"Incremental Analysis of Power Grids Using Backward Random Walks.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611763";0
journals/todaes/KavousianosBN09;article;2017-01-11;"Efficient partial scan cell gating for low-power scan-based testing.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497571";0
journals/todaes/CabodiNQ13;article;2017-01-11;"Thread-based multi-engine model checking for multicore platforms.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491480";0
journals/todaes/Chen0BK15;article;2016-03-16;"Applying Pay-Burst-Only-Once Principle for Periodic Power Management in Hard Real-Time Pipelined Multiprocessor Systems.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699865";0
journals/todaes/JingL0HMH12;article;2017-01-11;"SEU fault evaluation and characteristics for SRAM-based FPGA architectures and synthesis algorithms.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390204";0
journals/todaes/IsenbergPWW17;article;2017-07-31;"Proof-Carrying Hardware via Inductive Invariants.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3054743";0
journals/todaes/WuHX013;article;2017-01-03;"Exploiting workload dynamics to improve SSD read latency via differentiated error correction codes.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2489792";0
journals/todaes/Wolf96;article;2016-08-02;"Object-oriented cosynthesis of distributed embedded systems.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/234860.234861";0
journals/todaes/CongKKT98;article;2003-11-28;"Bounded-skew clock and Steiner routing.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/293625.293628";0
journals/todaes/LivramentoNGGS16;article;2017-06-09;"Clock-Tree-Aware Incremental Timing-Driven Placement.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2858793";0
journals/todaes/LinYLW17;article;2017-03-22;"A Hybrid DRAM/PCM Buffer Cache Architecture for Smartphones with QoS Consideration.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2979143";0
journals/todaes/SalujaGK08;article;2017-01-11;"SAT-based ATPG using multilevel compatible don't-cares.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344420";0
journals/todaes/FreundIRBABG97;article;2006-01-24;"A codesign experiment in acoustic echo cancellation GMDF.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/268424.268433";0
journals/todaes/YangCHT00;article;2003-11-28;"Efficient routability check algorithms for segmented channel routing.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348574";0
journals/todaes/EijkMPZBMJ00;article;2015-03-23;"Constraint analysis for code generation: basic techniques and applications in FACTS.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/362652.362660";0
journals/todaes/BhattacharyaDB98;article;2005-01-28;"Effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290852";0
journals/todaes/Yan11;article;2017-01-11;"IO connection assignment and RDL routing for flip-chip designs.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003707";0
journals/todaes/MehriA16;article;2017-01-06;"Genetic-Algorithm-Based FPGA Architectural Exploration Using Analytical Models.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2939372";0
journals/todaes/KurimotoYNHK12;article;2017-01-11;"Verification work reduction methodology in low-power chip implementation.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390203";0
journals/todaes/LamTYW12;article;2017-01-11;"ECR: A Powerful and Low-Complexity Error Cancellation Rewiring Scheme.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348854";0
journals/todaes/ThanvantriS96;article;2003-11-28;"Optimal folding of standard and custom cells.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/225871.225897";0
journals/todaes/GasteierG99;article;2003-11-28;"Bus-based communication synthesis on system level.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/298865.298866";0
journals/todaes/ChenH13;article;2017-01-11;None;"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442091";0
journals/todaes/WangLLQSS11;article;2017-09-16;"Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1929943.1929946";0
journals/todaes/SuKCM06;article;2017-10-07;"Accurate modeling of substrate resistive coupling for floating substrates.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124717";0
journals/todaes/DasK08;article;2017-01-11;"Resource sharing among mutually exclusive sum-of-product blocks for area reduction.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367060";0
journals/todaes/YanPCF17;article;2017-07-31;"Exploring Energy-Efficient Cache Design in Emerging Mobile Platforms.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2843940";0
journals/todaes/KimKS16;article;2017-01-03;"Synthesis of Dual-Mode Circuits Through Library Design, Gate Sizing, and Clock-Tree Optimization.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2856032";0
journals/todaes/HealyMLL11;article;2017-01-11;"Integrated microarchitectural floorplanning and run-time controller for inductive noise mitigation.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003706";1
journals/todaes/HuangN07;article;2017-01-11;"Clock skew scheduling with race conditions considered.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278358";0
journals/todaes/TsaiCL14;article;2015-04-29;"Power and Area Efficiency NoC Router Design for Application-Specific SoC by Using Buffer Merging and Resource Sharing.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2633604";0
journals/todaes/PomeranzR11;article;2017-01-11;"Reducing the switching activity of test sequences under transparent-scan.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1929943.1929949";0
journals/todaes/AvnitDSRP09;article;2017-01-11;"Provably correct on-chip communication: A formal approach to automatic protocol converter synthesis.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497562";0
journals/todaes/YuP10;article;2017-05-28;"Energy- and Performance-Efficient Communication Framework for Embedded MPSoCs through Application-Driven Release Consistency.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870117";0
journals/todaes/ShrivastavaBHDN06;article;2006-08-22;"Compilation framework for code size reduction using reduced bit-width ISAs (rISAs).";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124722";0
journals/todaes/MathurDG98;article;2003-11-28;"Rate analysis for embedded systems.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/293625.293631";0
journals/todaes/DasdanRG98;article;2003-11-28;"A timing-driven design and validation methodology for embedded real-time systems.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/296333.296338";0
journals/todaes/WangYC10;article;2017-01-11;"Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1835420.1835426";0
journals/todaes/ReviriegoMB10;article;2017-06-09;"Reliability analysis of memories protected with BICS and a per-word parity bit.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698768";0
journals/todaes/DaravKTWB16;article;2017-01-03;"Eh?Placer: A High-Performance Modern Technology-Driven Placer.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2899381";0
journals/todaes/ShamYZ08;article;2017-06-09;"Optimizing wirelength and routability by searching alternative packings in floorplanning.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297687";0
journals/todaes/PasseroneSLMMPS98;article;2003-11-28;"Modeling reactive systems in Java.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/296333.296334";0
journals/todaes/KulkarniNRK06;article;2006-08-22;"Compile-time area estimation for LUT-based FPGAs.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124721";0
journals/todaes/ZuluagaMP16;article;2017-01-03;"Streaming Sorting Networks.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2854150";0
journals/todaes/YangGZ04;article;2010-01-21;"Frequent value encoding for low power data buses.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1013948.1013953";0
journals/todaes/CongFX09;article;2017-01-11;"Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529257";0
journals/todaes/ZhuWD11;article;2017-01-11;"Massively Parallel Logic Simulation with GPUs.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970362";0
journals/todaes/KochRK98;article;2003-11-28;"Breakpoints and breakpoint detection in source-level emulation.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290843";0
journals/todaes/XuT16;article;2017-01-03;"Hierarchical Statistical Leakage Analysis and Its Application.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2896820";0
journals/todaes/OborilT15;article;2017-01-03;"Exploiting Instruction Set Encoding for Aging-Aware Microprocessor Design.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2783435";0
journals/todaes/ChenXHGMH016;article;2017-01-03;"TSocket: Thermal Sustainable Power Budgeting.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2837023";0
journals/todaes/ShinSCS10;article;2017-01-11;"Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1835420.1835421";0
journals/todaes/ZhangLYZYPZ15;article;2017-07-20;"Layout Decomposition with Pairwise Coloring and Adaptive Multi-Start for Triple Patterning Lithography.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2764904";0
journals/todaes/Dutt08b;article;2017-01-11;"Editorial.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367046";0
journals/todaes/LeupersB00;article;2003-11-28;"Graph-based code selection techniques for embedded processors.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/362652.362661";0
journals/todaes/ChangH10a;article;2017-05-28;"Guest Editorial: Current Trends in Low-Power Design.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870110";0
journals/todaes/MochockiHQ07;article;2017-01-11;"Transition-overhead-aware voltage scheduling for fixed-priority real-time systems.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230803";0
journals/todaes/KimBVHGSM15;article;2017-06-09;"Use It or Lose It: Proactive, Deterministic Longevity in Future Chip Multiprocessors.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2770873";0
journals/todaes/AchterenCLD03;article;2017-06-09;"Search space definition and exploration for nonuniform data reuse opportunities in data-dominant applications.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/606603.606610";0
journals/todaes/LeeCZCKV08;article;2017-01-11;"A fuel-cell-battery hybrid for portable embedded systems.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297685";0
journals/todaes/KangK14;article;2015-05-07;"Integrated Resource Allocation and Binding in Clock Mesh Synthesis.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611762";0
journals/todaes/SunTGR15;article;2017-01-03;"A New Uncertainty Budgeting-Based Method for Robust Analog/Mixed-Signal Design.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2778959";0
journals/todaes/AraujoM98;article;2003-11-28;"Code generation for fixed-point DSPs.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290837";0
journals/todaes/ChenFDNY16;article;2017-01-03;"DC Characteristics and Variability on 90nm CMOS Transistor Array-Style Analog Layout.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2888395";0
journals/todaes/LiSLXCXW13;article;2017-06-09;"Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2534393";0
journals/todaes/CongH00;article;2003-11-28;"Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/335043.335045";0
journals/todaes/LongIA00;article;2003-11-28;"FILL and FUNI: algorithms to identify illegal states and sequentially untestable faults.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348311";0
journals/todaes/HoveidaABAS17;article;2017-07-31;"Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon Era.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3055202";0
journals/todaes/GopalakrishnanK09;article;2017-01-11;"2009 ACM TODAES best paper award: Optimization of polynomial datapaths using finite ring algebra.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562515";0
journals/todaes/SinghPM02;article;2016-09-16;"Efficient circuit clustering for area and power reduction in FPGAs.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605448";0
journals/todaes/MohantyR05;article;2006-02-09;"Energy-efficient datapath scheduling using multiple voltages and dynamic clocking.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059883";0
journals/todaes/KeutzerLSZ11;article;2017-01-11;"A Special Section on Multicore Parallel CAD: Algorithm Design and Programming.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970354";0
journals/todaes/ErbKSHSWB14;article;2017-01-20;"Exact Logic and Fault Simulation in Presence of Unknowns.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611760";0
journals/todaes/LinH09;article;2017-01-11;"Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455244";0
journals/todaes/RahamanMPJ08;article;2017-01-11;"C-testable bit parallel multipliers over ";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297671";0
journals/todaes/AsadiniaAS15;article;2015-04-20;"Prolonging Lifetime of PCM-Based Main Memories through On-Demand Page Pairing.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699867";0
journals/todaes/YalcinH97;article;2003-11-28;"Event propagation conditions in circuit delay computation.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/264995.264998";0
journals/todaes/ChenET16;article;2017-01-03;"Reliability-Aware Resource Allocation and Binding in High-Level Synthesis.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2839300";0
journals/todaes/LiD17;article;2017-06-29;"Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3035496";0
journals/todaes/LinZZS15;article;2017-09-17;"Security-Aware Design Methodology and Optimization for Automotive Systems.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2803174";0
journals/todaes/NaculG06;article;2007-03-06;"Synthesis of time-constrained multitasking embedded software.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1179461.1179463";0
journals/todaes/BackerHK17;article;2017-03-22;"Secure and Flexible Trace-Based Debugging of Systems-on-Chip.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2994601";0
journals/todaes/ChengI015;article;2017-01-03;"Adaptive Burst-Writes (ABW): Memory Requests Scheduling to Reduce Write-Induced Interference.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2753757";0
journals/todaes/LiKM04;article;2006-02-09;"Power minimization algorithms for LUT-based FPGA technology mapping.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/966137.966139";0
journals/todaes/GuptaGDN04;article;2006-02-09;"Coordinated parallelizing compiler optimizations and high-level synthesis.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1027084.1027087";0
journals/todaes/ChangP014;article;2015-04-29;"Editorial: ACM Transactions on Design Automation of Electronics Systems and Beyond.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2676865";0
journals/todaes/JohnsonB98;article;2003-11-28;"Measurement and analysis of sequential design processes.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/270580.270581";0
journals/todaes/RuanTNL05;article;2006-02-09;"Bipartitioning and encoding in low-power pipelined circuits.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044114";0
journals/todaes/Zhou08;article;2017-01-11;"A new efficient retiming algorithm derived by formal manipulation.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297673";0
journals/todaes/LiuH11;article;2017-01-11;"GPU-Based Parallelization for Fast Circuit Optimization.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970357";0
journals/todaes/KagarisT01;article;2003-11-28;"Von Neumann hybrid cellular automata for generating deterministic test sequences.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/383251.383254";0
journals/todaes/HuangLGNC15;article;2015-04-20;"Obstacle-Avoiding Algorithm in X-Architecture Based on Discrete Particle Swarm Optimization for VLSI Design.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699862";0
journals/todaes/PanJL14;article;2015-04-29;"Scalable Power Management Using Multilevel Reinforcement Learning for Multiprocessors.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2629486";0
journals/todaes/Gester0NP0V13;article;2017-01-11;"BonnRoute: Algorithms and data structures for fast and good VLSI routing.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442103";0
journals/todaes/AliSAP17;article;2017-06-14;"Reducing the Complexity of Dataflow Graphs Using Slack-Based Merging.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2956232";0
journals/todaes/Pomeranz14;article;2015-04-29;"Low-power skewed-load tests based on functional broadside tests.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566664";0
journals/todaes/KimLV15;article;2015-04-30;"Automated Iterative Pipelining for ASIC Design.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2660768";0
journals/todaes/MarculescuD13;article;2017-07-18;"Editorial to special section on networks on chip: Architecture, tools, and methodologies.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2541012.2541013";0
journals/todaes/YanHLLL11;article;2017-01-11;"MicroFix: Using timing interpolation and delay sensors for power reduction.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1929943.1929948";0
journals/todaes/TsaoK02;article;2003-11-28;"UST/DME: a clock tree router for general skew constraints.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/567270.567271";0
journals/todaes/InoueAISE09;article;2017-01-11;"Dynamic security domain scaling on embedded symmetric multiprocessors.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497567";1
journals/todaes/Pomeranz16b;article;2017-01-06;"Periodic Scan-In States to Reduce the Input Test Data Volume for Partially Functional Broadside Tests.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2911983";0
journals/todaes/YoungD16;article;2017-01-03;"Preface to Special Section on New Physical Design Techniques for the Next Generation of Integration Technology.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2902365";0
journals/todaes/LiuCKT12;article;2017-01-11;"A fast heuristic approach for parametric yield enhancement of analog designs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209308";0
journals/todaes/BunkerGM04;article;2006-02-09;"Formal hardware specification languages for protocol compliance verification.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/966137.966138";0
journals/todaes/GingadeCLAG16;article;2017-01-06;"Hybrid Power Management for Office Equipment.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2910582";0
journals/todaes/HsuKBRP07;article;2017-06-09;"Efficient simulation of critical synchronous dataflow graphs.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255458";0
journals/todaes/WangB16;article;2017-01-03;"Ensemble Reduction via Logic Minimization.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2897515";0
journals/todaes/XuZC09;article;2017-01-11;"SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455233";0
journals/todaes/PintoBSPS06;article;2017-06-09;"System level design paradigms: Platform-based design and communication synthesis.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142982";0
journals/todaes/LeeHLP16;article;2017-01-06;"Efficient Security Monitoring with the Core Debug Interface in an Embedded Processor.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2907611";0
journals/todaes/KhordocC98;article;2003-11-28;"Semantics and verification of action diagrams with linear timing.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/270580.270582";0
journals/todaes/JonesW08;article;2017-01-11;"Introduction to the special section on demonstrable software systems and hardware platforms II.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367047";0
journals/todaes/CongD96;article;2003-11-28;"Combinational logic synthesis for LUT based field programmable gate arrays.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/233539.233540";0
journals/todaes/ParkBLNYLK17;article;2017-06-29;"HoPE: Hot-Cacheline Prediction for Dynamic Early Decompression in Compressed LLCs.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2999538";0
journals/todaes/DasCK09;article;2017-01-11;"Scenario-based timing verification of multiprocessor embedded applications.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529259";0
journals/todaes/BondadeM11;article;2017-01-11;"Hardware-Software Codesign of an Embedded Multiple-Supply Power Management Unit for Multicore SoCs Using an Adaptive Global/Local Power Allocation and Processing Scheme.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970364";0
journals/todaes/LeeLHT03;article;2003-11-28;"Compiler optimization on VLIW instruction scheduling for low power.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/762488.762494";0
journals/todaes/XuK97;article;2003-11-28;"Layout-driven RTL binding techniques for high-level synthesis using accurate estimators.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"";0
journals/todaes/ClarkeCC09;article;2017-01-11;"Word-length selection for power minimization via nonlinear optimization.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529261";0
journals/todaes/TangBCH17;article;2017-06-29;"PeaPaw: Performance and Energy-Aware Partitioning of Workload on Heterogeneous Platforms.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2999540";0
journals/todaes/NouraniCP01;article;2003-11-28;"Integrated test of interacting controllers and datapaths.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/383251.383258";1
journals/todaes/RaimiHN00;article;2003-11-28;"Environment modeling and language universality.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348572";0
journals/todaes/ChengL99;article;2003-11-28;"Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelining.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/315773.315776";0
journals/todaes/CabodiCQ98;article;2003-11-28;"Auxiliary variables for BDD-based representation and manipulation of Boolean functions.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/293625.293626";0
journals/todaes/SalamyR12;article;2017-01-11;"An ILP solution to address code generation for embedded applications on digital signal processors.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209301";0
journals/todaes/MilderFHP12;article;2017-01-11;"Computer Generation of Hardware for Linear Digital Signal Processing Transforms.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2159542.2159547";0
journals/todaes/WangAZ98;article;2003-11-28;"On measuring the effectiveness of various design validation approaches for PowerPC microprocessor embedded arrays.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/296333.296335";0
journals/todaes/DasguptaS01;article;2003-11-28;"Slicible rectangular graphs and their optimal floorplans.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502176";0
journals/todaes/LivramentoGGJ14;article;2015-04-29;"A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2647956";0
journals/todaes/ShojaeiBGD13;article;2017-01-03;"A fast and scalable multidimensional multiple-choice knapsack heuristic.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2541012.2541014";0
journals/todaes/AinPDMMG11;article;2017-01-11;"Chassis: A Platform for Verifying PMU Integration Using Autogenerated Behavioral Models.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970367";0
journals/todaes/HuangWCL15;article;2017-01-03;"Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2770872";0
journals/todaes/Pomeranz16;article;2017-01-03;"Design-for-Testability for Functional Broadside Tests under Primary Input Constraints.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2831231";0
journals/todaes/ZhuYPC17;article;2017-03-22;"CALM: Contention-Aware Latency-Minimal Application Mapping for Flattened Butterfly On-Chip Networks.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2950045";0
journals/todaes/KurimotoSAYOTS10;article;2017-01-11;"Phase-adjustable error detection flip-flops with 2-stage hold-driven optimization, slack-based grouping scheme and slack distribution control for dynamic voltage scaling.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698767";1
journals/todaes/KadayifSKKC05;article;2006-02-09;"Optimizing instruction TLB energy using software and hardware techniques.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059879";0
journals/todaes/SinhaGGR14;article;2015-04-29;"A Formal Approach to Incremental Converter Synthesis for System-on-Chip Design.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2663344";0
journals/todaes/SV16;article;2017-01-03;"Efficient Algorithms for Discrete Gate Sizing and Threshold Voltage Assignment Based on an Accurate Analytical Statistical Yield Gradient.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2896819";0
journals/todaes/NummerS03;article;2004-03-18;"Testing high-performance pipelined circuits with slow-speed testers.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944034";0
journals/todaes/SharmaPCRA15;article;2017-01-03;"Array Interleaving - An Energy-Efficient Data Layout Transformation.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2747875";0
journals/todaes/Fujita05;article;2006-04-04;"Equivalence checking between behavioral and RTL descriptions with virtual controllers and datapaths.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1109118.1109121";1
journals/todaes/XiangS16;article;2017-01-03;"A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2821506";0
journals/todaes/KimKLG15;article;2017-01-03;"Memory Management Scheme to Improve Utilization Efficiency and Provide Fast Contiguous Allocation without a Statically Reserved Area.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2770871";0
journals/todaes/Givargis06;article;2006-08-22;"Zero cost indexing for improved processor cache performance.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124715";0
journals/todaes/LiYH014;article;2015-04-29;"SmartCap: Using Machine Learning for Power Adaptation of Smartphone's Application Processor.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2651402";0
journals/todaes/HuangCZZDL16;article;2017-01-03;"Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips with RF-Interconnect.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2890499";0
journals/todaes/RavalFB10;article;2017-06-09;"Low-power TinyOS tuned processor platform for wireless sensor network motes.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1754405.1754408";0
journals/todaes/EngelkeBRSBP09;article;2017-01-20;"SUPERB: Simulator utilizing parallel evaluation of resistive bridges.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1596831";0
journals/todaes/ZhangS16;article;2017-01-03;"Parallel Power Grid Analysis Based on Enlarged Partitions.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2806885";0
journals/todaes/LiaoDK99;article;2006-05-23;"A text-compression-based method for code size minimization in embedded systems.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/298865.298867";0
journals/todaes/HatamiBPW14;article;2015-04-29;"Multilevel Simulation of Nonfunctional Properties by Piecewise Evaluation.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2647955";0
journals/todaes/MathaikuttyPSJ07;article;2017-06-09;"EWD: A metamodeling driven customizable multi-MoC system modeling framework.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255470";0
journals/todaes/XydisPSE12;article;2017-01-11;"Compiler-in-the-loop exploration during datapath synthesis for higher quality delay-area trade-offs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390202";0
journals/todaes/PandaDN97;article;2003-11-28;"Memory data organization for improved cache performance in embedded processor applications.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/268424.268464";0
journals/todaes/YouHL07;article;2017-01-11;"Compilation for compact power-gating controls.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278364";1
journals/todaes/BouakazFG17a;article;2017-03-22;"Symbolic Analyses of Dataflow Graphs.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3007898";0
journals/todaes/AraujoOC02;article;2006-11-27;"Global array reference allocation.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/544536.544542";0
journals/todaes/MukherjeeDMLHC12;article;2017-01-11;"Synchronizing AMS Assertions with AMS Simulation: From Theory to Practice.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348842";0
journals/todaes/BeniniM00;article;2003-11-28;"System-level power optimization: techniques and tools.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/335043.335044";0
journals/todaes/ZaniniAJBM12;article;2017-02-02;"Online thermal control methods for multiprocessor systems.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390197";1
journals/todaes/WuWC04;article;2006-02-09;"A BNF-based automatic test program generator for compatible microprocessor verification.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/966137.966142";0
journals/todaes/GorenF06;article;2017-06-14;"Test sequence generation for controller verification and test with high coverage.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1179461.1179467";1
journals/todaes/NarayanaswamySS16;article;2017-06-14;"On Battery Recovery Effect in Wireless Sensor Nodes.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2890501";0
journals/todaes/LiMW99;article;2003-11-28;"Performance estimation of embedded software with instruction cache modeling.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/315773.315778";0
journals/todaes/ShiT99;article;2003-11-28;"Simulation and sensitivity of linear analog circuits under parameter variations by Robust interval analysis.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/315773.315780";0
journals/todaes/SuOC06;article;2006-08-22;"Concurrent testing of digital microfluidics-based biochips.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142164";0
journals/todaes/WuWWJHLLH12;article;2017-01-11;"Launch-on-Shift Test Generation for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348852";0
journals/todaes/QiuS09;article;2017-01-11;"Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497568";0
journals/todaes/ResanoCGMC08;article;2017-06-09;"Efficiently scheduling runtime reconfigurations.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391966";0
journals/todaes/MoscolaLC08;article;2017-01-11;"Reconfigurable content-based router using hardware-accelerated language parser.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344424";0
journals/todaes/BolchiniS14;article;2017-06-09;"Design of Hardened Embedded Systems on Multi-FPGA Platforms.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2676551";0
journals/todaes/CoskunLQ12;article;2017-01-11;"Introduction to the special section on adaptive power management for energy and temperature-aware computing systems.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390192";0
journals/todaes/SaxenaNH02;article;2003-11-28;"Estimation of state line statistics in sequential circuits.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/567270.567275";0
journals/todaes/SinghSGS03;article;2004-03-18;"Multimode scan: Test per clock BIST for IP cores.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944033";0
journals/todaes/ZhaoYZCL13;article;2017-01-30;"Common-source-line array: An area efficient memory architecture for bipolar nonvolatile devices.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2500459";0
journals/todaes/ShiMYH07;article;2017-06-09;"Circuit-simulated obstacle-aware Steiner routing.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255465";0
journals/todaes/KimLSP11;article;2017-01-11;"Memory access optimization in compilation for coarse-grained reconfigurable architectures.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003702";0
journals/todaes/MoiseevKW08;article;2017-01-11;"Timing-aware power-optimal ordering of signals.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391973";0
journals/todaes/KarriI01;article;2003-11-28;"Introspection: A register transfer level technique for cocurrent error detection and diagnosis in data dominated designs.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502179";0
journals/todaes/RiepeS03;article;2003-11-28;"Transistor placement for noncomplementary digital VLSI cell synthesis.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"";0
journals/todaes/ZamoraHOM08;article;2017-09-16;"Enabling multimedia using resource-constrained video processing techniques: A node-centric perspective.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297684";0
journals/todaes/ZhouYP09;article;2017-01-11;"Temperature-aware register reallocation for register file power-density minimization.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497569";0
journals/todaes/DworakNASIB12;article;2017-01-11;"Using implications to choose tests through suspect fault identification.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390205";0
journals/todaes/ChangZW00;article;2003-11-28;"Timing-driven routing for symmetrical array-based FPGAs.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348101";0
journals/todaes/LiLQSW03;article;2015-01-31;"A circuit level fault model for resistive bridges.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944036";0
journals/todaes/LeeP03;article;2003-11-28;"Address code generation for DSP instruction-set architectures.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/785411.785417";0
journals/todaes/FaezipourNP09;article;2017-01-11;"A hardware platform for efficient worm outbreak detection.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562517";0
journals/todaes/LiuFGCR09;article;2017-06-09;"A memetic approach to the automatic design of high-performance analog integrated circuits.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1529255.1529264";0
journals/todaes/PandaDN00;article;2003-11-28;"On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348570";0
journals/todaes/VerbeekS12a;article;2017-01-11;"Towards the formal verification of cache coherency at the architectural level.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209293";0
journals/todaes/SunZVCLSR12;article;2017-01-11;"A self-tuning design methodology for power-efficient multi-core systems.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390195";0
journals/todaes/WangH05;article;2006-02-09;"Energy-aware variable partitioning and instruction scheduling for multibank memory architectures.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059885";0
journals/todaes/ChangL13;article;2017-01-03;"Improving the performance of port range check for network packet filtering.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2523069";0
journals/todaes/KormickiMC97;article;2003-11-28;"Parallel logic simulation on a network of workstations using parallel virtual machine.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/253052.253082";0
journals/todaes/PandaCDDBKVK01;article;2004-11-17;"Data and memory optimization techniques for embedded systems.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/375977.375978";0
journals/todaes/BonnyH10;article;2017-01-11;"Huffman-based code compression techniques for embedded processors.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1835420.1835424";0
journals/todaes/ZhuCG06;article;2006-08-22;"On the construction of zero-deficiency parallel prefix circuits with minimum depth.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142162";0
journals/todaes/JhaD00;article;2003-11-28;"High-level library mapping for memories.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348297";0
journals/todaes/BoglioloBM00;article;2003-11-28;"Regression-based RTL power modeling.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348081";0
journals/todaes/TaouilHM15;article;2015-04-20;"Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer Matching.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699832";0
journals/todaes/BlytheW00;article;2003-11-28;"Efficient optimal design space characterization methodologies.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348058";0
journals/todaes/WuJYLT07;article;2017-01-11;"Efficient power modeling and software thermal sensing for runtime temperature monitoring.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255462";0
journals/todaes/Al-DujailyDMXY13;article;2017-06-14;"Dynamic programming-based runtime thermal management (DPRTM): An online thermal control strategy for 3D-NoC systems.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2534382";1
journals/todaes/BezniaBEM15;article;2015-04-20;"A Tool for Analog/RF BIST Evaluation Using Statistical Models of Circuit Parameters.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699837";0
journals/todaes/MundhenkPMSLFC17;article;2017-03-22;"Security in Automotive Networks: Lightweight Authentication and Authorization.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2960407";0
journals/todaes/DavoodiS05;article;2006-02-09;"Voltage scheduling under unpredictabilities: a risk management paradigm.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059884";0
journals/todaes/Yan00;article;2003-11-28;"Three-layer bubble-sorting-based nonManhattan channel routing.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.350285";0
journals/todaes/XiangLCL13;article;2017-01-11;"Test compaction for small-delay defects using an effective path selection scheme.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491488";0
journals/todaes/CongLMZ10;article;2017-05-28;"Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870113";0
journals/todaes/YuhYC07;article;2017-06-09;"Temporal floorplanning using the three-dimensional transitive closure subGraph.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278350";0
journals/todaes/KurimotoMOFKT12;article;2017-01-11;"A Yield and Reliability Improvement Methodology Based on Logic Redundant Repair with a Repairable Scan Flip-Flop Designed by Push Rule.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2159542.2159549";0
journals/todaes/MariatosBB01;article;2003-11-28;"A mapping algorithm for computer-assisted exploration in the design of embedded systems.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/371254.371273";0
journals/todaes/BanerjeeD05;article;2006-04-04;"The open family of temporal logics: Annotating temporal operators with input constraints.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1080334.1080337";0
journals/todaes/WuL12;article;2017-01-11;"Timing Analysis of System Initialization and Crash Recovery for a Segment-Based Flash Translation Layer.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2159542.2159546";0
journals/todaes/ThadikaranCP97;article;2003-11-28;"Algorithms to compute bridging fault coverage of ";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/264995.264999";0
journals/todaes/ThakurW96;article;2003-11-28;"Series-parallel functions and FPGA logic module design.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/225871.225891";0
journals/todaes/NadakuditiM13;article;2017-01-11;"On bottleneck analysis in stochastic stream processing.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491478";0
journals/todaes/DuanZCD15;article;2015-04-20;"Data-Driven Optimization of Order Admission Policies in a Digital Print Factory.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699836";0
journals/todaes/SchaumontCV06;article;2006-08-22;"An interactive codesign environment for domain-specific coprocessors.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124719";0
journals/todaes/BeheraB17;article;2017-07-31;"Time-Triggered Scheduling of Mixed-Criticality Systems.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3073415";0
journals/todaes/Cheng96;article;2003-11-28;"Gate-level test generation for sequential circuits.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/238997.238999";0
journals/todaes/HanchateR06;article;2007-03-06;"A game-theoretic framework for multimetric optimization of interconnect delay, power, and crosstalk noise during wire sizing.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142988";0
journals/todaes/LiuON08;article;2017-01-11;"Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344429";0
journals/todaes/DongL11;article;2017-01-11;"Parallel circuit simulation with adaptively controlled projective integration.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003704";1
journals/todaes/KritikakouCKG16;article;2017-01-03;"Array Size Computation under Uniform Overlapping and Irregular Accesses.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2818643";0
journals/todaes/KimOS09;article;2017-01-11;"Minimizing leakage power of sequential circuits through mixed-";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640461";0
journals/todaes/Khatib12;article;2017-01-11;"Migration-Resistant Policies for Probe-Wear Leveling in MEMS Storage Devices.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348853";0
journals/todaes/AksoyFM14;article;2015-04-29;"Multiplierless Design of Folded DSP Blocks.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2663343";0
journals/todaes/GuthausHWFR12;article;2017-01-11;"High-performance clock mesh optimization.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209306";0
journals/todaes/SapatnekarC00;article;2003-11-28;"Power-delay optimizations in gate sizing.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/329458.329473";0
journals/todaes/LeeVS16;article;2017-01-03;"Timing Path-Driven Cycle Cutting for Sequential Controllers.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2893473";0
journals/todaes/AgarwalCT13;article;2017-01-11;"The survivability of design-specific spare placement in FPGA architectures with high defect rates.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442104";0
journals/todaes/WangDZG16;article;2017-01-03;"Minimizing Stack Memory for Hard Real-Time Applications on Multicore Platforms with Partitioned Fixed-Priority or EDF Scheduling.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2846096";0
journals/todaes/SinhaS14;article;2015-04-29;"Dataflow Graph Partitioning for Area-Efficient High-Level Synthesis with Systems Perspective.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2660769";0
journals/todaes/ZhangLLHHZZY16;article;2017-01-03;"A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing for Streaming Applications.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2797135";0
journals/todaes/BeniniM00a;article;2003-11-28;"Synthesis of low-power selectively-clocked systems from high-level specification.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348050";0
journals/todaes/ChenIB01;article;2003-11-28;"Architecture-level power estimation and design experiments.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/371254.371262";0
journals/todaes/BonettiPTB17;article;2017-07-31;"Automated Integration of Dual-Edge Clocking for Low-Power Operation in Nanometer Nodes.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3054744";0
journals/todaes/WangHRC12;article;2017-01-11;"Buffer Optimization and Dispatching Scheme for Embedded Systems with Behavioral Transparency.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348845";0
journals/todaes/HartantoVFRPC01;article;2003-11-28;"Diagnostic simulation of stuck-at faults in sequential circuits using compact lists.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502177";0
journals/todaes/YuWW10;article;2017-01-11;"An in-place search algorithm for the resource constrained scheduling problem during high-level synthesis.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1835420.1835422";0
journals/todaes/SunS11;article;2017-01-11;"GALS-Designer: A design framework for GALS software systems.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003699";0
journals/todaes/PaneratiB14;article;2015-04-29;"A comparative evaluation of multi-objective exploration algorithms for high-level design.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566669";0
journals/todaes/WuLLH16;article;2017-01-03;"Parasitic-Aware Common-Centroid FinFET Placement and Routing for Current-Ratio Matching.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2856031";0
journals/todaes/CiordasBRGM05;article;2006-07-10;"An event-based monitoring service for networks on chip.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1109118.1109126";0
journals/todaes/CheathamEB06;article;2006-08-22;"A survey of fault tolerant methodologies for FPGAs.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142167";0
journals/todaes/GongGB97;article;2003-11-28;"Model refinement for hardware-software codesign.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/250243.250247";0
journals/todaes/LeeH14;article;2017-06-14;"Diagnosability of Component-Composition Graphs in the MM* Model.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2611759";0
journals/todaes/LyseckyV02;article;2003-11-28;"Prefetching for improved bus wrapper performance in cores.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504917";0
journals/todaes/KimC13;article;2017-01-11;"Analysis and minimization of power-transmission loss in locally daisy-chained systems by local energy buffering.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2491477.2491481";0
journals/todaes/LeeC14;article;2015-04-29;"Critical-path-aware high-level synthesis with distributed controller for fast timing closure.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566670";1
journals/todaes/KeinertSSFGHTM09;article;2017-01-11;"SystemCoDesigner - an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455230";0
journals/todaes/XueLNB17;article;2017-06-29;"Fundamental Challenges Toward Making the IoT a Reachable Reality: A Model-Centric Investigation.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3001934";0
journals/todaes/ChengK96;article;2003-11-28;"Automatic generation of functional vectors using the extended finite state machine model.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/225871.225880";0
journals/todaes/LiHC16;article;2017-01-03;"Optimization of 3D Digital Microfluidic Biochips for the Multiplexed Polymerase Chain Reaction.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2811259";0
journals/todaes/YangTHC97;article;2003-11-28;"Hmap: a fast mapper for EPGAs using extended GBDD hash tables.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/253052.253098";0
journals/todaes/Dutt06;article;2006-08-22;"Editorial.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124714";0
journals/todaes/ChenC06;article;2013-01-30;"Simultaneous placement with clustering and duplication.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142989";0
journals/todaes/MirtarDR15;article;2017-01-03;"An Application Adaptation Approach to Mitigate the Impact of Dynamic Thermal Management on Video Encoding.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2753758";0
journals/todaes/PalkovicCC09;article;2017-01-11;"Trade-offs in loop transformations.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497565";0
journals/todaes/HankendiC17;article;2017-03-22;"Scale & Cap: Scaling-Aware Resource Management for Consolidated Multi-threaded Applications.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2994145";0
journals/todaes/LyseckySV06;article;2007-03-06;"Warp Processors.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142980.1142986";0
journals/todaes/MoreiraW97;article;2017-06-09;"AGENTS a distributed client-server system for leaf cell generation.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/250243.250248";0
journals/todaes/BernasconiCC08;article;2017-09-23;"The optimization of kEP-SOPs: Computational complexity, approximability and experiments.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344431";0
journals/todaes/YuhYC09;article;2017-06-09;"T-trees: A tree-based representation for temporal and three-dimensional floorplanning.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562519";0
journals/todaes/WangYIG07;article;2017-01-11;"Disjunctive image computation for software verification.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230802";0
journals/todaes/Dutt08;article;2017-01-11;"Editorial.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297667";0
journals/todaes/SahaSC17;article;2017-07-31;"Spatio-Temporal Scheduling of Preemptive Real-Time Tasks on Partially Reconfigurable Systems.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3056561";0
journals/todaes/ZhangLQ15;article;2015-04-20;"Reconfigurable Binding against FPGA Replay Attacks.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699833";0
journals/todaes/ChowHHL96;article;2017-05-18;"Low power realization of finite state machines - a decomposition approach.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/234860.234862";0
journals/todaes/HongH09;article;2017-01-11;"Reducing fault dictionary size for million-gate large circuits.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497570";0
journals/todaes/KwonKJHP08;article;2017-01-11;"A retargetable parallel-programming framework for MPSoC.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367048";0
journals/todaes/WuWG08;article;2017-01-11;"Postplacement voltage assignment under performance constraints.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367055";0
journals/todaes/MohantyP07;article;2017-01-11;"A model-based extensible framework for efficient application design using FPGA.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230805";0
journals/todaes/ShamY07;article;2017-06-09;"Area reduction by deadspace utilization on interconnect optimized floorplan.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1217088.1217091";0
journals/todaes/BaekLNK14;article;2017-06-09;"Designing Hybrid DRAM/PCM Main Memory Systems Utilizing Dual-Phase Compression.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2658989";0
journals/todaes/RosalesGT0XH14;article;2017-06-09;"MAESTRO - Holistic Actor-Oriented Modeling of Nonfunctional Properties and Firmware Behavior for MPSoCs.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2594481";0
journals/todaes/LiuWK11;article;2017-01-11;"Scan-based attacks on linear feedback shift register based stream ciphers.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1929943.1929952";0
journals/todaes/MakW97;article;2003-11-28;"Board-level multiterminal net routing for FPGA-based logic emulation.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/253052.253136";0
journals/todaes/KastnerKOB02;article;2003-11-28;"Instruction generation for hybrid reconfigurable systems.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605446";0
journals/todaes/AdyaM05;article;2006-02-09;"Combinatorial techniques for mixed-size placement.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044116";0
journals/todaes/Pomeranz15a;article;2017-01-03;"FOLD: Extreme Static Test Compaction by Folding of Functional Test Sequences.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2764455";0
journals/todaes/HerreraV07;article;2017-06-09;"A framework for heterogeneous specification and design of electronic embedded systems in SystemC.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255459";0
journals/todaes/CongHY05;article;2012-02-07;"Technology mapping and architecture evalution for ";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044113";0
journals/todaes/MoreT15;article;2017-01-03;"Locality-Aware Network Utilization Balancing in NoCs.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2743012";0
journals/todaes/ChoiH17;article;2017-03-22;"Worst-Case Response Time Analysis of a Synchronous Dataflow Graph in a Multiprocessor System with Real-Time Tasks.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2997644";0
journals/todaes/BlancK10;article;2017-06-09;"Race analysis for systemc using model checking.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1754405.1754406";0
journals/todaes/Wu09;article;2017-01-11;"An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1455229.1455235";0
journals/todaes/MaHDCCG04;article;2006-02-09;"Stairway compaction using corner block list and its applications with rectilinear blocks.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/989995.989998";0
journals/todaes/SuCCH08;article;2017-01-11;"Synthesis of a novel timing-error detection architecture.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297680";0
journals/todaes/LiuCJHDH10;article;2017-01-11;"Effective congestion reduction for IC package substrate routing.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1754405.1754412";0
journals/todaes/LinHW97;article;2003-11-28;"Scheduling techniques for variable voltage low power designs.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/253052.253054";0
journals/todaes/WangG11;article;2017-01-11;"Resource-constrained multiprocessor synthesis for floating-point applications on FPGAs.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003701";0
journals/todaes/JoneWLHC03;article;2006-05-03;"Design theory and implementation for low-power segmented bus systems.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/606603.606606";0
journals/todaes/AlbalawiLL17;article;2017-07-31;"Training Fixed-Point Classifiers for On-Chip Low-Power Implementation.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3057275";0
journals/todaes/ZhaoS02;article;2003-11-28;"Technology mapping algorithms for domino logic.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/544536.544541";0
journals/todaes/KobayashiJRCI07;article;2017-01-11;"Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278354";0
journals/todaes/GuinSFT16;article;2017-01-03;"FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2893183";0
journals/todaes/SinghN10;article;2017-05-28;"ACM Journal on Emerging Technologies in Computing Systems.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870120";0
journals/todaes/WangGTDFDL17;article;2017-07-31;"Multiharmonic Small-Signal Modeling of Low-Power PWM DC-DC Converters.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3057274";0
journals/todaes/HuangCK13;article;2017-06-09;"An index-based management scheme with adaptive caching for huge-scale low-cost embedded flash storages.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2505013";0
journals/todaes/MoudallalN17;article;2017-07-31;"Generating Current Constraints to Guarantee RLC Power Grid Safety.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3054746";0
journals/todaes/DaRoltNFR13;article;2017-01-03;"A novel differential scan attack on advanced DFT structures.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2505014";0
journals/todaes/LuT11;article;2017-01-11;"Clock buffer polarity assignment with skew tuning.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003709";0
journals/todaes/Lin97;article;2003-11-28;"Recent developments in high-level synthesis.";"";"1997";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/250243.250245";0
journals/todaes/YangWKGS03;article;2005-08-02;"Congestion reduction during placement with provably good approximation bound.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/785411.785414";0
journals/todaes/BakshiG01;article;2003-11-28;"Performance-constrained hierarchical pipelining for behaviors, loops, and operations.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";None;0
journals/todaes/OstlerCRS07;article;2017-01-11;"ILP and heuristic techniques for system-level design on network processor architectures.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278361";0
journals/todaes/GhasemzadehFJ16;article;2017-01-03;"A Hardware-Assisted Energy-Efficient Processing Model for Activity Recognition Using Wearables.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2886096";0
journals/todaes/ShamshiriEN05;article;2006-04-05;"Instruction-level test methodology for CPU core self-testing.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1109118.1109124";0
journals/todaes/BruneelHS11;article;2017-06-14;"Dynamic data folding with parameterizable FPGA configurations.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003703";0
journals/todaes/MazumdarAS16;article;2017-01-06;"A Compact Implementation of Salsa20 and Its Power Analysis Vulnerabilities.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2934677";0
journals/todaes/BaharJX15;article;2017-01-03;"Introduction to the Special Issue on Reliable, Resilient, and Robust Design of Circuits and Systems.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2796541";0
journals/todaes/ZhouYDP08;article;2017-01-11;"Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297682";0
journals/todaes/PomeranzR09;article;2017-01-11;"Using stuck-at tests to form scan-based tests for transition faults in standard-scan circuits.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1640457.1640464";0
journals/todaes/LeeC13;article;2017-01-11;"A study of row-based area-array I/O design planning in concurrent chip-package design flow.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442101";0
journals/todaes/GargM08;article;2017-06-09;"System-level throughput analysis for process variation aware multiple voltage-frequency island designs.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391967";0
journals/todaes/LinHF12;article;2017-01-11;"A Hardware/Software Cooperative Custom Register Binding Approach for Register Spill Elimination in Application-Specific Instruction Set Processors.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348844";0
journals/todaes/MishraD08;article;2017-01-11;"Specification-driven directed test generation for validation of pipelined processors.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367051";0
journals/todaes/JagannathanHL02;article;2003-11-28;"A fast algorithm for context-aware buffer insertion.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504922";0
journals/todaes/TaktakDE08;article;2017-01-11;"A tool for automatic detection of deadlock in wormhole networks on chip.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297672";0
journals/todaes/LiHZBYP06;article;2007-12-02;"Efficient thermal-oriented 3D floorplanning and thermal via planning for two-stacked-die integration.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142159";0
journals/todaes/HsuPB11;article;2017-06-09;"Multithreaded Simulation for Synchronous Dataflow Graphs.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970358";0
journals/todaes/SunYX12;article;2017-01-11;"Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2159542.2159545";0
journals/todaes/DoboliDNV04;article;2006-02-09;"A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/989995.990000";0
journals/todaes/JuanGM14;article;2017-06-09;"Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip Multiprocessors.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2633606";0
journals/todaes/LangevinC96;article;2003-11-28;"A recursive technique for computing lower-bound performance of schedules.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/238997.239002";0
journals/todaes/ShihYHL14;article;2015-04-29;"Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2668119";0
journals/todaes/NeubergerLCR03;article;2017-06-09;"A multiple bit upset tolerant SRAM memory.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/944027.944038";0
journals/todaes/ChuW01;article;2006-06-02;"Closed form solutions to simultaneous buffer insertion/sizing and wire sizing.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/383251.383256";0
journals/todaes/LiuC07;article;2017-01-11;"Idle energy minimization by mode sequence optimization.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278351";0
journals/todaes/LapinskiiJV02;article;2003-11-28;"Cluster assignment for high-performance embedded VLIW processors.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/567270.567274";0
journals/todaes/YiYLZW15;article;2017-01-03;"Explaining Software Failures by Cascade Fault Localization.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2738038";0
journals/todaes/HeoKLCLKP15;article;2017-01-03;"Implementing an Application-Specific Instruction-Set Processor for System-Level Dynamic Program Analysis Engines.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2746238";0
journals/todaes/AyoubNR13;article;2017-01-03;"CoMETC: Coordinated management of energy/thermal/cooling in servers.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2534381";0
journals/todaes/HoltDLPY12;article;2017-01-11;"A full lifecycle performance verification methodology for multicore systems-on-chip.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209294";0
journals/todaes/DenizSH12;article;2017-06-09;"Verification and coverage of message passing multicore applications.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209296";0
journals/todaes/ChengYVBHJJ14;article;2015-04-29;"Efficient Coverage-Driven Stimulus Generation Using Simultaneous SAT Solving, with Application to SystemVerilog.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2651400";0
journals/todaes/JoneT98;article;2003-11-28;"Confidence analysis for defect-level estimation of VLSI random testing.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/293625.293629";0
journals/todaes/BombieriFV15;article;2017-06-09;"A Methodology to Recover RTL IP Functionality for Automatic Generation of SW Applications.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2720019";0
journals/todaes/HigginsA05;article;2006-04-04;"Simplifying the design and automating the verification of pipelines with structural hazards.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1109118.1109123";0
journals/todaes/ZhaoAZ13;article;2017-07-24;"Shared recovery for energy efficiency and reliability enhancements in real-time applications with precedence constraints.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442094";0
journals/todaes/BogdanMJ13;article;2017-09-16;"Dynamic power management for multidomain system-on-chip platforms: An optimal control approach.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2504904";1
journals/todaes/Harris05;article;2006-04-04;"Introduction.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1109118.1109119";0
journals/todaes/WuLC02;article;2017-06-09;"Performance-driven placement for dynamically reconfigurable FPGAs.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/605440.605447";0
journals/todaes/SuHLL98;article;2004-03-31;"Eliminating false loops caused by sharing in control path.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/293625.293635";1
journals/todaes/ZhouP08;article;2017-01-11;"Heterogeneously tagged caches for low-power embedded systems with virtual memory support.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344428";0
journals/todaes/Tan0CF16;article;2017-01-03;"Exploring Soft-Error Robust and Energy-Efficient Register File in GPGPUs using Resistive Memory.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2827697";0
journals/todaes/GalanisDTG07;article;2017-01-11;"Speedups in embedded systems with a high-performance coprocessor datapath.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255472";0
journals/todaes/BolFL10;article;2017-06-09;"Nanometer MOSFET Effects on the Minimum-Energy Point of Sub-45nm Subthreshold Logic - Mitigation at Technology and Circuit Levels.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"https://doi.org/10.1145/1870109.1870111";0
journals/todaes/LiuV14;article;2015-04-29;"Scaling Input Stimulus Generation through Hybrid Static and Dynamic Analysis of RTL.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2676549";0
journals/todaes/CongSXKY05;article;2013-10-01;"Large-scale circuit placement.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059886";0
journals/todaes/WeiSVLARHTKS14;article;2015-04-29;"Techniques for scalable and effective routability evaluation.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566663";0
journals/todaes/TzengYH08;article;2017-01-11;"A versatile paradigm for scan chain diagnosis of complex faults using signal processing techniques.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297675";0
journals/todaes/SuCJ01;article;2003-11-28;"Intrinsic response for analog module testing using an analog testability bus.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/375977.375981";0
journals/todaes/Dasdan04;article;2006-02-09;"Experimental analysis of the fastest optimum cycle ratio and mean algorithms.";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1027084.1027085";0
journals/todaes/KimKHKL02;article;2017-05-18;"Logic transformation for low-power synthesis.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/544536.544539";0
journals/todaes/Yan0CWC13;article;2017-01-03;"A routing algorithm for graphene nanoribbon circuit.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2505056";0
journals/todaes/XuYGHP16;article;2017-01-03;"PARR: Pin-Access Planning and Regular Routing for Self-Aligned Double Patterning.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2842612";0
journals/todaes/PashaDS12;article;2017-06-09;"System-Level Synthesis for Wireless Sensor Node Controllers: A Complete Design Flow.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071358";0
journals/todaes/PoonWY05;article;2006-02-09;"A detailed power model for field-programmable gate arrays.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1059876.1059881";0
journals/todaes/AsharGM01;article;2003-11-28;"Using complete-1-distinguishability for FSM equivalence checking.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/502175.502183";0
journals/todaes/GuoDTF17;article;2017-06-29;"Obfuscation-Based Protection Framework against Printed Circuit Boards Unauthorized Operation and Reverse Engineering.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3035482";0
journals/todaes/KangPR06;article;2016-07-27;"Statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1179461.1179464";0
journals/todaes/XiangTW05;article;2006-04-04;"An algorithm for integrated pin assignment and buffer planning.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1080334.1080340";0
journals/todaes/KornarosP13;article;2017-01-11;"A survey and taxonomy of on-chip monitoring of multicore systems-on-chip.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442088";0
journals/todaes/WangPHL08;article;2017-01-11;"Layout-aware scan chain reorder for launch-off-shift transition test coverage.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391972";0
journals/todaes/WangQCSY16;article;2017-09-16;"An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage Systems.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2947658";0
journals/todaes/SuZB17;article;2017-07-24;"An Elastic Mixed-Criticality Task Model and Early-Release EDF Scheduling Algorithms.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2984633";0
journals/todaes/TannirWL16;article;2017-01-03;"Accurate Modeling of Nonideal Low-Power PWM DC-DC Converters Operating in CCM and DCM using Enhanced Circuit-Averaging Techniques.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2890500";0
journals/todaes/SilvaMSS02;article;2017-06-09;"Satisfiability models and algorithms for circuit delay computation.";"";"2002";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/504914.504920";0
journals/todaes/EnriciAP17;article;2017-03-22;"A Model-Driven Engineering Methodology to Design Parallel and Distributed Embedded Systems.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2999537";0
journals/todaes/LeeCD07;article;2017-01-11;"Instruction set synthesis with efficient instruction encoding for configurable processors.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1217088.1217096";0
journals/todaes/MemikKBS05;article;2006-02-09;"A scheduling algorithm for optimization and early planning in high-level synthesis.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1044111.1044115";0
journals/todaes/RajanFYL98;article;2003-11-28;"ATM switch design by high-level modeling, formal verification and high-level synthesi.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/296333.296342";0
journals/todaes/LiuMACV16;article;2017-06-14;"DReAM: An Approach to Estimate per-Task DRAM Energy in Multicore Systems.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2939370";0
journals/todaes/ChoLYP09;article;2017-01-11;"BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1497561.1497575";0
journals/todaes/ParkMS15;article;2017-01-03;"Scheduling Globally Asynchronous Locally Synchronous Programs for Guaranteed Response Times.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2740961";0
journals/todaes/KimK11;article;2017-01-11;"Clock Tree synthesis for TSV-based 3D IC designs.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2003695.2003708";0
journals/todaes/HeyseFBS15;article;2017-01-03;"TCONMAP: Technology Mapping for Parameterised FPGA Configurations.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2751558";0
journals/todaes/BeniniMMPS99;article;2003-11-28;"Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/323480.323482";1
journals/todaes/ChaoM08;article;2017-01-11;"Low-power gated and buffered clock network construction.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297686";0
journals/todaes/RoyPKC05;article;2011-09-29;"A framework for systematic validation and debugging of pipeline simulators.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1080334.1080336";0
journals/todaes/JungOH17;article;2017-03-22;"Multiprocessor Scheduling of a Multi-Mode Dataflow Graph Considering Mode Transition Delay.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2997645";0
journals/todaes/VahidLH98;article;2003-11-28;"Functional partitioning improvements over structural partitioning for packaging constraints and synthesis: tool performance.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/290833.290841";0
journals/todaes/LeungCY12;article;2017-01-11;"Postplacement Voltage Island Generation.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071360";0
journals/todaes/ZengLL13;article;2017-01-11;"IC power delivery: Voltage regulation and conversion, system-level cooptimization and technology implications.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2442087.2442100";0
journals/todaes/PapandreouPPMEC15;article;2017-01-03;"Enhancing the Reliability of MLC NAND Flash Memory Systems by Read Channel Optimization.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2699866";0
journals/todaes/AbbasianHAP08;article;2017-01-11;"Wavelet-based dynamic power management for nonstationary service requests.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297679";0
journals/todaes/KhatibPBBBKJN08;article;2017-01-11;"A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: ECG prototype architectural design space exploration.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344427";0
journals/todaes/KrashinskyBA08;article;2017-01-11;"Implementing the scale vector-thread processor.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367050";0
journals/todaes/LudwinB11;article;2017-01-11;"Efficient and Deterministic Parallel Placement for FPGAs.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1970353.1970355";0
journals/todaes/SosicGJ96;article;2003-11-28;"The Unison algorithm: fast evaluation of Boolean expressions.";"";"1996";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/238997.239009";0
journals/todaes/ChangSC08;article;2017-01-11;"Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1297666.1297678";0
journals/todaes/SureshSO16;article;2017-01-03;"Adapting to Varying Distribution of Unknown Response Bits.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2835489";0
journals/todaes/SahaBRBCR17;article;2017-06-29;"SSAGA: SMs Synthesized for Asymmetric GPGPU Applications.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/3014163";0
journals/todaes/SrivastavHN12;article;2017-01-11;"Design of energy-efficient, adaptable throughput systems at near/sub-threshold voltage.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390194";0
journals/todaes/MuchherlaCMW08;article;2017-01-11;"A noniterative equivalent waveform model for timing analysis in presence of crosstalk.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344421";0
journals/todaes/ShiB98;article;2003-11-28;"Cluster-cover a theoretical framework for a class of VLSI-CAD optimization problems.";"";"1998";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/270580.270584";0
journals/todaes/ZhangK15;article;2017-01-03;"Robust and Low-Power Digitally Programmable Delay Element Designs Employing Neuron-MOS Mechanism.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2740963";0
journals/todaes/SubramaniamRC15;article;2017-01-03;"A Finite-Point Method for Efficient Gate Characterization Under Multiple Input Switching.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2778970";0
journals/todaes/KuoLJ14;article;2015-04-29;"Reducing Contention in Shared Last-Level Cache for Throughput Processors.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2676550";0
journals/todaes/HuangG07;article;2017-01-11;"Efficient and scalable compiler-directed energy optimization for realtime applications.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1255456.1255464";0
journals/todaes/BaradaranD08;article;2017-01-11;"A compiler approach to managing storage and memory bandwidth in configurable architectures.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391969";0
journals/todaes/LeeSPC14;article;2015-04-29;"Configurable range memory for effective data reuse on programmable accelerators.";"";"2014";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2566662";0
journals/todaes/OzturkK08;article;2017-08-09;"ILP-Based energy minimization techniques for banked memories.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1367045.1367059";0
journals/todaes/DasCK10;article;2017-01-11;"Thermal analysis of multiprocessor SoC applications by simulation and verification.";"";"2010";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1698759.1698765";0
journals/todaes/AtienzaMMSC06;article;2017-06-09;"Systematic dynamic memory management design methodology for reduced memory footprint.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1142155.1142165";0
journals/todaes/ShenoyCB01;article;2008-11-25;"An algorithm for synthesis of large time-constrained heterogeneous adaptive systems.";"";"2001";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/375977.375979";0
journals/todaes/GuptaKM05;article;2006-04-04;"Routing-aware scan chain ordering.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1080334.1080339";0
journals/todaes/SaladiSG12;article;2017-01-11;"Concurrency-aware compiler optimizations for hardware description languages.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390201";0
journals/todaes/FirouziYCT15;article;2017-01-03;"Aging- and Variation-Aware Delay Monitoring Using Representative Critical Path Selection.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2746237";0
journals/todaes/OzdalW06;article;2006-08-22;"Two-layer bus routing for high-speed printed circuit boards.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124726";0
journals/todaes/YongaMB15;article;2015-04-20;"ASP-Based Encoding Model of Architecture Synthesis for Smart Cameras in Distributed Networks.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2701419";0
journals/todaes/SabadeW04;article;2006-02-09;"I";"";"2004";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/989995.989997";0
journals/todaes/CongJLZ11;article;2017-01-11;"Automatic memory partitioning and scheduling for throughput and power optimization.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1929943.1929947";0
journals/todaes/Dutt07;article;2017-01-11;"Editorial.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1230800.1230801";0
journals/todaes/JiangZYZ15;article;2017-05-10;"Constructing Large and Fast On-Chip Cache for Mobile Processors with Multilevel Cell STT-MRAM Technology.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2764903";0
journals/todaes/SchaferW12;article;2017-06-09;"Divide and conquer high-level synthesis design space exploration.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2209291.2209302";0
journals/todaes/PengHKW12;article;2017-01-11;"Statistical Soft Error Rate (SSER) Analysis for Scaled CMOS Designs.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2071356.2071365";0
journals/todaes/BanerjeeDC08;article;2017-01-11;"Auxiliary state machines + context-triggered properties in verification.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1391962.1391970";0
journals/todaes/Dutt08a;article;2017-01-11;"Editorial.";"";"2008";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1344418.1344419";0
journals/todaes/RanganathanGM09;article;2017-01-11;"Variation-aware multimetric optimization during gate sizing.";"";"2009";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1562514.1562522";0
journals/todaes/DuanKZCD15;article;2017-01-03;"Accurate Analysis and Prediction of Enterprise Service-Level Performance.";"";"2015";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2757279";0
journals/todaes/Mittal16;article;2017-01-03;"A Survey of Techniques for Cache Locking.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2858792";0
journals/todaes/LatifisPDCLMC17;article;2017-03-22;"A MATLAB Vectorizing Compiler Targeting Application-Specific Instruction Set Processors.";"";"2017";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2996182";0
journals/todaes/MajumderSBD07;article;2017-01-11;"Hierarchical partitioning of VLSI floorplans by staircases.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1217088.1217095";0
journals/todaes/KimKK12;article;2017-01-11;"Synthesis of Adaptable Hybrid Adders for Area Optimization under Timing Constraint.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2348839.2348847";0
journals/todaes/CaoLLK06;article;2007-05-10;"Postlayout optimization for synthesis of Domino circuits.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1179461.1179462";0
journals/todaes/MaslovDM07;article;2017-01-11;"Techniques for the synthesis of reversible Toffoli networks.";"";"2007";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1278349.1278355";0
journals/todaes/LiCC11;article;2017-01-11;"A gridless routing system with nonslicing floorplanning-based crosstalk reduction on gridless track assignment.";"";"2011";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1929943.1929951";0
journals/todaes/BalakrishnanK00;article;2003-11-28;"Allocation of FIFO structures in RTL data paths.";"";"2000";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/348019.348044";0
journals/todaes/PaulTC05;article;2006-04-05;"High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors.";"";"2005";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1080334.1080335";0
journals/todaes/ChangT13;article;2017-01-03;"A parallel dual-scanline algorithm for partitioning parameterized 45-degree polygons.";"";"2013";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2505015";0
journals/todaes/ShiLXZ12;article;2017-06-09;"Hybrid nonvolatile disk cache for energy-efficient and high-performance systems.";"";"2012";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2390191.2390199";0
journals/todaes/ChangZWWW03;article;2017-06-09;"Analysis of FPGA/FPIC switch modules.";"";"2003";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/606603.606605";0
journals/todaes/JiangPCJ06;article;2006-08-22;"Reliable crosstalk-driven interconnect optimization.";"";"2006";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/1124713.1124720";0
journals/todaes/ThorntonN99;article;2003-11-28;"Behavioral synthesis of combinational logic using spectral-based heuristics.";"";"1999";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/307988.308000";0
journals/todaes/SomashekarTJG16;article;2017-01-06;"Non-enumerative Generation of Path Delay Distributions and Its Application to Critical Path Selection.";"";"2016";"ACM Trans. Design Autom. Electr. Syst.";"http://doi.acm.org/10.1145/2940327";0
