This method is used to create a single port RAM that would be focussed more on the functionality rather than the memory utilisation of FPGA
