-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_switching_states\hdlsrc\parallel_8_switching_states\parallel_8_sim_switching_states_src_HDL_DUT_pkg.vhd
-- Created: 2022-11-16 09:42:53
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

PACKAGE parallel_8_sim_switching_states_src_HDL_DUT_pkg IS
  TYPE matrix_of_signed8 IS ARRAY (NATURAL RANGE <>, NATURAL RANGE <>) OF signed(7 DOWNTO 0);
END parallel_8_sim_switching_states_src_HDL_DUT_pkg;

