
project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007358  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  080074f8  080074f8  000174f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007650  08007650  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007650  08007650  00017650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007658  08007658  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007658  08007658  00017658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800765c  0800765c  0001765c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007660  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b88  20000074  080076d4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bfc  080076d4  00024bfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000168f1  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d88  00000000  00000000  00036995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  00039720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001030  00000000  00000000  0003a840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cf8  00000000  00000000  0003b870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013f1a  00000000  00000000  00052568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000917e9  00000000  00000000  00066482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f7c6b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d58  00000000  00000000  000f7cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080074e0 	.word	0x080074e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080074e0 	.word	0x080074e0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_ldivmod>:
 8000280:	b97b      	cbnz	r3, 80002a2 <__aeabi_ldivmod+0x22>
 8000282:	b972      	cbnz	r2, 80002a2 <__aeabi_ldivmod+0x22>
 8000284:	2900      	cmp	r1, #0
 8000286:	bfbe      	ittt	lt
 8000288:	2000      	movlt	r0, #0
 800028a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800028e:	e006      	blt.n	800029e <__aeabi_ldivmod+0x1e>
 8000290:	bf08      	it	eq
 8000292:	2800      	cmpeq	r0, #0
 8000294:	bf1c      	itt	ne
 8000296:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800029a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800029e:	f000 b9bf 	b.w	8000620 <__aeabi_idiv0>
 80002a2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002aa:	2900      	cmp	r1, #0
 80002ac:	db09      	blt.n	80002c2 <__aeabi_ldivmod+0x42>
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	db1a      	blt.n	80002e8 <__aeabi_ldivmod+0x68>
 80002b2:	f000 f84d 	bl	8000350 <__udivmoddi4>
 80002b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002be:	b004      	add	sp, #16
 80002c0:	4770      	bx	lr
 80002c2:	4240      	negs	r0, r0
 80002c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	db1b      	blt.n	8000304 <__aeabi_ldivmod+0x84>
 80002cc:	f000 f840 	bl	8000350 <__udivmoddi4>
 80002d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d8:	b004      	add	sp, #16
 80002da:	4240      	negs	r0, r0
 80002dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e0:	4252      	negs	r2, r2
 80002e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e6:	4770      	bx	lr
 80002e8:	4252      	negs	r2, r2
 80002ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002ee:	f000 f82f 	bl	8000350 <__udivmoddi4>
 80002f2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fa:	b004      	add	sp, #16
 80002fc:	4240      	negs	r0, r0
 80002fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000302:	4770      	bx	lr
 8000304:	4252      	negs	r2, r2
 8000306:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030a:	f000 f821 	bl	8000350 <__udivmoddi4>
 800030e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000312:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000316:	b004      	add	sp, #16
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	4770      	bx	lr

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000330:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000334:	f000 b974 	b.w	8000620 <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	4604      	mov	r4, r0
 8000358:	468e      	mov	lr, r1
 800035a:	2b00      	cmp	r3, #0
 800035c:	d14d      	bne.n	80003fa <__udivmoddi4+0xaa>
 800035e:	428a      	cmp	r2, r1
 8000360:	4694      	mov	ip, r2
 8000362:	d969      	bls.n	8000438 <__udivmoddi4+0xe8>
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	b152      	cbz	r2, 8000380 <__udivmoddi4+0x30>
 800036a:	fa01 f302 	lsl.w	r3, r1, r2
 800036e:	f1c2 0120 	rsb	r1, r2, #32
 8000372:	fa20 f101 	lsr.w	r1, r0, r1
 8000376:	fa0c fc02 	lsl.w	ip, ip, r2
 800037a:	ea41 0e03 	orr.w	lr, r1, r3
 800037e:	4094      	lsls	r4, r2
 8000380:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000384:	0c21      	lsrs	r1, r4, #16
 8000386:	fbbe f6f8 	udiv	r6, lr, r8
 800038a:	fa1f f78c 	uxth.w	r7, ip
 800038e:	fb08 e316 	mls	r3, r8, r6, lr
 8000392:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000396:	fb06 f107 	mul.w	r1, r6, r7
 800039a:	4299      	cmp	r1, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x64>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80003a6:	f080 811f 	bcs.w	80005e8 <__udivmoddi4+0x298>
 80003aa:	4299      	cmp	r1, r3
 80003ac:	f240 811c 	bls.w	80005e8 <__udivmoddi4+0x298>
 80003b0:	3e02      	subs	r6, #2
 80003b2:	4463      	add	r3, ip
 80003b4:	1a5b      	subs	r3, r3, r1
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003bc:	fb08 3310 	mls	r3, r8, r0, r3
 80003c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003c4:	fb00 f707 	mul.w	r7, r0, r7
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	d90a      	bls.n	80003e2 <__udivmoddi4+0x92>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003d4:	f080 810a 	bcs.w	80005ec <__udivmoddi4+0x29c>
 80003d8:	42a7      	cmp	r7, r4
 80003da:	f240 8107 	bls.w	80005ec <__udivmoddi4+0x29c>
 80003de:	4464      	add	r4, ip
 80003e0:	3802      	subs	r0, #2
 80003e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e6:	1be4      	subs	r4, r4, r7
 80003e8:	2600      	movs	r6, #0
 80003ea:	b11d      	cbz	r5, 80003f4 <__udivmoddi4+0xa4>
 80003ec:	40d4      	lsrs	r4, r2
 80003ee:	2300      	movs	r3, #0
 80003f0:	e9c5 4300 	strd	r4, r3, [r5]
 80003f4:	4631      	mov	r1, r6
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0xc2>
 80003fe:	2d00      	cmp	r5, #0
 8000400:	f000 80ef 	beq.w	80005e2 <__udivmoddi4+0x292>
 8000404:	2600      	movs	r6, #0
 8000406:	e9c5 0100 	strd	r0, r1, [r5]
 800040a:	4630      	mov	r0, r6
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	fab3 f683 	clz	r6, r3
 8000416:	2e00      	cmp	r6, #0
 8000418:	d14a      	bne.n	80004b0 <__udivmoddi4+0x160>
 800041a:	428b      	cmp	r3, r1
 800041c:	d302      	bcc.n	8000424 <__udivmoddi4+0xd4>
 800041e:	4282      	cmp	r2, r0
 8000420:	f200 80f9 	bhi.w	8000616 <__udivmoddi4+0x2c6>
 8000424:	1a84      	subs	r4, r0, r2
 8000426:	eb61 0303 	sbc.w	r3, r1, r3
 800042a:	2001      	movs	r0, #1
 800042c:	469e      	mov	lr, r3
 800042e:	2d00      	cmp	r5, #0
 8000430:	d0e0      	beq.n	80003f4 <__udivmoddi4+0xa4>
 8000432:	e9c5 4e00 	strd	r4, lr, [r5]
 8000436:	e7dd      	b.n	80003f4 <__udivmoddi4+0xa4>
 8000438:	b902      	cbnz	r2, 800043c <__udivmoddi4+0xec>
 800043a:	deff      	udf	#255	; 0xff
 800043c:	fab2 f282 	clz	r2, r2
 8000440:	2a00      	cmp	r2, #0
 8000442:	f040 8092 	bne.w	800056a <__udivmoddi4+0x21a>
 8000446:	eba1 010c 	sub.w	r1, r1, ip
 800044a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044e:	fa1f fe8c 	uxth.w	lr, ip
 8000452:	2601      	movs	r6, #1
 8000454:	0c20      	lsrs	r0, r4, #16
 8000456:	fbb1 f3f7 	udiv	r3, r1, r7
 800045a:	fb07 1113 	mls	r1, r7, r3, r1
 800045e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000462:	fb0e f003 	mul.w	r0, lr, r3
 8000466:	4288      	cmp	r0, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x12c>
 800046a:	eb1c 0101 	adds.w	r1, ip, r1
 800046e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000472:	d202      	bcs.n	800047a <__udivmoddi4+0x12a>
 8000474:	4288      	cmp	r0, r1
 8000476:	f200 80cb 	bhi.w	8000610 <__udivmoddi4+0x2c0>
 800047a:	4643      	mov	r3, r8
 800047c:	1a09      	subs	r1, r1, r0
 800047e:	b2a4      	uxth	r4, r4
 8000480:	fbb1 f0f7 	udiv	r0, r1, r7
 8000484:	fb07 1110 	mls	r1, r7, r0, r1
 8000488:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800048c:	fb0e fe00 	mul.w	lr, lr, r0
 8000490:	45a6      	cmp	lr, r4
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x156>
 8000494:	eb1c 0404 	adds.w	r4, ip, r4
 8000498:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800049c:	d202      	bcs.n	80004a4 <__udivmoddi4+0x154>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f200 80bb 	bhi.w	800061a <__udivmoddi4+0x2ca>
 80004a4:	4608      	mov	r0, r1
 80004a6:	eba4 040e 	sub.w	r4, r4, lr
 80004aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004ae:	e79c      	b.n	80003ea <__udivmoddi4+0x9a>
 80004b0:	f1c6 0720 	rsb	r7, r6, #32
 80004b4:	40b3      	lsls	r3, r6
 80004b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80004be:	fa20 f407 	lsr.w	r4, r0, r7
 80004c2:	fa01 f306 	lsl.w	r3, r1, r6
 80004c6:	431c      	orrs	r4, r3
 80004c8:	40f9      	lsrs	r1, r7
 80004ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004ce:	fa00 f306 	lsl.w	r3, r0, r6
 80004d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004d6:	0c20      	lsrs	r0, r4, #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fb09 1118 	mls	r1, r9, r8, r1
 80004e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e4:	fb08 f00e 	mul.w	r0, r8, lr
 80004e8:	4288      	cmp	r0, r1
 80004ea:	fa02 f206 	lsl.w	r2, r2, r6
 80004ee:	d90b      	bls.n	8000508 <__udivmoddi4+0x1b8>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004f8:	f080 8088 	bcs.w	800060c <__udivmoddi4+0x2bc>
 80004fc:	4288      	cmp	r0, r1
 80004fe:	f240 8085 	bls.w	800060c <__udivmoddi4+0x2bc>
 8000502:	f1a8 0802 	sub.w	r8, r8, #2
 8000506:	4461      	add	r1, ip
 8000508:	1a09      	subs	r1, r1, r0
 800050a:	b2a4      	uxth	r4, r4
 800050c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000510:	fb09 1110 	mls	r1, r9, r0, r1
 8000514:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000518:	fb00 fe0e 	mul.w	lr, r0, lr
 800051c:	458e      	cmp	lr, r1
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x1e2>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000528:	d26c      	bcs.n	8000604 <__udivmoddi4+0x2b4>
 800052a:	458e      	cmp	lr, r1
 800052c:	d96a      	bls.n	8000604 <__udivmoddi4+0x2b4>
 800052e:	3802      	subs	r0, #2
 8000530:	4461      	add	r1, ip
 8000532:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000536:	fba0 9402 	umull	r9, r4, r0, r2
 800053a:	eba1 010e 	sub.w	r1, r1, lr
 800053e:	42a1      	cmp	r1, r4
 8000540:	46c8      	mov	r8, r9
 8000542:	46a6      	mov	lr, r4
 8000544:	d356      	bcc.n	80005f4 <__udivmoddi4+0x2a4>
 8000546:	d053      	beq.n	80005f0 <__udivmoddi4+0x2a0>
 8000548:	b15d      	cbz	r5, 8000562 <__udivmoddi4+0x212>
 800054a:	ebb3 0208 	subs.w	r2, r3, r8
 800054e:	eb61 010e 	sbc.w	r1, r1, lr
 8000552:	fa01 f707 	lsl.w	r7, r1, r7
 8000556:	fa22 f306 	lsr.w	r3, r2, r6
 800055a:	40f1      	lsrs	r1, r6
 800055c:	431f      	orrs	r7, r3
 800055e:	e9c5 7100 	strd	r7, r1, [r5]
 8000562:	2600      	movs	r6, #0
 8000564:	4631      	mov	r1, r6
 8000566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	40d8      	lsrs	r0, r3
 8000570:	fa0c fc02 	lsl.w	ip, ip, r2
 8000574:	fa21 f303 	lsr.w	r3, r1, r3
 8000578:	4091      	lsls	r1, r2
 800057a:	4301      	orrs	r1, r0
 800057c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000580:	fa1f fe8c 	uxth.w	lr, ip
 8000584:	fbb3 f0f7 	udiv	r0, r3, r7
 8000588:	fb07 3610 	mls	r6, r7, r0, r3
 800058c:	0c0b      	lsrs	r3, r1, #16
 800058e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000592:	fb00 f60e 	mul.w	r6, r0, lr
 8000596:	429e      	cmp	r6, r3
 8000598:	fa04 f402 	lsl.w	r4, r4, r2
 800059c:	d908      	bls.n	80005b0 <__udivmoddi4+0x260>
 800059e:	eb1c 0303 	adds.w	r3, ip, r3
 80005a2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80005a6:	d22f      	bcs.n	8000608 <__udivmoddi4+0x2b8>
 80005a8:	429e      	cmp	r6, r3
 80005aa:	d92d      	bls.n	8000608 <__udivmoddi4+0x2b8>
 80005ac:	3802      	subs	r0, #2
 80005ae:	4463      	add	r3, ip
 80005b0:	1b9b      	subs	r3, r3, r6
 80005b2:	b289      	uxth	r1, r1
 80005b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005b8:	fb07 3316 	mls	r3, r7, r6, r3
 80005bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005c0:	fb06 f30e 	mul.w	r3, r6, lr
 80005c4:	428b      	cmp	r3, r1
 80005c6:	d908      	bls.n	80005da <__udivmoddi4+0x28a>
 80005c8:	eb1c 0101 	adds.w	r1, ip, r1
 80005cc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005d0:	d216      	bcs.n	8000600 <__udivmoddi4+0x2b0>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	d914      	bls.n	8000600 <__udivmoddi4+0x2b0>
 80005d6:	3e02      	subs	r6, #2
 80005d8:	4461      	add	r1, ip
 80005da:	1ac9      	subs	r1, r1, r3
 80005dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005e0:	e738      	b.n	8000454 <__udivmoddi4+0x104>
 80005e2:	462e      	mov	r6, r5
 80005e4:	4628      	mov	r0, r5
 80005e6:	e705      	b.n	80003f4 <__udivmoddi4+0xa4>
 80005e8:	4606      	mov	r6, r0
 80005ea:	e6e3      	b.n	80003b4 <__udivmoddi4+0x64>
 80005ec:	4618      	mov	r0, r3
 80005ee:	e6f8      	b.n	80003e2 <__udivmoddi4+0x92>
 80005f0:	454b      	cmp	r3, r9
 80005f2:	d2a9      	bcs.n	8000548 <__udivmoddi4+0x1f8>
 80005f4:	ebb9 0802 	subs.w	r8, r9, r2
 80005f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005fc:	3801      	subs	r0, #1
 80005fe:	e7a3      	b.n	8000548 <__udivmoddi4+0x1f8>
 8000600:	4646      	mov	r6, r8
 8000602:	e7ea      	b.n	80005da <__udivmoddi4+0x28a>
 8000604:	4620      	mov	r0, r4
 8000606:	e794      	b.n	8000532 <__udivmoddi4+0x1e2>
 8000608:	4640      	mov	r0, r8
 800060a:	e7d1      	b.n	80005b0 <__udivmoddi4+0x260>
 800060c:	46d0      	mov	r8, sl
 800060e:	e77b      	b.n	8000508 <__udivmoddi4+0x1b8>
 8000610:	3b02      	subs	r3, #2
 8000612:	4461      	add	r1, ip
 8000614:	e732      	b.n	800047c <__udivmoddi4+0x12c>
 8000616:	4630      	mov	r0, r6
 8000618:	e709      	b.n	800042e <__udivmoddi4+0xde>
 800061a:	4464      	add	r4, ip
 800061c:	3802      	subs	r0, #2
 800061e:	e742      	b.n	80004a6 <__udivmoddi4+0x156>

08000620 <__aeabi_idiv0>:
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <baro_init>:
static int16_t dig_T2, dig_T3, dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;
static int32_t t_fine;
static _Bool inited = false;
static uint8_t data[25];

baro_stat_t baro_init(void) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef status;

	// Check barometer on I2C bus
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_ID, I2C_MEMADD_SIZE_8BIT, data, 1, 1000);
 800062a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800062e:	9302      	str	r3, [sp, #8]
 8000630:	2301      	movs	r3, #1
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	4b6f      	ldr	r3, [pc, #444]	; (80007f4 <baro_init+0x1d0>)
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2301      	movs	r3, #1
 800063a:	22d0      	movs	r2, #208	; 0xd0
 800063c:	21ec      	movs	r1, #236	; 0xec
 800063e:	486e      	ldr	r0, [pc, #440]	; (80007f8 <baro_init+0x1d4>)
 8000640:	f001 fcf2 	bl	8002028 <HAL_I2C_Mem_Read>
 8000644:	4603      	mov	r3, r0
 8000646:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d006      	beq.n	800065c <baro_init+0x38>
		if (status == HAL_TIMEOUT)
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b03      	cmp	r3, #3
 8000652:	d101      	bne.n	8000658 <baro_init+0x34>
			return BARO_ERR_TIMEOUT;
 8000654:	2302      	movs	r3, #2
 8000656:	e0c9      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 8000658:	2301      	movs	r3, #1
 800065a:	e0c7      	b.n	80007ec <baro_init+0x1c8>
	}

	if (data[0] != BARO_ID_VALUE) {
 800065c:	4b65      	ldr	r3, [pc, #404]	; (80007f4 <baro_init+0x1d0>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b58      	cmp	r3, #88	; 0x58
 8000662:	d001      	beq.n	8000668 <baro_init+0x44>
		return BARO_ERR_GENERAL;
 8000664:	2303      	movs	r3, #3
 8000666:	e0c1      	b.n	80007ec <baro_init+0x1c8>
	}

	// Config barometer
	// T and P oversampling - 16, Normal mode
	// SPI 3 wire Off, Filter 2x, Standby duration - 62.5 ms
	data[0] = BARO_MODE_NORMAL | BARO_OSRS_T_1 | BARO_OSRS_P_1;
 8000668:	4b62      	ldr	r3, [pc, #392]	; (80007f4 <baro_init+0x1d0>)
 800066a:	2227      	movs	r2, #39	; 0x27
 800066c:	701a      	strb	r2, [r3, #0]
	data[1] = BARO_SPI3W_OFF | BARO_FILTER_OFF | BARO_T_SB_0_5;
 800066e:	4b61      	ldr	r3, [pc, #388]	; (80007f4 <baro_init+0x1d0>)
 8000670:	2200      	movs	r2, #0
 8000672:	705a      	strb	r2, [r3, #1]

	status = HAL_I2C_Mem_Write(&hi2c1, BARO_I2C_ADDR, BARO_REG_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, data, 2, 1000);
 8000674:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000678:	9302      	str	r3, [sp, #8]
 800067a:	2302      	movs	r3, #2
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	4b5d      	ldr	r3, [pc, #372]	; (80007f4 <baro_init+0x1d0>)
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	2301      	movs	r3, #1
 8000684:	22f4      	movs	r2, #244	; 0xf4
 8000686:	21ec      	movs	r1, #236	; 0xec
 8000688:	485b      	ldr	r0, [pc, #364]	; (80007f8 <baro_init+0x1d4>)
 800068a:	f001 fbd3 	bl	8001e34 <HAL_I2C_Mem_Write>
 800068e:	4603      	mov	r3, r0
 8000690:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d006      	beq.n	80006a6 <baro_init+0x82>
		if (status == HAL_TIMEOUT)
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	2b03      	cmp	r3, #3
 800069c:	d101      	bne.n	80006a2 <baro_init+0x7e>
			return BARO_ERR_TIMEOUT;
 800069e:	2302      	movs	r3, #2
 80006a0:	e0a4      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 80006a2:	2301      	movs	r3, #1
 80006a4:	e0a2      	b.n	80007ec <baro_init+0x1c8>
	}

	// Readout compensation values
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_CALIB00, I2C_MEMADD_SIZE_8BIT, data, 25, 1000);
 80006a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006aa:	9302      	str	r3, [sp, #8]
 80006ac:	2319      	movs	r3, #25
 80006ae:	9301      	str	r3, [sp, #4]
 80006b0:	4b50      	ldr	r3, [pc, #320]	; (80007f4 <baro_init+0x1d0>)
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	2301      	movs	r3, #1
 80006b6:	2288      	movs	r2, #136	; 0x88
 80006b8:	21ec      	movs	r1, #236	; 0xec
 80006ba:	484f      	ldr	r0, [pc, #316]	; (80007f8 <baro_init+0x1d4>)
 80006bc:	f001 fcb4 	bl	8002028 <HAL_I2C_Mem_Read>
 80006c0:	4603      	mov	r3, r0
 80006c2:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d006      	beq.n	80006d8 <baro_init+0xb4>
		if (status == HAL_TIMEOUT)
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	2b03      	cmp	r3, #3
 80006ce:	d101      	bne.n	80006d4 <baro_init+0xb0>
			return BARO_ERR_TIMEOUT;
 80006d0:	2302      	movs	r3, #2
 80006d2:	e08b      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 80006d4:	2301      	movs	r3, #1
 80006d6:	e089      	b.n	80007ec <baro_init+0x1c8>
	}
	dig_T1 = (uint16_t)data [1] << 8 | (uint16_t)data [0];
 80006d8:	4b46      	ldr	r3, [pc, #280]	; (80007f4 <baro_init+0x1d0>)
 80006da:	785b      	ldrb	r3, [r3, #1]
 80006dc:	021b      	lsls	r3, r3, #8
 80006de:	b21a      	sxth	r2, r3
 80006e0:	4b44      	ldr	r3, [pc, #272]	; (80007f4 <baro_init+0x1d0>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	b21b      	sxth	r3, r3
 80006e6:	4313      	orrs	r3, r2
 80006e8:	b21b      	sxth	r3, r3
 80006ea:	b29a      	uxth	r2, r3
 80006ec:	4b43      	ldr	r3, [pc, #268]	; (80007fc <baro_init+0x1d8>)
 80006ee:	801a      	strh	r2, [r3, #0]
	dig_T2 =  (int16_t)data [3] << 8 |  (int16_t)data [2];
 80006f0:	4b40      	ldr	r3, [pc, #256]	; (80007f4 <baro_init+0x1d0>)
 80006f2:	78db      	ldrb	r3, [r3, #3]
 80006f4:	021b      	lsls	r3, r3, #8
 80006f6:	b21a      	sxth	r2, r3
 80006f8:	4b3e      	ldr	r3, [pc, #248]	; (80007f4 <baro_init+0x1d0>)
 80006fa:	789b      	ldrb	r3, [r3, #2]
 80006fc:	b21b      	sxth	r3, r3
 80006fe:	4313      	orrs	r3, r2
 8000700:	b21a      	sxth	r2, r3
 8000702:	4b3f      	ldr	r3, [pc, #252]	; (8000800 <baro_init+0x1dc>)
 8000704:	801a      	strh	r2, [r3, #0]
	dig_T3 =  (int16_t)data [5] << 8 |  (int16_t)data [4];
 8000706:	4b3b      	ldr	r3, [pc, #236]	; (80007f4 <baro_init+0x1d0>)
 8000708:	795b      	ldrb	r3, [r3, #5]
 800070a:	021b      	lsls	r3, r3, #8
 800070c:	b21a      	sxth	r2, r3
 800070e:	4b39      	ldr	r3, [pc, #228]	; (80007f4 <baro_init+0x1d0>)
 8000710:	791b      	ldrb	r3, [r3, #4]
 8000712:	b21b      	sxth	r3, r3
 8000714:	4313      	orrs	r3, r2
 8000716:	b21a      	sxth	r2, r3
 8000718:	4b3a      	ldr	r3, [pc, #232]	; (8000804 <baro_init+0x1e0>)
 800071a:	801a      	strh	r2, [r3, #0]
	dig_P1 = (uint16_t)data [7] << 8 | (uint16_t)data [6];
 800071c:	4b35      	ldr	r3, [pc, #212]	; (80007f4 <baro_init+0x1d0>)
 800071e:	79db      	ldrb	r3, [r3, #7]
 8000720:	021b      	lsls	r3, r3, #8
 8000722:	b21a      	sxth	r2, r3
 8000724:	4b33      	ldr	r3, [pc, #204]	; (80007f4 <baro_init+0x1d0>)
 8000726:	799b      	ldrb	r3, [r3, #6]
 8000728:	b21b      	sxth	r3, r3
 800072a:	4313      	orrs	r3, r2
 800072c:	b21b      	sxth	r3, r3
 800072e:	b29a      	uxth	r2, r3
 8000730:	4b35      	ldr	r3, [pc, #212]	; (8000808 <baro_init+0x1e4>)
 8000732:	801a      	strh	r2, [r3, #0]
	dig_P2 =  (int16_t)data [9] << 8 |  (int16_t)data [8];
 8000734:	4b2f      	ldr	r3, [pc, #188]	; (80007f4 <baro_init+0x1d0>)
 8000736:	7a5b      	ldrb	r3, [r3, #9]
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	b21a      	sxth	r2, r3
 800073c:	4b2d      	ldr	r3, [pc, #180]	; (80007f4 <baro_init+0x1d0>)
 800073e:	7a1b      	ldrb	r3, [r3, #8]
 8000740:	b21b      	sxth	r3, r3
 8000742:	4313      	orrs	r3, r2
 8000744:	b21a      	sxth	r2, r3
 8000746:	4b31      	ldr	r3, [pc, #196]	; (800080c <baro_init+0x1e8>)
 8000748:	801a      	strh	r2, [r3, #0]
	dig_P3 =  (int16_t)data[11] << 8 |  (int16_t)data[10];
 800074a:	4b2a      	ldr	r3, [pc, #168]	; (80007f4 <baro_init+0x1d0>)
 800074c:	7adb      	ldrb	r3, [r3, #11]
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	b21a      	sxth	r2, r3
 8000752:	4b28      	ldr	r3, [pc, #160]	; (80007f4 <baro_init+0x1d0>)
 8000754:	7a9b      	ldrb	r3, [r3, #10]
 8000756:	b21b      	sxth	r3, r3
 8000758:	4313      	orrs	r3, r2
 800075a:	b21a      	sxth	r2, r3
 800075c:	4b2c      	ldr	r3, [pc, #176]	; (8000810 <baro_init+0x1ec>)
 800075e:	801a      	strh	r2, [r3, #0]
	dig_P4 =  (int16_t)data[13] << 8 |  (int16_t)data[12];
 8000760:	4b24      	ldr	r3, [pc, #144]	; (80007f4 <baro_init+0x1d0>)
 8000762:	7b5b      	ldrb	r3, [r3, #13]
 8000764:	021b      	lsls	r3, r3, #8
 8000766:	b21a      	sxth	r2, r3
 8000768:	4b22      	ldr	r3, [pc, #136]	; (80007f4 <baro_init+0x1d0>)
 800076a:	7b1b      	ldrb	r3, [r3, #12]
 800076c:	b21b      	sxth	r3, r3
 800076e:	4313      	orrs	r3, r2
 8000770:	b21a      	sxth	r2, r3
 8000772:	4b28      	ldr	r3, [pc, #160]	; (8000814 <baro_init+0x1f0>)
 8000774:	801a      	strh	r2, [r3, #0]
	dig_P5 =  (int16_t)data[15] << 8 |  (int16_t)data[14];
 8000776:	4b1f      	ldr	r3, [pc, #124]	; (80007f4 <baro_init+0x1d0>)
 8000778:	7bdb      	ldrb	r3, [r3, #15]
 800077a:	021b      	lsls	r3, r3, #8
 800077c:	b21a      	sxth	r2, r3
 800077e:	4b1d      	ldr	r3, [pc, #116]	; (80007f4 <baro_init+0x1d0>)
 8000780:	7b9b      	ldrb	r3, [r3, #14]
 8000782:	b21b      	sxth	r3, r3
 8000784:	4313      	orrs	r3, r2
 8000786:	b21a      	sxth	r2, r3
 8000788:	4b23      	ldr	r3, [pc, #140]	; (8000818 <baro_init+0x1f4>)
 800078a:	801a      	strh	r2, [r3, #0]
	dig_P6 =  (int16_t)data[17] << 8 |  (int16_t)data[16];
 800078c:	4b19      	ldr	r3, [pc, #100]	; (80007f4 <baro_init+0x1d0>)
 800078e:	7c5b      	ldrb	r3, [r3, #17]
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	b21a      	sxth	r2, r3
 8000794:	4b17      	ldr	r3, [pc, #92]	; (80007f4 <baro_init+0x1d0>)
 8000796:	7c1b      	ldrb	r3, [r3, #16]
 8000798:	b21b      	sxth	r3, r3
 800079a:	4313      	orrs	r3, r2
 800079c:	b21a      	sxth	r2, r3
 800079e:	4b1f      	ldr	r3, [pc, #124]	; (800081c <baro_init+0x1f8>)
 80007a0:	801a      	strh	r2, [r3, #0]
	dig_P7 =  (int16_t)data[19] << 8 |  (int16_t)data[18];
 80007a2:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <baro_init+0x1d0>)
 80007a4:	7cdb      	ldrb	r3, [r3, #19]
 80007a6:	021b      	lsls	r3, r3, #8
 80007a8:	b21a      	sxth	r2, r3
 80007aa:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <baro_init+0x1d0>)
 80007ac:	7c9b      	ldrb	r3, [r3, #18]
 80007ae:	b21b      	sxth	r3, r3
 80007b0:	4313      	orrs	r3, r2
 80007b2:	b21a      	sxth	r2, r3
 80007b4:	4b1a      	ldr	r3, [pc, #104]	; (8000820 <baro_init+0x1fc>)
 80007b6:	801a      	strh	r2, [r3, #0]
	dig_P8 =  (int16_t)data[21] << 8 |  (int16_t)data[20];
 80007b8:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <baro_init+0x1d0>)
 80007ba:	7d5b      	ldrb	r3, [r3, #21]
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	b21a      	sxth	r2, r3
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <baro_init+0x1d0>)
 80007c2:	7d1b      	ldrb	r3, [r3, #20]
 80007c4:	b21b      	sxth	r3, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b21a      	sxth	r2, r3
 80007ca:	4b16      	ldr	r3, [pc, #88]	; (8000824 <baro_init+0x200>)
 80007cc:	801a      	strh	r2, [r3, #0]
	dig_P9 =  (int16_t)data[23] << 8 |  (int16_t)data[22];
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <baro_init+0x1d0>)
 80007d0:	7ddb      	ldrb	r3, [r3, #23]
 80007d2:	021b      	lsls	r3, r3, #8
 80007d4:	b21a      	sxth	r2, r3
 80007d6:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <baro_init+0x1d0>)
 80007d8:	7d9b      	ldrb	r3, [r3, #22]
 80007da:	b21b      	sxth	r3, r3
 80007dc:	4313      	orrs	r3, r2
 80007de:	b21a      	sxth	r2, r3
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <baro_init+0x204>)
 80007e2:	801a      	strh	r2, [r3, #0]

	inited = true;
 80007e4:	4b11      	ldr	r3, [pc, #68]	; (800082c <baro_init+0x208>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	701a      	strb	r2, [r3, #0]

	return BARO_OK;
 80007ea:	2300      	movs	r3, #0
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	200000b0 	.word	0x200000b0
 80007f8:	200000cc 	.word	0x200000cc
 80007fc:	20000090 	.word	0x20000090
 8000800:	20000094 	.word	0x20000094
 8000804:	20000096 	.word	0x20000096
 8000808:	20000092 	.word	0x20000092
 800080c:	20000098 	.word	0x20000098
 8000810:	2000009a 	.word	0x2000009a
 8000814:	2000009c 	.word	0x2000009c
 8000818:	2000009e 	.word	0x2000009e
 800081c:	200000a0 	.word	0x200000a0
 8000820:	200000a2 	.word	0x200000a2
 8000824:	200000a4 	.word	0x200000a4
 8000828:	200000a6 	.word	0x200000a6
 800082c:	200000ac 	.word	0x200000ac

08000830 <baro_read_temp>:

int32_t baro_read_temp(void) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	; 0x28
 8000834:	af04      	add	r7, sp, #16
	int32_t var1, var2, temp;

	if (!inited)
 8000836:	4b2f      	ldr	r3, [pc, #188]	; (80008f4 <baro_read_temp+0xc4>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	f083 0301 	eor.w	r3, r3, #1
 800083e:	b2db      	uxtb	r3, r3
 8000840:	2b00      	cmp	r3, #0
 8000842:	d002      	beq.n	800084a <baro_read_temp+0x1a>
		return INT32_MAX;
 8000844:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000848:	e050      	b.n	80008ec <baro_read_temp+0xbc>

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_TEMP_MSB, I2C_MEMADD_SIZE_8BIT, data, 3, 1000);
 800084a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800084e:	9302      	str	r3, [sp, #8]
 8000850:	2303      	movs	r3, #3
 8000852:	9301      	str	r3, [sp, #4]
 8000854:	4b28      	ldr	r3, [pc, #160]	; (80008f8 <baro_read_temp+0xc8>)
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	2301      	movs	r3, #1
 800085a:	22fa      	movs	r2, #250	; 0xfa
 800085c:	21ec      	movs	r1, #236	; 0xec
 800085e:	4827      	ldr	r0, [pc, #156]	; (80008fc <baro_read_temp+0xcc>)
 8000860:	f001 fbe2 	bl	8002028 <HAL_I2C_Mem_Read>
 8000864:	4603      	mov	r3, r0
 8000866:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8000868:	7dfb      	ldrb	r3, [r7, #23]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d002      	beq.n	8000874 <baro_read_temp+0x44>
		return INT32_MAX;
 800086e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000872:	e03b      	b.n	80008ec <baro_read_temp+0xbc>
	}
	int32_t adc_T = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8000874:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <baro_read_temp+0xc8>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	031a      	lsls	r2, r3, #12
 800087a:	4b1f      	ldr	r3, [pc, #124]	; (80008f8 <baro_read_temp+0xc8>)
 800087c:	785b      	ldrb	r3, [r3, #1]
 800087e:	011b      	lsls	r3, r3, #4
 8000880:	4313      	orrs	r3, r2
 8000882:	4a1d      	ldr	r2, [pc, #116]	; (80008f8 <baro_read_temp+0xc8>)
 8000884:	7892      	ldrb	r2, [r2, #2]
 8000886:	0912      	lsrs	r2, r2, #4
 8000888:	b2d2      	uxtb	r2, r2
 800088a:	4313      	orrs	r3, r2
 800088c:	613b      	str	r3, [r7, #16]

	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) *
 800088e:	693b      	ldr	r3, [r7, #16]
 8000890:	10da      	asrs	r2, r3, #3
 8000892:	4b1b      	ldr	r3, [pc, #108]	; (8000900 <baro_read_temp+0xd0>)
 8000894:	881b      	ldrh	r3, [r3, #0]
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	1ad3      	subs	r3, r2, r3
		   ((int32_t)dig_T2)) >> 11;
 800089a:	4a1a      	ldr	r2, [pc, #104]	; (8000904 <baro_read_temp+0xd4>)
 800089c:	f9b2 2000 	ldrsh.w	r2, [r2]
	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) *
 80008a0:	fb02 f303 	mul.w	r3, r2, r3
 80008a4:	12db      	asrs	r3, r3, #11
 80008a6:	60fb      	str	r3, [r7, #12]

	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	111b      	asrs	r3, r3, #4
 80008ac:	4a14      	ldr	r2, [pc, #80]	; (8000900 <baro_read_temp+0xd0>)
 80008ae:	8812      	ldrh	r2, [r2, #0]
 80008b0:	1a9b      	subs	r3, r3, r2
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	1112      	asrs	r2, r2, #4
 80008b6:	4912      	ldr	r1, [pc, #72]	; (8000900 <baro_read_temp+0xd0>)
 80008b8:	8809      	ldrh	r1, [r1, #0]
 80008ba:	1a52      	subs	r2, r2, r1
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008bc:	fb02 f303 	mul.w	r3, r2, r3
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008c0:	131b      	asrs	r3, r3, #12
		      ((int32_t)dig_T3)) >> 14;
 80008c2:	4a11      	ldr	r2, [pc, #68]	; (8000908 <baro_read_temp+0xd8>)
 80008c4:	f9b2 2000 	ldrsh.w	r2, [r2]
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008c8:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008cc:	139b      	asrs	r3, r3, #14
 80008ce:	60bb      	str	r3, [r7, #8]

	t_fine = var1 + var2;
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	4413      	add	r3, r2
 80008d6:	4a0d      	ldr	r2, [pc, #52]	; (800090c <baro_read_temp+0xdc>)
 80008d8:	6013      	str	r3, [r2, #0]

	temp = (t_fine * 5 + 128) >> 8;
 80008da:	4b0c      	ldr	r3, [pc, #48]	; (800090c <baro_read_temp+0xdc>)
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	4613      	mov	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	4413      	add	r3, r2
 80008e4:	3380      	adds	r3, #128	; 0x80
 80008e6:	121b      	asrs	r3, r3, #8
 80008e8:	607b      	str	r3, [r7, #4]

	return temp;
 80008ea:	687b      	ldr	r3, [r7, #4]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	3718      	adds	r7, #24
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200000ac 	.word	0x200000ac
 80008f8:	200000b0 	.word	0x200000b0
 80008fc:	200000cc 	.word	0x200000cc
 8000900:	20000090 	.word	0x20000090
 8000904:	20000094 	.word	0x20000094
 8000908:	20000096 	.word	0x20000096
 800090c:	200000a8 	.word	0x200000a8

08000910 <baro_read_press>:

uint32_t baro_read_press(void) {
 8000910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000914:	b0d0      	sub	sp, #320	; 0x140
 8000916:	af04      	add	r7, sp, #16
	int64_t var1, var2, p;

	if (!inited)
 8000918:	4bc6      	ldr	r3, [pc, #792]	; (8000c34 <baro_read_press+0x324>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	f083 0301 	eor.w	r3, r3, #1
 8000920:	b2db      	uxtb	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d002      	beq.n	800092c <baro_read_press+0x1c>
		return INT32_MAX;
 8000926:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800092a:	e2f6      	b.n	8000f1a <baro_read_press+0x60a>

	if (baro_read_temp() == INT32_MAX)
 800092c:	f7ff ff80 	bl	8000830 <baro_read_temp>
 8000930:	4602      	mov	r2, r0
 8000932:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000936:	429a      	cmp	r2, r3
 8000938:	d102      	bne.n	8000940 <baro_read_press+0x30>
		return UINT32_MAX;
 800093a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800093e:	e2ec      	b.n	8000f1a <baro_read_press+0x60a>

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_PRESS_MSB, I2C_MEMADD_SIZE_8BIT, data, 3, 1000);
 8000940:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000944:	9302      	str	r3, [sp, #8]
 8000946:	2303      	movs	r3, #3
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	4bbb      	ldr	r3, [pc, #748]	; (8000c38 <baro_read_press+0x328>)
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	2301      	movs	r3, #1
 8000950:	22f7      	movs	r2, #247	; 0xf7
 8000952:	21ec      	movs	r1, #236	; 0xec
 8000954:	48b9      	ldr	r0, [pc, #740]	; (8000c3c <baro_read_press+0x32c>)
 8000956:	f001 fb67 	bl	8002028 <HAL_I2C_Mem_Read>
 800095a:	4603      	mov	r3, r0
 800095c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	if (status != HAL_OK) {
 8000960:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8000964:	2b00      	cmp	r3, #0
 8000966:	d002      	beq.n	800096e <baro_read_press+0x5e>
		return INT32_MAX;
 8000968:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800096c:	e2d5      	b.n	8000f1a <baro_read_press+0x60a>
	}
	int32_t adc_P = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800096e:	4bb2      	ldr	r3, [pc, #712]	; (8000c38 <baro_read_press+0x328>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	031a      	lsls	r2, r3, #12
 8000974:	4bb0      	ldr	r3, [pc, #704]	; (8000c38 <baro_read_press+0x328>)
 8000976:	785b      	ldrb	r3, [r3, #1]
 8000978:	011b      	lsls	r3, r3, #4
 800097a:	431a      	orrs	r2, r3
 800097c:	4bae      	ldr	r3, [pc, #696]	; (8000c38 <baro_read_press+0x328>)
 800097e:	789b      	ldrb	r3, [r3, #2]
 8000980:	091b      	lsrs	r3, r3, #4
 8000982:	b2db      	uxtb	r3, r3
 8000984:	4313      	orrs	r3, r2
 8000986:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	var1 = ((int64_t)t_fine) - 128000;
 800098a:	4bad      	ldr	r3, [pc, #692]	; (8000c40 <baro_read_press+0x330>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	17da      	asrs	r2, r3, #31
 8000990:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000994:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8000998:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800099c:	460b      	mov	r3, r1
 800099e:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80009a2:	653b      	str	r3, [r7, #80]	; 0x50
 80009a4:	4613      	mov	r3, r2
 80009a6:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 80009aa:	657b      	str	r3, [r7, #84]	; 0x54
 80009ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80009b0:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 80009b4:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009b8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009bc:	fb03 f102 	mul.w	r1, r3, r2
 80009c0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009c8:	fb02 f303 	mul.w	r3, r2, r3
 80009cc:	18ca      	adds	r2, r1, r3
 80009ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009d2:	fba3 4503 	umull	r4, r5, r3, r3
 80009d6:	1953      	adds	r3, r2, r5
 80009d8:	461d      	mov	r5, r3
 80009da:	4b9a      	ldr	r3, [pc, #616]	; (8000c44 <baro_read_press+0x334>)
 80009dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009e0:	b21b      	sxth	r3, r3
 80009e2:	17da      	asrs	r2, r3, #31
 80009e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80009e8:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80009ec:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80009f0:	4603      	mov	r3, r0
 80009f2:	fb03 f205 	mul.w	r2, r3, r5
 80009f6:	460b      	mov	r3, r1
 80009f8:	fb04 f303 	mul.w	r3, r4, r3
 80009fc:	4413      	add	r3, r2
 80009fe:	4602      	mov	r2, r0
 8000a00:	fba4 8902 	umull	r8, r9, r4, r2
 8000a04:	444b      	add	r3, r9
 8000a06:	4699      	mov	r9, r3
 8000a08:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
 8000a0c:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
	var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 8000a10:	4b8d      	ldr	r3, [pc, #564]	; (8000c48 <baro_read_press+0x338>)
 8000a12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a16:	b21b      	sxth	r3, r3
 8000a18:	17da      	asrs	r2, r3, #31
 8000a1a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000a1e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8000a22:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a26:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8000a2a:	462a      	mov	r2, r5
 8000a2c:	fb02 f203 	mul.w	r2, r2, r3
 8000a30:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000a34:	4621      	mov	r1, r4
 8000a36:	fb01 f303 	mul.w	r3, r1, r3
 8000a3a:	441a      	add	r2, r3
 8000a3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a40:	4621      	mov	r1, r4
 8000a42:	fba3 ab01 	umull	sl, fp, r3, r1
 8000a46:	eb02 030b 	add.w	r3, r2, fp
 8000a4a:	469b      	mov	fp, r3
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	f04f 0100 	mov.w	r1, #0
 8000a54:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8000a58:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8000a5c:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8000a60:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000a64:	1814      	adds	r4, r2, r0
 8000a66:	64bc      	str	r4, [r7, #72]	; 0x48
 8000a68:	414b      	adcs	r3, r1
 8000a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a6c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8000a70:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dig_P4) << 35);
 8000a74:	4b75      	ldr	r3, [pc, #468]	; (8000c4c <baro_read_press+0x33c>)
 8000a76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a7a:	b21b      	sxth	r3, r3
 8000a7c:	17da      	asrs	r2, r3, #31
 8000a7e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000a82:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	f04f 0100 	mov.w	r1, #0
 8000a8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000a92:	00d9      	lsls	r1, r3, #3
 8000a94:	2000      	movs	r0, #0
 8000a96:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000a9a:	1814      	adds	r4, r2, r0
 8000a9c:	643c      	str	r4, [r7, #64]	; 0x40
 8000a9e:	414b      	adcs	r3, r1
 8000aa0:	647b      	str	r3, [r7, #68]	; 0x44
 8000aa2:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8000aa6:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8000aaa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000aae:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ab2:	fb03 f102 	mul.w	r1, r3, r2
 8000ab6:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000aba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000abe:	fb02 f303 	mul.w	r3, r2, r3
 8000ac2:	18ca      	adds	r2, r1, r3
 8000ac4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ac8:	fba3 1303 	umull	r1, r3, r3, r3
 8000acc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000ad6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000ada:	18d3      	adds	r3, r2, r3
 8000adc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000ae0:	4b5b      	ldr	r3, [pc, #364]	; (8000c50 <baro_read_press+0x340>)
 8000ae2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	17da      	asrs	r2, r3, #31
 8000aea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000aee:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000af2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8000af6:	462b      	mov	r3, r5
 8000af8:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	; 0xb0
 8000afc:	4642      	mov	r2, r8
 8000afe:	fb02 f203 	mul.w	r2, r2, r3
 8000b02:	464b      	mov	r3, r9
 8000b04:	4621      	mov	r1, r4
 8000b06:	fb01 f303 	mul.w	r3, r1, r3
 8000b0a:	4413      	add	r3, r2
 8000b0c:	4622      	mov	r2, r4
 8000b0e:	4641      	mov	r1, r8
 8000b10:	fba2 1201 	umull	r1, r2, r2, r1
 8000b14:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8000b18:	460a      	mov	r2, r1
 8000b1a:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 8000b1e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8000b22:	4413      	add	r3, r2
 8000b24:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	f04f 0100 	mov.w	r1, #0
 8000b30:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8000b34:	4623      	mov	r3, r4
 8000b36:	0a18      	lsrs	r0, r3, #8
 8000b38:	462b      	mov	r3, r5
 8000b3a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000b3e:	462b      	mov	r3, r5
 8000b40:	1219      	asrs	r1, r3, #8
		   ((var1 * (int64_t)dig_P2) << 12);
 8000b42:	4b44      	ldr	r3, [pc, #272]	; (8000c54 <baro_read_press+0x344>)
 8000b44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b48:	b21b      	sxth	r3, r3
 8000b4a:	17da      	asrs	r2, r3, #31
 8000b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000b50:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8000b54:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b58:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8000b5c:	464a      	mov	r2, r9
 8000b5e:	fb02 f203 	mul.w	r2, r2, r3
 8000b62:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000b66:	4644      	mov	r4, r8
 8000b68:	fb04 f303 	mul.w	r3, r4, r3
 8000b6c:	441a      	add	r2, r3
 8000b6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b72:	4644      	mov	r4, r8
 8000b74:	fba3 4304 	umull	r4, r3, r3, r4
 8000b78:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000b7c:	4623      	mov	r3, r4
 8000b7e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000b82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000b86:	18d3      	adds	r3, r2, r3
 8000b88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000b8c:	f04f 0200 	mov.w	r2, #0
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8000b98:	464c      	mov	r4, r9
 8000b9a:	0323      	lsls	r3, r4, #12
 8000b9c:	4644      	mov	r4, r8
 8000b9e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000ba2:	4644      	mov	r4, r8
 8000ba4:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8000ba6:	1884      	adds	r4, r0, r2
 8000ba8:	63bc      	str	r4, [r7, #56]	; 0x38
 8000baa:	eb41 0303 	adc.w	r3, r1, r3
 8000bae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000bb0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8000bb4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dig_P1) >> 33;
 8000bb8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000bbc:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8000bc0:	f8c7 10a4 	str.w	r1, [r7, #164]	; 0xa4
 8000bc4:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8000bc8:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <baro_read_press+0x348>)
 8000bca:	881b      	ldrh	r3, [r3, #0]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000bd4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000bd8:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 8000bdc:	462b      	mov	r3, r5
 8000bde:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8000be2:	4642      	mov	r2, r8
 8000be4:	fb02 f203 	mul.w	r2, r2, r3
 8000be8:	464b      	mov	r3, r9
 8000bea:	4621      	mov	r1, r4
 8000bec:	fb01 f303 	mul.w	r3, r1, r3
 8000bf0:	4413      	add	r3, r2
 8000bf2:	4622      	mov	r2, r4
 8000bf4:	4641      	mov	r1, r8
 8000bf6:	fba2 1201 	umull	r1, r2, r2, r1
 8000bfa:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8000bfe:	460a      	mov	r2, r1
 8000c00:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8000c04:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8000c08:	4413      	add	r3, r2
 8000c0a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8000c0e:	f04f 0200 	mov.w	r2, #0
 8000c12:	f04f 0300 	mov.w	r3, #0
 8000c16:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8000c1a:	4629      	mov	r1, r5
 8000c1c:	104a      	asrs	r2, r1, #1
 8000c1e:	4629      	mov	r1, r5
 8000c20:	17cb      	asrs	r3, r1, #31
 8000c22:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	if (var1 == 0) {
 8000c26:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	d116      	bne.n	8000c5c <baro_read_press+0x34c>
		return 0; // avoid exception caused by division by zero
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e173      	b.n	8000f1a <baro_read_press+0x60a>
 8000c32:	bf00      	nop
 8000c34:	200000ac 	.word	0x200000ac
 8000c38:	200000b0 	.word	0x200000b0
 8000c3c:	200000cc 	.word	0x200000cc
 8000c40:	200000a8 	.word	0x200000a8
 8000c44:	200000a0 	.word	0x200000a0
 8000c48:	2000009e 	.word	0x2000009e
 8000c4c:	2000009c 	.word	0x2000009c
 8000c50:	2000009a 	.word	0x2000009a
 8000c54:	20000098 	.word	0x20000098
 8000c58:	20000092 	.word	0x20000092
	}
	p = 1048576 - adc_P;
 8000c5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000c60:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000c64:	17da      	asrs	r2, r3, #31
 8000c66:	633b      	str	r3, [r7, #48]	; 0x30
 8000c68:	637a      	str	r2, [r7, #52]	; 0x34
 8000c6a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8000c6e:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p << 31) - var2) * 3125) / var1;
 8000c72:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c76:	105b      	asrs	r3, r3, #1
 8000c78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000c7c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c80:	07db      	lsls	r3, r3, #31
 8000c82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000c86:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000c8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8000c8e:	4621      	mov	r1, r4
 8000c90:	1a89      	subs	r1, r1, r2
 8000c92:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8000c96:	4629      	mov	r1, r5
 8000c98:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000ca0:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 8000ca4:	4622      	mov	r2, r4
 8000ca6:	462b      	mov	r3, r5
 8000ca8:	1891      	adds	r1, r2, r2
 8000caa:	62b9      	str	r1, [r7, #40]	; 0x28
 8000cac:	415b      	adcs	r3, r3
 8000cae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000cb4:	4621      	mov	r1, r4
 8000cb6:	1851      	adds	r1, r2, r1
 8000cb8:	6239      	str	r1, [r7, #32]
 8000cba:	4629      	mov	r1, r5
 8000cbc:	414b      	adcs	r3, r1
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8000cc0:	f04f 0200 	mov.w	r2, #0
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000ccc:	4649      	mov	r1, r9
 8000cce:	018b      	lsls	r3, r1, #6
 8000cd0:	4641      	mov	r1, r8
 8000cd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000cd6:	4641      	mov	r1, r8
 8000cd8:	018a      	lsls	r2, r1, #6
 8000cda:	4641      	mov	r1, r8
 8000cdc:	1889      	adds	r1, r1, r2
 8000cde:	61b9      	str	r1, [r7, #24]
 8000ce0:	4649      	mov	r1, r9
 8000ce2:	eb43 0101 	adc.w	r1, r3, r1
 8000ce6:	61f9      	str	r1, [r7, #28]
 8000ce8:	f04f 0200 	mov.w	r2, #0
 8000cec:	f04f 0300 	mov.w	r3, #0
 8000cf0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000cf4:	4649      	mov	r1, r9
 8000cf6:	008b      	lsls	r3, r1, #2
 8000cf8:	4641      	mov	r1, r8
 8000cfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000cfe:	4641      	mov	r1, r8
 8000d00:	008a      	lsls	r2, r1, #2
 8000d02:	4610      	mov	r0, r2
 8000d04:	4619      	mov	r1, r3
 8000d06:	4603      	mov	r3, r0
 8000d08:	4622      	mov	r2, r4
 8000d0a:	189b      	adds	r3, r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	462a      	mov	r2, r5
 8000d12:	eb42 0303 	adc.w	r3, r2, r3
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	f04f 0200 	mov.w	r2, #0
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000d24:	4649      	mov	r1, r9
 8000d26:	008b      	lsls	r3, r1, #2
 8000d28:	4641      	mov	r1, r8
 8000d2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000d2e:	4641      	mov	r1, r8
 8000d30:	008a      	lsls	r2, r1, #2
 8000d32:	4610      	mov	r0, r2
 8000d34:	4619      	mov	r1, r3
 8000d36:	4603      	mov	r3, r0
 8000d38:	4622      	mov	r2, r4
 8000d3a:	189b      	adds	r3, r3, r2
 8000d3c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000d40:	462b      	mov	r3, r5
 8000d42:	460a      	mov	r2, r1
 8000d44:	eb42 0303 	adc.w	r3, r2, r3
 8000d48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000d4c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000d50:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8000d54:	f7ff fa94 	bl	8000280 <__aeabi_ldivmod>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000d60:	4b71      	ldr	r3, [pc, #452]	; (8000f28 <baro_read_press+0x618>)
 8000d62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	17da      	asrs	r2, r3, #31
 8000d6a:	67bb      	str	r3, [r7, #120]	; 0x78
 8000d6c:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000d6e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	f04f 0100 	mov.w	r1, #0
 8000d7a:	0b50      	lsrs	r0, r2, #13
 8000d7c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000d80:	1359      	asrs	r1, r3, #13
 8000d82:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8000d86:	462b      	mov	r3, r5
 8000d88:	fb00 f203 	mul.w	r2, r0, r3
 8000d8c:	4623      	mov	r3, r4
 8000d8e:	fb03 f301 	mul.w	r3, r3, r1
 8000d92:	4413      	add	r3, r2
 8000d94:	4622      	mov	r2, r4
 8000d96:	fba2 1200 	umull	r1, r2, r2, r0
 8000d9a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8000d9e:	460a      	mov	r2, r1
 8000da0:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 8000da4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8000da8:	4413      	add	r3, r2
 8000daa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000dae:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 0100 	mov.w	r1, #0
 8000dba:	0b50      	lsrs	r0, r2, #13
 8000dbc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000dc0:	1359      	asrs	r1, r3, #13
 8000dc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8000dc6:	462b      	mov	r3, r5
 8000dc8:	fb00 f203 	mul.w	r2, r0, r3
 8000dcc:	4623      	mov	r3, r4
 8000dce:	fb03 f301 	mul.w	r3, r3, r1
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4622      	mov	r2, r4
 8000dd6:	fba2 1200 	umull	r1, r2, r2, r0
 8000dda:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8000dde:	460a      	mov	r2, r1
 8000de0:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8000de4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000de8:	4413      	add	r3, r2
 8000dea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000dee:	f04f 0200 	mov.w	r2, #0
 8000df2:	f04f 0300 	mov.w	r3, #0
 8000df6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8000dfa:	4621      	mov	r1, r4
 8000dfc:	0e4a      	lsrs	r2, r1, #25
 8000dfe:	4629      	mov	r1, r5
 8000e00:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000e04:	4629      	mov	r1, r5
 8000e06:	164b      	asrs	r3, r1, #25
 8000e08:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8000e0c:	4b47      	ldr	r3, [pc, #284]	; (8000f2c <baro_read_press+0x61c>)
 8000e0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e12:	b21b      	sxth	r3, r3
 8000e14:	17da      	asrs	r2, r3, #31
 8000e16:	673b      	str	r3, [r7, #112]	; 0x70
 8000e18:	677a      	str	r2, [r7, #116]	; 0x74
 8000e1a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e1e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8000e22:	462a      	mov	r2, r5
 8000e24:	fb02 f203 	mul.w	r2, r2, r3
 8000e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e2c:	4621      	mov	r1, r4
 8000e2e:	fb01 f303 	mul.w	r3, r1, r3
 8000e32:	441a      	add	r2, r3
 8000e34:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e38:	4621      	mov	r1, r4
 8000e3a:	fba3 1301 	umull	r1, r3, r3, r1
 8000e3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e42:	460b      	mov	r3, r1
 8000e44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000e48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000e4c:	18d3      	adds	r3, r2, r3
 8000e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8000e5e:	4621      	mov	r1, r4
 8000e60:	0cca      	lsrs	r2, r1, #19
 8000e62:	4629      	mov	r1, r5
 8000e64:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000e68:	4629      	mov	r1, r5
 8000e6a:	14cb      	asrs	r3, r1, #19
 8000e6c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118

	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 8000e70:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8000e74:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000e78:	1884      	adds	r4, r0, r2
 8000e7a:	66bc      	str	r4, [r7, #104]	; 0x68
 8000e7c:	eb41 0303 	adc.w	r3, r1, r3
 8000e80:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000e82:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000e86:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8000e8a:	4621      	mov	r1, r4
 8000e8c:	1889      	adds	r1, r1, r2
 8000e8e:	6639      	str	r1, [r7, #96]	; 0x60
 8000e90:	4629      	mov	r1, r5
 8000e92:	eb43 0101 	adc.w	r1, r3, r1
 8000e96:	6679      	str	r1, [r7, #100]	; 0x64
 8000e98:	f04f 0000 	mov.w	r0, #0
 8000e9c:	f04f 0100 	mov.w	r1, #0
 8000ea0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8000ea4:	4623      	mov	r3, r4
 8000ea6:	0a18      	lsrs	r0, r3, #8
 8000ea8:	462b      	mov	r3, r5
 8000eaa:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000eae:	462b      	mov	r3, r5
 8000eb0:	1219      	asrs	r1, r3, #8
 8000eb2:	4b1f      	ldr	r3, [pc, #124]	; (8000f30 <baro_read_press+0x620>)
 8000eb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eb8:	b21b      	sxth	r3, r3
 8000eba:	17da      	asrs	r2, r3, #31
 8000ebc:	65bb      	str	r3, [r7, #88]	; 0x58
 8000ebe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8000ec0:	f04f 0200 	mov.w	r2, #0
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
 8000ecc:	464c      	mov	r4, r9
 8000ece:	0123      	lsls	r3, r4, #4
 8000ed0:	4644      	mov	r4, r8
 8000ed2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000ed6:	4644      	mov	r4, r8
 8000ed8:	0122      	lsls	r2, r4, #4
 8000eda:	1884      	adds	r4, r0, r2
 8000edc:	60bc      	str	r4, [r7, #8]
 8000ede:	eb41 0303 	adc.w	r3, r1, r3
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000ee8:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return p / 256;
 8000eec:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	da07      	bge.n	8000f04 <baro_read_press+0x5f4>
 8000ef4:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 8000ef8:	6039      	str	r1, [r7, #0]
 8000efa:	f143 0300 	adc.w	r3, r3, #0
 8000efe:	607b      	str	r3, [r7, #4]
 8000f00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f04:	f04f 0000 	mov.w	r0, #0
 8000f08:	f04f 0100 	mov.w	r1, #0
 8000f0c:	0a10      	lsrs	r0, r2, #8
 8000f0e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000f12:	1219      	asrs	r1, r3, #8
 8000f14:	4602      	mov	r2, r0
 8000f16:	460b      	mov	r3, r1
 8000f18:	4613      	mov	r3, r2

}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000f20:	46bd      	mov	sp, r7
 8000f22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000f26:	bf00      	nop
 8000f28:	200000a6 	.word	0x200000a6
 8000f2c:	200000a4 	.word	0x200000a4
 8000f30:	200000a2 	.word	0x200000a2

08000f34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f38:	f000 fb42 	bl	80015c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3c:	f000 f850 	bl	8000fe0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f40:	f000 f910 	bl	8001164 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f44:	f000 f8e4 	bl	8001110 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000f48:	f000 f8b4 	bl	80010b4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  char text[100] = {0};
  if(baro_init() != BARO_OK) {
 8000f4c:	f7ff fb6a 	bl	8000624 <baro_init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d010      	beq.n	8000f78 <main+0x44>
  	  snprintf(text, countof(text), "Baro init error");
 8000f56:	4a17      	ldr	r2, [pc, #92]	; (8000fb4 <main+0x80>)
 8000f58:	2164      	movs	r1, #100	; 0x64
 8000f5a:	4817      	ldr	r0, [pc, #92]	; (8000fb8 <main+0x84>)
 8000f5c:	f005 fee6 	bl	8006d2c <sniprintf>
  	  HAL_UART_Transmit(&huart1, (uint8_t*)text, strnlen(text, countof(text)), HAL_MAX_DELAY);
 8000f60:	2164      	movs	r1, #100	; 0x64
 8000f62:	4815      	ldr	r0, [pc, #84]	; (8000fb8 <main+0x84>)
 8000f64:	f005 ff16 	bl	8006d94 <strnlen>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f70:	4911      	ldr	r1, [pc, #68]	; (8000fb8 <main+0x84>)
 8000f72:	4812      	ldr	r0, [pc, #72]	; (8000fbc <main+0x88>)
 8000f74:	f002 fa7f 	bl	8003476 <HAL_UART_Transmit>
    }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f78:	f002 fe26 	bl	8003bc8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of dataQueue */
  dataQueueHandle = osMessageQueueNew (16, sizeof(data), &dataQueue_attributes);
 8000f7c:	4a10      	ldr	r2, [pc, #64]	; (8000fc0 <main+0x8c>)
 8000f7e:	2108      	movs	r1, #8
 8000f80:	2010      	movs	r0, #16
 8000f82:	f002 ff18 	bl	8003db6 <osMessageQueueNew>
 8000f86:	4603      	mov	r3, r0
 8000f88:	4a0e      	ldr	r2, [pc, #56]	; (8000fc4 <main+0x90>)
 8000f8a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of rPT */
  rPTHandle = osThreadNew(StartRPT, NULL, &rPT_attributes);
 8000f8c:	4a0e      	ldr	r2, [pc, #56]	; (8000fc8 <main+0x94>)
 8000f8e:	2100      	movs	r1, #0
 8000f90:	480e      	ldr	r0, [pc, #56]	; (8000fcc <main+0x98>)
 8000f92:	f002 fe63 	bl	8003c5c <osThreadNew>
 8000f96:	4603      	mov	r3, r0
 8000f98:	4a0d      	ldr	r2, [pc, #52]	; (8000fd0 <main+0x9c>)
 8000f9a:	6013      	str	r3, [r2, #0]

  /* creation of sPT */
  sPTHandle = osThreadNew(StartSPT, NULL, &sPT_attributes);
 8000f9c:	4a0d      	ldr	r2, [pc, #52]	; (8000fd4 <main+0xa0>)
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	480d      	ldr	r0, [pc, #52]	; (8000fd8 <main+0xa4>)
 8000fa2:	f002 fe5b 	bl	8003c5c <osThreadNew>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a0c      	ldr	r2, [pc, #48]	; (8000fdc <main+0xa8>)
 8000faa:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fac:	f002 fe30 	bl	8003c10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fb0:	e7fe      	b.n	8000fb0 <main+0x7c>
 8000fb2:	bf00      	nop
 8000fb4:	0800750c 	.word	0x0800750c
 8000fb8:	20000170 	.word	0x20000170
 8000fbc:	20000120 	.word	0x20000120
 8000fc0:	0800758c 	.word	0x0800758c
 8000fc4:	2000016c 	.word	0x2000016c
 8000fc8:	08007544 	.word	0x08007544
 8000fcc:	08001225 	.word	0x08001225
 8000fd0:	20000164 	.word	0x20000164
 8000fd4:	08007568 	.word	0x08007568
 8000fd8:	08001295 	.word	0x08001295
 8000fdc:	20000168 	.word	0x20000168

08000fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b094      	sub	sp, #80	; 0x50
 8000fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe6:	f107 0320 	add.w	r3, r7, #32
 8000fea:	2230      	movs	r2, #48	; 0x30
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f005 fd86 	bl	8006b00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001004:	2300      	movs	r3, #0
 8001006:	60bb      	str	r3, [r7, #8]
 8001008:	4b28      	ldr	r3, [pc, #160]	; (80010ac <SystemClock_Config+0xcc>)
 800100a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100c:	4a27      	ldr	r2, [pc, #156]	; (80010ac <SystemClock_Config+0xcc>)
 800100e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001012:	6413      	str	r3, [r2, #64]	; 0x40
 8001014:	4b25      	ldr	r3, [pc, #148]	; (80010ac <SystemClock_Config+0xcc>)
 8001016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001018:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800101c:	60bb      	str	r3, [r7, #8]
 800101e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001020:	2300      	movs	r3, #0
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	4b22      	ldr	r3, [pc, #136]	; (80010b0 <SystemClock_Config+0xd0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800102c:	4a20      	ldr	r2, [pc, #128]	; (80010b0 <SystemClock_Config+0xd0>)
 800102e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	4b1e      	ldr	r3, [pc, #120]	; (80010b0 <SystemClock_Config+0xd0>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001040:	2301      	movs	r3, #1
 8001042:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001044:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001048:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800104a:	2302      	movs	r3, #2
 800104c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800104e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001052:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001054:	2319      	movs	r3, #25
 8001056:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001058:	23a8      	movs	r3, #168	; 0xa8
 800105a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800105c:	2302      	movs	r3, #2
 800105e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001060:	2304      	movs	r3, #4
 8001062:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001064:	f107 0320 	add.w	r3, r7, #32
 8001068:	4618      	mov	r0, r3
 800106a:	f001 fd5f 	bl	8002b2c <HAL_RCC_OscConfig>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001074:	f000 f94c 	bl	8001310 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001078:	230f      	movs	r3, #15
 800107a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800107c:	2302      	movs	r3, #2
 800107e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001084:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001088:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800108e:	f107 030c 	add.w	r3, r7, #12
 8001092:	2102      	movs	r1, #2
 8001094:	4618      	mov	r0, r3
 8001096:	f001 ffc1 	bl	800301c <HAL_RCC_ClockConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80010a0:	f000 f936 	bl	8001310 <Error_Handler>
  }
}
 80010a4:	bf00      	nop
 80010a6:	3750      	adds	r7, #80	; 0x50
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40007000 	.word	0x40007000

080010b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010b8:	4b12      	ldr	r3, [pc, #72]	; (8001104 <MX_I2C1_Init+0x50>)
 80010ba:	4a13      	ldr	r2, [pc, #76]	; (8001108 <MX_I2C1_Init+0x54>)
 80010bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010be:	4b11      	ldr	r3, [pc, #68]	; (8001104 <MX_I2C1_Init+0x50>)
 80010c0:	4a12      	ldr	r2, [pc, #72]	; (800110c <MX_I2C1_Init+0x58>)
 80010c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010c4:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <MX_I2C1_Init+0x50>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ca:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <MX_I2C1_Init+0x50>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d0:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <MX_I2C1_Init+0x50>)
 80010d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d8:	4b0a      	ldr	r3, [pc, #40]	; (8001104 <MX_I2C1_Init+0x50>)
 80010da:	2200      	movs	r2, #0
 80010dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <MX_I2C1_Init+0x50>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e4:	4b07      	ldr	r3, [pc, #28]	; (8001104 <MX_I2C1_Init+0x50>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ea:	4b06      	ldr	r3, [pc, #24]	; (8001104 <MX_I2C1_Init+0x50>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f0:	4804      	ldr	r0, [pc, #16]	; (8001104 <MX_I2C1_Init+0x50>)
 80010f2:	f000 fd5b 	bl	8001bac <HAL_I2C_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010fc:	f000 f908 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	200000cc 	.word	0x200000cc
 8001108:	40005400 	.word	0x40005400
 800110c:	000186a0 	.word	0x000186a0

08001110 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001114:	4b11      	ldr	r3, [pc, #68]	; (800115c <MX_USART1_UART_Init+0x4c>)
 8001116:	4a12      	ldr	r2, [pc, #72]	; (8001160 <MX_USART1_UART_Init+0x50>)
 8001118:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800111a:	4b10      	ldr	r3, [pc, #64]	; (800115c <MX_USART1_UART_Init+0x4c>)
 800111c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001120:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001122:	4b0e      	ldr	r3, [pc, #56]	; (800115c <MX_USART1_UART_Init+0x4c>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001128:	4b0c      	ldr	r3, [pc, #48]	; (800115c <MX_USART1_UART_Init+0x4c>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800112e:	4b0b      	ldr	r3, [pc, #44]	; (800115c <MX_USART1_UART_Init+0x4c>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001134:	4b09      	ldr	r3, [pc, #36]	; (800115c <MX_USART1_UART_Init+0x4c>)
 8001136:	220c      	movs	r2, #12
 8001138:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113a:	4b08      	ldr	r3, [pc, #32]	; (800115c <MX_USART1_UART_Init+0x4c>)
 800113c:	2200      	movs	r2, #0
 800113e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001140:	4b06      	ldr	r3, [pc, #24]	; (800115c <MX_USART1_UART_Init+0x4c>)
 8001142:	2200      	movs	r2, #0
 8001144:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001146:	4805      	ldr	r0, [pc, #20]	; (800115c <MX_USART1_UART_Init+0x4c>)
 8001148:	f002 f948 	bl	80033dc <HAL_UART_Init>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001152:	f000 f8dd 	bl	8001310 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	20000120 	.word	0x20000120
 8001160:	40011000 	.word	0x40011000

08001164 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08a      	sub	sp, #40	; 0x28
 8001168:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
 8001178:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	4b27      	ldr	r3, [pc, #156]	; (800121c <MX_GPIO_Init+0xb8>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	4a26      	ldr	r2, [pc, #152]	; (800121c <MX_GPIO_Init+0xb8>)
 8001184:	f043 0304 	orr.w	r3, r3, #4
 8001188:	6313      	str	r3, [r2, #48]	; 0x30
 800118a:	4b24      	ldr	r3, [pc, #144]	; (800121c <MX_GPIO_Init+0xb8>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	f003 0304 	and.w	r3, r3, #4
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	4b20      	ldr	r3, [pc, #128]	; (800121c <MX_GPIO_Init+0xb8>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	4a1f      	ldr	r2, [pc, #124]	; (800121c <MX_GPIO_Init+0xb8>)
 80011a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a4:	6313      	str	r3, [r2, #48]	; 0x30
 80011a6:	4b1d      	ldr	r3, [pc, #116]	; (800121c <MX_GPIO_Init+0xb8>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	4b19      	ldr	r3, [pc, #100]	; (800121c <MX_GPIO_Init+0xb8>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	4a18      	ldr	r2, [pc, #96]	; (800121c <MX_GPIO_Init+0xb8>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	6313      	str	r3, [r2, #48]	; 0x30
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <MX_GPIO_Init+0xb8>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_GPIO_Init+0xb8>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	4a11      	ldr	r2, [pc, #68]	; (800121c <MX_GPIO_Init+0xb8>)
 80011d8:	f043 0302 	orr.w	r3, r3, #2
 80011dc:	6313      	str	r3, [r2, #48]	; 0x30
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_GPIO_Init+0xb8>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f0:	480b      	ldr	r0, [pc, #44]	; (8001220 <MX_GPIO_Init+0xbc>)
 80011f2:	f000 fcc1 	bl	8001b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fc:	2301      	movs	r3, #1
 80011fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	4619      	mov	r1, r3
 800120e:	4804      	ldr	r0, [pc, #16]	; (8001220 <MX_GPIO_Init+0xbc>)
 8001210:	f000 fb2e 	bl	8001870 <HAL_GPIO_Init>

}
 8001214:	bf00      	nop
 8001216:	3728      	adds	r7, #40	; 0x28
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40023800 	.word	0x40023800
 8001220:	40020800 	.word	0x40020800

08001224 <StartRPT>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartRPT */
void StartRPT(void *argument)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	if(baro_init() != BARO_OK) {
 800122c:	f7ff f9fa 	bl	8000624 <baro_init>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d010      	beq.n	8001258 <StartRPT+0x34>

		snprintf(text, countof(text), "Baro init error");
 8001236:	4a13      	ldr	r2, [pc, #76]	; (8001284 <StartRPT+0x60>)
 8001238:	2164      	movs	r1, #100	; 0x64
 800123a:	4813      	ldr	r0, [pc, #76]	; (8001288 <StartRPT+0x64>)
 800123c:	f005 fd76 	bl	8006d2c <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)text, strnlen(text, countof(text)), HAL_MAX_DELAY);
 8001240:	2164      	movs	r1, #100	; 0x64
 8001242:	4811      	ldr	r0, [pc, #68]	; (8001288 <StartRPT+0x64>)
 8001244:	f005 fda6 	bl	8006d94 <strnlen>
 8001248:	4603      	mov	r3, r0
 800124a:	b29a      	uxth	r2, r3
 800124c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001250:	490d      	ldr	r1, [pc, #52]	; (8001288 <StartRPT+0x64>)
 8001252:	480e      	ldr	r0, [pc, #56]	; (800128c <StartRPT+0x68>)
 8001254:	f002 f90f 	bl	8003476 <HAL_UART_Transmit>
	}
  /* Infinite loop */
  for(;;)
  {
	  data current = {
			  baro_read_press(),
 8001258:	f7ff fb5a 	bl	8000910 <baro_read_press>
 800125c:	4603      	mov	r3, r0
	  data current = {
 800125e:	60bb      	str	r3, [r7, #8]
			  baro_read_temp()
 8001260:	f7ff fae6 	bl	8000830 <baro_read_temp>
 8001264:	4603      	mov	r3, r0
	  data current = {
 8001266:	60fb      	str	r3, [r7, #12]
	  };

	  osMessageQueuePut(dataQueueHandle, &current, 0, osWaitForever);
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <StartRPT+0x6c>)
 800126a:	6818      	ldr	r0, [r3, #0]
 800126c:	f107 0108 	add.w	r1, r7, #8
 8001270:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001274:	2200      	movs	r2, #0
 8001276:	f002 fe11 	bl	8003e9c <osMessageQueuePut>

    osDelay(pdMS_TO_TICKS(500));
 800127a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800127e:	f002 fd7f 	bl	8003d80 <osDelay>
  {
 8001282:	e7e9      	b.n	8001258 <StartRPT+0x34>
 8001284:	0800750c 	.word	0x0800750c
 8001288:	20000170 	.word	0x20000170
 800128c:	20000120 	.word	0x20000120
 8001290:	2000016c 	.word	0x2000016c

08001294 <StartSPT>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSPT */
void StartSPT(void *argument)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af02      	add	r7, sp, #8
 800129a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {

	  data current;
	  osMessageQueueGet(dataQueueHandle, &current, 0, osWaitForever);
 800129c:	4b17      	ldr	r3, [pc, #92]	; (80012fc <StartSPT+0x68>)
 800129e:	6818      	ldr	r0, [r3, #0]
 80012a0:	f107 0108 	add.w	r1, r7, #8
 80012a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012a8:	2200      	movs	r2, #0
 80012aa:	f002 fe57 	bl	8003f5c <osMessageQueueGet>
	  snprintf(text, countof(text), "/*%ld, %ld*/", current.temp / 100, current.press / 100);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	4a13      	ldr	r2, [pc, #76]	; (8001300 <StartSPT+0x6c>)
 80012b2:	fb82 1203 	smull	r1, r2, r2, r3
 80012b6:	1152      	asrs	r2, r2, #5
 80012b8:	17db      	asrs	r3, r3, #31
 80012ba:	1ad1      	subs	r1, r2, r3
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	4a10      	ldr	r2, [pc, #64]	; (8001300 <StartSPT+0x6c>)
 80012c0:	fb82 0203 	smull	r0, r2, r2, r3
 80012c4:	1152      	asrs	r2, r2, #5
 80012c6:	17db      	asrs	r3, r3, #31
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	460b      	mov	r3, r1
 80012ce:	4a0d      	ldr	r2, [pc, #52]	; (8001304 <StartSPT+0x70>)
 80012d0:	2164      	movs	r1, #100	; 0x64
 80012d2:	480d      	ldr	r0, [pc, #52]	; (8001308 <StartSPT+0x74>)
 80012d4:	f005 fd2a 	bl	8006d2c <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)text, strnlen(text, countof(text)), HAL_MAX_DELAY);
 80012d8:	2164      	movs	r1, #100	; 0x64
 80012da:	480b      	ldr	r0, [pc, #44]	; (8001308 <StartSPT+0x74>)
 80012dc:	f005 fd5a 	bl	8006d94 <strnlen>
 80012e0:	4603      	mov	r3, r0
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012e8:	4907      	ldr	r1, [pc, #28]	; (8001308 <StartSPT+0x74>)
 80012ea:	4808      	ldr	r0, [pc, #32]	; (800130c <StartSPT+0x78>)
 80012ec:	f002 f8c3 	bl	8003476 <HAL_UART_Transmit>
	  osDelay(pdMS_TO_TICKS(500));
 80012f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012f4:	f002 fd44 	bl	8003d80 <osDelay>
  {
 80012f8:	e7d0      	b.n	800129c <StartSPT+0x8>
 80012fa:	bf00      	nop
 80012fc:	2000016c 	.word	0x2000016c
 8001300:	51eb851f 	.word	0x51eb851f
 8001304:	0800751c 	.word	0x0800751c
 8001308:	20000170 	.word	0x20000170
 800130c:	20000120 	.word	0x20000120

08001310 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001314:	b672      	cpsid	i
}
 8001316:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001318:	e7fe      	b.n	8001318 <Error_Handler+0x8>
	...

0800131c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	4b12      	ldr	r3, [pc, #72]	; (8001370 <HAL_MspInit+0x54>)
 8001328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132a:	4a11      	ldr	r2, [pc, #68]	; (8001370 <HAL_MspInit+0x54>)
 800132c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001330:	6453      	str	r3, [r2, #68]	; 0x44
 8001332:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <HAL_MspInit+0x54>)
 8001334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001336:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	603b      	str	r3, [r7, #0]
 8001342:	4b0b      	ldr	r3, [pc, #44]	; (8001370 <HAL_MspInit+0x54>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001346:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <HAL_MspInit+0x54>)
 8001348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800134c:	6413      	str	r3, [r2, #64]	; 0x40
 800134e:	4b08      	ldr	r3, [pc, #32]	; (8001370 <HAL_MspInit+0x54>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001356:	603b      	str	r3, [r7, #0]
 8001358:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	210f      	movs	r1, #15
 800135e:	f06f 0001 	mvn.w	r0, #1
 8001362:	f000 fa5c 	bl	800181e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40023800 	.word	0x40023800

08001374 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b08a      	sub	sp, #40	; 0x28
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a19      	ldr	r2, [pc, #100]	; (80013f8 <HAL_I2C_MspInit+0x84>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d12c      	bne.n	80013f0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	4b18      	ldr	r3, [pc, #96]	; (80013fc <HAL_I2C_MspInit+0x88>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a17      	ldr	r2, [pc, #92]	; (80013fc <HAL_I2C_MspInit+0x88>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b15      	ldr	r3, [pc, #84]	; (80013fc <HAL_I2C_MspInit+0x88>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	613b      	str	r3, [r7, #16]
 80013b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013b8:	2312      	movs	r3, #18
 80013ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013bc:	2301      	movs	r3, #1
 80013be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c0:	2303      	movs	r3, #3
 80013c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013c4:	2304      	movs	r3, #4
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4619      	mov	r1, r3
 80013ce:	480c      	ldr	r0, [pc, #48]	; (8001400 <HAL_I2C_MspInit+0x8c>)
 80013d0:	f000 fa4e 	bl	8001870 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <HAL_I2C_MspInit+0x88>)
 80013da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013dc:	4a07      	ldr	r2, [pc, #28]	; (80013fc <HAL_I2C_MspInit+0x88>)
 80013de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013e2:	6413      	str	r3, [r2, #64]	; 0x40
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <HAL_I2C_MspInit+0x88>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013f0:	bf00      	nop
 80013f2:	3728      	adds	r7, #40	; 0x28
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40005400 	.word	0x40005400
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020400 	.word	0x40020400

08001404 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a19      	ldr	r2, [pc, #100]	; (8001488 <HAL_UART_MspInit+0x84>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d12c      	bne.n	8001480 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	613b      	str	r3, [r7, #16]
 800142a:	4b18      	ldr	r3, [pc, #96]	; (800148c <HAL_UART_MspInit+0x88>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800142e:	4a17      	ldr	r2, [pc, #92]	; (800148c <HAL_UART_MspInit+0x88>)
 8001430:	f043 0310 	orr.w	r3, r3, #16
 8001434:	6453      	str	r3, [r2, #68]	; 0x44
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <HAL_UART_MspInit+0x88>)
 8001438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143a:	f003 0310 	and.w	r3, r3, #16
 800143e:	613b      	str	r3, [r7, #16]
 8001440:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <HAL_UART_MspInit+0x88>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a10      	ldr	r2, [pc, #64]	; (800148c <HAL_UART_MspInit+0x88>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b0e      	ldr	r3, [pc, #56]	; (800148c <HAL_UART_MspInit+0x88>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800145e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001464:	2302      	movs	r3, #2
 8001466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146c:	2303      	movs	r3, #3
 800146e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001470:	2307      	movs	r3, #7
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	4619      	mov	r1, r3
 800147a:	4805      	ldr	r0, [pc, #20]	; (8001490 <HAL_UART_MspInit+0x8c>)
 800147c:	f000 f9f8 	bl	8001870 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001480:	bf00      	nop
 8001482:	3728      	adds	r7, #40	; 0x28
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40011000 	.word	0x40011000
 800148c:	40023800 	.word	0x40023800
 8001490:	40020000 	.word	0x40020000

08001494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <NMI_Handler+0x4>

0800149a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800149e:	e7fe      	b.n	800149e <HardFault_Handler+0x4>

080014a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <MemManage_Handler+0x4>

080014a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014aa:	e7fe      	b.n	80014aa <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	e7fe      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014c4:	f000 f8ce 	bl	8001664 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80014c8:	f004 fa7c 	bl	80059c4 <xTaskGetSchedulerState>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d001      	beq.n	80014d6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80014d2:	f005 f861 	bl	8006598 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014e4:	4a14      	ldr	r2, [pc, #80]	; (8001538 <_sbrk+0x5c>)
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <_sbrk+0x60>)
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014f0:	4b13      	ldr	r3, [pc, #76]	; (8001540 <_sbrk+0x64>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d102      	bne.n	80014fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014f8:	4b11      	ldr	r3, [pc, #68]	; (8001540 <_sbrk+0x64>)
 80014fa:	4a12      	ldr	r2, [pc, #72]	; (8001544 <_sbrk+0x68>)
 80014fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014fe:	4b10      	ldr	r3, [pc, #64]	; (8001540 <_sbrk+0x64>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4413      	add	r3, r2
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	429a      	cmp	r2, r3
 800150a:	d207      	bcs.n	800151c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800150c:	f005 fabe 	bl	8006a8c <__errno>
 8001510:	4603      	mov	r3, r0
 8001512:	220c      	movs	r2, #12
 8001514:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001516:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800151a:	e009      	b.n	8001530 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800151c:	4b08      	ldr	r3, [pc, #32]	; (8001540 <_sbrk+0x64>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001522:	4b07      	ldr	r3, [pc, #28]	; (8001540 <_sbrk+0x64>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4413      	add	r3, r2
 800152a:	4a05      	ldr	r2, [pc, #20]	; (8001540 <_sbrk+0x64>)
 800152c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800152e:	68fb      	ldr	r3, [r7, #12]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3718      	adds	r7, #24
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20010000 	.word	0x20010000
 800153c:	00000400 	.word	0x00000400
 8001540:	200001d4 	.word	0x200001d4
 8001544:	20004c00 	.word	0x20004c00

08001548 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800154c:	4b06      	ldr	r3, [pc, #24]	; (8001568 <SystemInit+0x20>)
 800154e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001552:	4a05      	ldr	r2, [pc, #20]	; (8001568 <SystemInit+0x20>)
 8001554:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001558:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800156c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001570:	480d      	ldr	r0, [pc, #52]	; (80015a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001572:	490e      	ldr	r1, [pc, #56]	; (80015ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001574:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001578:	e002      	b.n	8001580 <LoopCopyDataInit>

0800157a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800157a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800157c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800157e:	3304      	adds	r3, #4

08001580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001584:	d3f9      	bcc.n	800157a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001586:	4a0b      	ldr	r2, [pc, #44]	; (80015b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001588:	4c0b      	ldr	r4, [pc, #44]	; (80015b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800158a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800158c:	e001      	b.n	8001592 <LoopFillZerobss>

0800158e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800158e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001590:	3204      	adds	r2, #4

08001592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001594:	d3fb      	bcc.n	800158e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001596:	f7ff ffd7 	bl	8001548 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800159a:	f005 fa7d 	bl	8006a98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800159e:	f7ff fcc9 	bl	8000f34 <main>
  bx  lr    
 80015a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015a4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80015a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015ac:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80015b0:	08007660 	.word	0x08007660
  ldr r2, =_sbss
 80015b4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80015b8:	20004bfc 	.word	0x20004bfc

080015bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015bc:	e7fe      	b.n	80015bc <ADC_IRQHandler>
	...

080015c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015c4:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <HAL_Init+0x40>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a0d      	ldr	r2, [pc, #52]	; (8001600 <HAL_Init+0x40>)
 80015ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015d0:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <HAL_Init+0x40>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a0a      	ldr	r2, [pc, #40]	; (8001600 <HAL_Init+0x40>)
 80015d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <HAL_Init+0x40>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a07      	ldr	r2, [pc, #28]	; (8001600 <HAL_Init+0x40>)
 80015e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e8:	2003      	movs	r0, #3
 80015ea:	f000 f90d 	bl	8001808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ee:	200f      	movs	r0, #15
 80015f0:	f000 f808 	bl	8001604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f4:	f7ff fe92 	bl	800131c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40023c00 	.word	0x40023c00

08001604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800160c:	4b12      	ldr	r3, [pc, #72]	; (8001658 <HAL_InitTick+0x54>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <HAL_InitTick+0x58>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4619      	mov	r1, r3
 8001616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800161a:	fbb3 f3f1 	udiv	r3, r3, r1
 800161e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001622:	4618      	mov	r0, r3
 8001624:	f000 f917 	bl	8001856 <HAL_SYSTICK_Config>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e00e      	b.n	8001650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b0f      	cmp	r3, #15
 8001636:	d80a      	bhi.n	800164e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001638:	2200      	movs	r2, #0
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001640:	f000 f8ed 	bl	800181e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001644:	4a06      	ldr	r2, [pc, #24]	; (8001660 <HAL_InitTick+0x5c>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800164a:	2300      	movs	r3, #0
 800164c:	e000      	b.n	8001650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
}
 8001650:	4618      	mov	r0, r3
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000000 	.word	0x20000000
 800165c:	20000008 	.word	0x20000008
 8001660:	20000004 	.word	0x20000004

08001664 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001668:	4b06      	ldr	r3, [pc, #24]	; (8001684 <HAL_IncTick+0x20>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	461a      	mov	r2, r3
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <HAL_IncTick+0x24>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4413      	add	r3, r2
 8001674:	4a04      	ldr	r2, [pc, #16]	; (8001688 <HAL_IncTick+0x24>)
 8001676:	6013      	str	r3, [r2, #0]
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	20000008 	.word	0x20000008
 8001688:	200001d8 	.word	0x200001d8

0800168c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  return uwTick;
 8001690:	4b03      	ldr	r3, [pc, #12]	; (80016a0 <HAL_GetTick+0x14>)
 8001692:	681b      	ldr	r3, [r3, #0]
}
 8001694:	4618      	mov	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	200001d8 	.word	0x200001d8

080016a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <__NVIC_SetPriorityGrouping+0x44>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ba:	68ba      	ldr	r2, [r7, #8]
 80016bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016c0:	4013      	ands	r3, r2
 80016c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016d6:	4a04      	ldr	r2, [pc, #16]	; (80016e8 <__NVIC_SetPriorityGrouping+0x44>)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	60d3      	str	r3, [r2, #12]
}
 80016dc:	bf00      	nop
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	e000ed00 	.word	0xe000ed00

080016ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016f0:	4b04      	ldr	r3, [pc, #16]	; (8001704 <__NVIC_GetPriorityGrouping+0x18>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	0a1b      	lsrs	r3, r3, #8
 80016f6:	f003 0307 	and.w	r3, r3, #7
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	6039      	str	r1, [r7, #0]
 8001712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	2b00      	cmp	r3, #0
 800171a:	db0a      	blt.n	8001732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	490c      	ldr	r1, [pc, #48]	; (8001754 <__NVIC_SetPriority+0x4c>)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	0112      	lsls	r2, r2, #4
 8001728:	b2d2      	uxtb	r2, r2
 800172a:	440b      	add	r3, r1
 800172c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001730:	e00a      	b.n	8001748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4908      	ldr	r1, [pc, #32]	; (8001758 <__NVIC_SetPriority+0x50>)
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	f003 030f 	and.w	r3, r3, #15
 800173e:	3b04      	subs	r3, #4
 8001740:	0112      	lsls	r2, r2, #4
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	440b      	add	r3, r1
 8001746:	761a      	strb	r2, [r3, #24]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000e100 	.word	0xe000e100
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800175c:	b480      	push	{r7}
 800175e:	b089      	sub	sp, #36	; 0x24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f1c3 0307 	rsb	r3, r3, #7
 8001776:	2b04      	cmp	r3, #4
 8001778:	bf28      	it	cs
 800177a:	2304      	movcs	r3, #4
 800177c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	3304      	adds	r3, #4
 8001782:	2b06      	cmp	r3, #6
 8001784:	d902      	bls.n	800178c <NVIC_EncodePriority+0x30>
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3b03      	subs	r3, #3
 800178a:	e000      	b.n	800178e <NVIC_EncodePriority+0x32>
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001790:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43da      	mvns	r2, r3
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	401a      	ands	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	fa01 f303 	lsl.w	r3, r1, r3
 80017ae:	43d9      	mvns	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b4:	4313      	orrs	r3, r2
         );
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3724      	adds	r7, #36	; 0x24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017d4:	d301      	bcc.n	80017da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d6:	2301      	movs	r3, #1
 80017d8:	e00f      	b.n	80017fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017da:	4a0a      	ldr	r2, [pc, #40]	; (8001804 <SysTick_Config+0x40>)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3b01      	subs	r3, #1
 80017e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017e2:	210f      	movs	r1, #15
 80017e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017e8:	f7ff ff8e 	bl	8001708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <SysTick_Config+0x40>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017f2:	4b04      	ldr	r3, [pc, #16]	; (8001804 <SysTick_Config+0x40>)
 80017f4:	2207      	movs	r2, #7
 80017f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	e000e010 	.word	0xe000e010

08001808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ff47 	bl	80016a4 <__NVIC_SetPriorityGrouping>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
 800182a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001830:	f7ff ff5c 	bl	80016ec <__NVIC_GetPriorityGrouping>
 8001834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	68b9      	ldr	r1, [r7, #8]
 800183a:	6978      	ldr	r0, [r7, #20]
 800183c:	f7ff ff8e 	bl	800175c <NVIC_EncodePriority>
 8001840:	4602      	mov	r2, r0
 8001842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff5d 	bl	8001708 <__NVIC_SetPriority>
}
 800184e:	bf00      	nop
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff ffb0 	bl	80017c4 <SysTick_Config>
 8001864:	4603      	mov	r3, r0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001870:	b480      	push	{r7}
 8001872:	b089      	sub	sp, #36	; 0x24
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800187e:	2300      	movs	r3, #0
 8001880:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001882:	2300      	movs	r3, #0
 8001884:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
 800188a:	e159      	b.n	8001b40 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800188c:	2201      	movs	r2, #1
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	697a      	ldr	r2, [r7, #20]
 800189c:	4013      	ands	r3, r2
 800189e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	f040 8148 	bne.w	8001b3a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d005      	beq.n	80018c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d130      	bne.n	8001924 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	2203      	movs	r2, #3
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	68da      	ldr	r2, [r3, #12]
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f8:	2201      	movs	r2, #1
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4013      	ands	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	091b      	lsrs	r3, r3, #4
 800190e:	f003 0201 	and.w	r2, r3, #1
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4313      	orrs	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	2b03      	cmp	r3, #3
 800192e:	d017      	beq.n	8001960 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	2203      	movs	r2, #3
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4013      	ands	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4313      	orrs	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d123      	bne.n	80019b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	08da      	lsrs	r2, r3, #3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	3208      	adds	r2, #8
 8001974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001978:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	f003 0307 	and.w	r3, r3, #7
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	220f      	movs	r2, #15
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	691a      	ldr	r2, [r3, #16]
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	f003 0307 	and.w	r3, r3, #7
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	08da      	lsrs	r2, r3, #3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	3208      	adds	r2, #8
 80019ae:	69b9      	ldr	r1, [r7, #24]
 80019b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	2203      	movs	r2, #3
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	43db      	mvns	r3, r3
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4013      	ands	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f003 0203 	and.w	r2, r3, #3
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	f000 80a2 	beq.w	8001b3a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	4b57      	ldr	r3, [pc, #348]	; (8001b58 <HAL_GPIO_Init+0x2e8>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	4a56      	ldr	r2, [pc, #344]	; (8001b58 <HAL_GPIO_Init+0x2e8>)
 8001a00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a04:	6453      	str	r3, [r2, #68]	; 0x44
 8001a06:	4b54      	ldr	r3, [pc, #336]	; (8001b58 <HAL_GPIO_Init+0x2e8>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a12:	4a52      	ldr	r2, [pc, #328]	; (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	089b      	lsrs	r3, r3, #2
 8001a18:	3302      	adds	r3, #2
 8001a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	f003 0303 	and.w	r3, r3, #3
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	220f      	movs	r2, #15
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4013      	ands	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a49      	ldr	r2, [pc, #292]	; (8001b60 <HAL_GPIO_Init+0x2f0>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d019      	beq.n	8001a72 <HAL_GPIO_Init+0x202>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a48      	ldr	r2, [pc, #288]	; (8001b64 <HAL_GPIO_Init+0x2f4>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d013      	beq.n	8001a6e <HAL_GPIO_Init+0x1fe>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a47      	ldr	r2, [pc, #284]	; (8001b68 <HAL_GPIO_Init+0x2f8>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d00d      	beq.n	8001a6a <HAL_GPIO_Init+0x1fa>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a46      	ldr	r2, [pc, #280]	; (8001b6c <HAL_GPIO_Init+0x2fc>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d007      	beq.n	8001a66 <HAL_GPIO_Init+0x1f6>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a45      	ldr	r2, [pc, #276]	; (8001b70 <HAL_GPIO_Init+0x300>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d101      	bne.n	8001a62 <HAL_GPIO_Init+0x1f2>
 8001a5e:	2304      	movs	r3, #4
 8001a60:	e008      	b.n	8001a74 <HAL_GPIO_Init+0x204>
 8001a62:	2307      	movs	r3, #7
 8001a64:	e006      	b.n	8001a74 <HAL_GPIO_Init+0x204>
 8001a66:	2303      	movs	r3, #3
 8001a68:	e004      	b.n	8001a74 <HAL_GPIO_Init+0x204>
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	e002      	b.n	8001a74 <HAL_GPIO_Init+0x204>
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e000      	b.n	8001a74 <HAL_GPIO_Init+0x204>
 8001a72:	2300      	movs	r3, #0
 8001a74:	69fa      	ldr	r2, [r7, #28]
 8001a76:	f002 0203 	and.w	r2, r2, #3
 8001a7a:	0092      	lsls	r2, r2, #2
 8001a7c:	4093      	lsls	r3, r2
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a84:	4935      	ldr	r1, [pc, #212]	; (8001b5c <HAL_GPIO_Init+0x2ec>)
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	089b      	lsrs	r3, r3, #2
 8001a8a:	3302      	adds	r3, #2
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a92:	4b38      	ldr	r3, [pc, #224]	; (8001b74 <HAL_GPIO_Init+0x304>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ab6:	4a2f      	ldr	r2, [pc, #188]	; (8001b74 <HAL_GPIO_Init+0x304>)
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001abc:	4b2d      	ldr	r3, [pc, #180]	; (8001b74 <HAL_GPIO_Init+0x304>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ae0:	4a24      	ldr	r2, [pc, #144]	; (8001b74 <HAL_GPIO_Init+0x304>)
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ae6:	4b23      	ldr	r3, [pc, #140]	; (8001b74 <HAL_GPIO_Init+0x304>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	43db      	mvns	r3, r3
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	4013      	ands	r3, r2
 8001af4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b0a:	4a1a      	ldr	r2, [pc, #104]	; (8001b74 <HAL_GPIO_Init+0x304>)
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b10:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <HAL_GPIO_Init+0x304>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d003      	beq.n	8001b34 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b34:	4a0f      	ldr	r2, [pc, #60]	; (8001b74 <HAL_GPIO_Init+0x304>)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	61fb      	str	r3, [r7, #28]
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	2b0f      	cmp	r3, #15
 8001b44:	f67f aea2 	bls.w	800188c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b48:	bf00      	nop
 8001b4a:	bf00      	nop
 8001b4c:	3724      	adds	r7, #36	; 0x24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40013800 	.word	0x40013800
 8001b60:	40020000 	.word	0x40020000
 8001b64:	40020400 	.word	0x40020400
 8001b68:	40020800 	.word	0x40020800
 8001b6c:	40020c00 	.word	0x40020c00
 8001b70:	40021000 	.word	0x40021000
 8001b74:	40013c00 	.word	0x40013c00

08001b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	807b      	strh	r3, [r7, #2]
 8001b84:	4613      	mov	r3, r2
 8001b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b88:	787b      	ldrb	r3, [r7, #1]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b8e:	887a      	ldrh	r2, [r7, #2]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b94:	e003      	b.n	8001b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b96:	887b      	ldrh	r3, [r7, #2]
 8001b98:	041a      	lsls	r2, r3, #16
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	619a      	str	r2, [r3, #24]
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
	...

08001bac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e12b      	b.n	8001e16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d106      	bne.n	8001bd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff fbce 	bl	8001374 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2224      	movs	r2, #36	; 0x24
 8001bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 0201 	bic.w	r2, r2, #1
 8001bee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001bfe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c10:	f001 fbbc 	bl	800338c <HAL_RCC_GetPCLK1Freq>
 8001c14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	4a81      	ldr	r2, [pc, #516]	; (8001e20 <HAL_I2C_Init+0x274>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d807      	bhi.n	8001c30 <HAL_I2C_Init+0x84>
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4a80      	ldr	r2, [pc, #512]	; (8001e24 <HAL_I2C_Init+0x278>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	bf94      	ite	ls
 8001c28:	2301      	movls	r3, #1
 8001c2a:	2300      	movhi	r3, #0
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	e006      	b.n	8001c3e <HAL_I2C_Init+0x92>
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4a7d      	ldr	r2, [pc, #500]	; (8001e28 <HAL_I2C_Init+0x27c>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	bf94      	ite	ls
 8001c38:	2301      	movls	r3, #1
 8001c3a:	2300      	movhi	r3, #0
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e0e7      	b.n	8001e16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	4a78      	ldr	r2, [pc, #480]	; (8001e2c <HAL_I2C_Init+0x280>)
 8001c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4e:	0c9b      	lsrs	r3, r3, #18
 8001c50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	68ba      	ldr	r2, [r7, #8]
 8001c62:	430a      	orrs	r2, r1
 8001c64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	6a1b      	ldr	r3, [r3, #32]
 8001c6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	4a6a      	ldr	r2, [pc, #424]	; (8001e20 <HAL_I2C_Init+0x274>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d802      	bhi.n	8001c80 <HAL_I2C_Init+0xd4>
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	e009      	b.n	8001c94 <HAL_I2C_Init+0xe8>
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001c86:	fb02 f303 	mul.w	r3, r2, r3
 8001c8a:	4a69      	ldr	r2, [pc, #420]	; (8001e30 <HAL_I2C_Init+0x284>)
 8001c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c90:	099b      	lsrs	r3, r3, #6
 8001c92:	3301      	adds	r3, #1
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	6812      	ldr	r2, [r2, #0]
 8001c98:	430b      	orrs	r3, r1
 8001c9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001ca6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	495c      	ldr	r1, [pc, #368]	; (8001e20 <HAL_I2C_Init+0x274>)
 8001cb0:	428b      	cmp	r3, r1
 8001cb2:	d819      	bhi.n	8001ce8 <HAL_I2C_Init+0x13c>
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	1e59      	subs	r1, r3, #1
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cc2:	1c59      	adds	r1, r3, #1
 8001cc4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001cc8:	400b      	ands	r3, r1
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00a      	beq.n	8001ce4 <HAL_I2C_Init+0x138>
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	1e59      	subs	r1, r3, #1
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cdc:	3301      	adds	r3, #1
 8001cde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ce2:	e051      	b.n	8001d88 <HAL_I2C_Init+0x1dc>
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	e04f      	b.n	8001d88 <HAL_I2C_Init+0x1dc>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d111      	bne.n	8001d14 <HAL_I2C_Init+0x168>
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	1e58      	subs	r0, r3, #1
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6859      	ldr	r1, [r3, #4]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	440b      	add	r3, r1
 8001cfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d02:	3301      	adds	r3, #1
 8001d04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	bf0c      	ite	eq
 8001d0c:	2301      	moveq	r3, #1
 8001d0e:	2300      	movne	r3, #0
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	e012      	b.n	8001d3a <HAL_I2C_Init+0x18e>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	1e58      	subs	r0, r3, #1
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6859      	ldr	r1, [r3, #4]
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	440b      	add	r3, r1
 8001d22:	0099      	lsls	r1, r3, #2
 8001d24:	440b      	add	r3, r1
 8001d26:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	bf0c      	ite	eq
 8001d34:	2301      	moveq	r3, #1
 8001d36:	2300      	movne	r3, #0
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_I2C_Init+0x196>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e022      	b.n	8001d88 <HAL_I2C_Init+0x1dc>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10e      	bne.n	8001d68 <HAL_I2C_Init+0x1bc>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1e58      	subs	r0, r3, #1
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6859      	ldr	r1, [r3, #4]
 8001d52:	460b      	mov	r3, r1
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	440b      	add	r3, r1
 8001d58:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d66:	e00f      	b.n	8001d88 <HAL_I2C_Init+0x1dc>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	1e58      	subs	r0, r3, #1
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6859      	ldr	r1, [r3, #4]
 8001d70:	460b      	mov	r3, r1
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	0099      	lsls	r1, r3, #2
 8001d78:	440b      	add	r3, r1
 8001d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d7e:	3301      	adds	r3, #1
 8001d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d88:	6879      	ldr	r1, [r7, #4]
 8001d8a:	6809      	ldr	r1, [r1, #0]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	69da      	ldr	r2, [r3, #28]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a1b      	ldr	r3, [r3, #32]
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	430a      	orrs	r2, r1
 8001daa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001db6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6911      	ldr	r1, [r2, #16]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	68d2      	ldr	r2, [r2, #12]
 8001dc2:	4311      	orrs	r1, r2
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	6812      	ldr	r2, [r2, #0]
 8001dc8:	430b      	orrs	r3, r1
 8001dca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	695a      	ldr	r2, [r3, #20]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	431a      	orrs	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 0201 	orr.w	r2, r2, #1
 8001df6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2220      	movs	r2, #32
 8001e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	000186a0 	.word	0x000186a0
 8001e24:	001e847f 	.word	0x001e847f
 8001e28:	003d08ff 	.word	0x003d08ff
 8001e2c:	431bde83 	.word	0x431bde83
 8001e30:	10624dd3 	.word	0x10624dd3

08001e34 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af02      	add	r7, sp, #8
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	4608      	mov	r0, r1
 8001e3e:	4611      	mov	r1, r2
 8001e40:	461a      	mov	r2, r3
 8001e42:	4603      	mov	r3, r0
 8001e44:	817b      	strh	r3, [r7, #10]
 8001e46:	460b      	mov	r3, r1
 8001e48:	813b      	strh	r3, [r7, #8]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e4e:	f7ff fc1d 	bl	800168c <HAL_GetTick>
 8001e52:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	2b20      	cmp	r3, #32
 8001e5e:	f040 80d9 	bne.w	8002014 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	9300      	str	r3, [sp, #0]
 8001e66:	2319      	movs	r3, #25
 8001e68:	2201      	movs	r2, #1
 8001e6a:	496d      	ldr	r1, [pc, #436]	; (8002020 <HAL_I2C_Mem_Write+0x1ec>)
 8001e6c:	68f8      	ldr	r0, [r7, #12]
 8001e6e:	f000 fc7f 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e0cc      	b.n	8002016 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d101      	bne.n	8001e8a <HAL_I2C_Mem_Write+0x56>
 8001e86:	2302      	movs	r3, #2
 8001e88:	e0c5      	b.n	8002016 <HAL_I2C_Mem_Write+0x1e2>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d007      	beq.n	8001eb0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0201 	orr.w	r2, r2, #1
 8001eae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ebe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2221      	movs	r2, #33	; 0x21
 8001ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2240      	movs	r2, #64	; 0x40
 8001ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6a3a      	ldr	r2, [r7, #32]
 8001eda:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ee0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4a4d      	ldr	r2, [pc, #308]	; (8002024 <HAL_I2C_Mem_Write+0x1f0>)
 8001ef0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ef2:	88f8      	ldrh	r0, [r7, #6]
 8001ef4:	893a      	ldrh	r2, [r7, #8]
 8001ef6:	8979      	ldrh	r1, [r7, #10]
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	9301      	str	r3, [sp, #4]
 8001efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001efe:	9300      	str	r3, [sp, #0]
 8001f00:	4603      	mov	r3, r0
 8001f02:	68f8      	ldr	r0, [r7, #12]
 8001f04:	f000 fab6 	bl	8002474 <I2C_RequestMemoryWrite>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d052      	beq.n	8001fb4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e081      	b.n	8002016 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f12:	697a      	ldr	r2, [r7, #20]
 8001f14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f16:	68f8      	ldr	r0, [r7, #12]
 8001f18:	f000 fd00 	bl	800291c <I2C_WaitOnTXEFlagUntilTimeout>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00d      	beq.n	8001f3e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	d107      	bne.n	8001f3a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e06b      	b.n	8002016 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f42:	781a      	ldrb	r2, [r3, #0]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4e:	1c5a      	adds	r2, r3, #1
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	3b01      	subs	r3, #1
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	695b      	ldr	r3, [r3, #20]
 8001f74:	f003 0304 	and.w	r3, r3, #4
 8001f78:	2b04      	cmp	r3, #4
 8001f7a:	d11b      	bne.n	8001fb4 <HAL_I2C_Mem_Write+0x180>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d017      	beq.n	8001fb4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f88:	781a      	ldrb	r2, [r3, #0]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f94:	1c5a      	adds	r2, r3, #1
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	3b01      	subs	r3, #1
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1aa      	bne.n	8001f12 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f000 fcec 	bl	800299e <I2C_WaitOnBTFFlagUntilTimeout>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00d      	beq.n	8001fe8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	2b04      	cmp	r3, #4
 8001fd2:	d107      	bne.n	8001fe4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fe2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e016      	b.n	8002016 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2220      	movs	r2, #32
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	e000      	b.n	8002016 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002014:	2302      	movs	r3, #2
  }
}
 8002016:	4618      	mov	r0, r3
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	00100002 	.word	0x00100002
 8002024:	ffff0000 	.word	0xffff0000

08002028 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08c      	sub	sp, #48	; 0x30
 800202c:	af02      	add	r7, sp, #8
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	4608      	mov	r0, r1
 8002032:	4611      	mov	r1, r2
 8002034:	461a      	mov	r2, r3
 8002036:	4603      	mov	r3, r0
 8002038:	817b      	strh	r3, [r7, #10]
 800203a:	460b      	mov	r3, r1
 800203c:	813b      	strh	r3, [r7, #8]
 800203e:	4613      	mov	r3, r2
 8002040:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002042:	f7ff fb23 	bl	800168c <HAL_GetTick>
 8002046:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b20      	cmp	r3, #32
 8002052:	f040 8208 	bne.w	8002466 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	2319      	movs	r3, #25
 800205c:	2201      	movs	r2, #1
 800205e:	497b      	ldr	r1, [pc, #492]	; (800224c <HAL_I2C_Mem_Read+0x224>)
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f000 fb85 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800206c:	2302      	movs	r3, #2
 800206e:	e1fb      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002076:	2b01      	cmp	r3, #1
 8002078:	d101      	bne.n	800207e <HAL_I2C_Mem_Read+0x56>
 800207a:	2302      	movs	r3, #2
 800207c:	e1f4      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2201      	movs	r2, #1
 8002082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b01      	cmp	r3, #1
 8002092:	d007      	beq.n	80020a4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f042 0201 	orr.w	r2, r2, #1
 80020a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2222      	movs	r2, #34	; 0x22
 80020b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2240      	movs	r2, #64	; 0x40
 80020c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80020d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020da:	b29a      	uxth	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	4a5b      	ldr	r2, [pc, #364]	; (8002250 <HAL_I2C_Mem_Read+0x228>)
 80020e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80020e6:	88f8      	ldrh	r0, [r7, #6]
 80020e8:	893a      	ldrh	r2, [r7, #8]
 80020ea:	8979      	ldrh	r1, [r7, #10]
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	9301      	str	r3, [sp, #4]
 80020f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	4603      	mov	r3, r0
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f000 fa52 	bl	80025a0 <I2C_RequestMemoryRead>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e1b0      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800210a:	2b00      	cmp	r3, #0
 800210c:	d113      	bne.n	8002136 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800210e:	2300      	movs	r3, #0
 8002110:	623b      	str	r3, [r7, #32]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	695b      	ldr	r3, [r3, #20]
 8002118:	623b      	str	r3, [r7, #32]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	699b      	ldr	r3, [r3, #24]
 8002120:	623b      	str	r3, [r7, #32]
 8002122:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	e184      	b.n	8002440 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800213a:	2b01      	cmp	r3, #1
 800213c:	d11b      	bne.n	8002176 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800214c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	695b      	ldr	r3, [r3, #20]
 8002158:	61fb      	str	r3, [r7, #28]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	61fb      	str	r3, [r7, #28]
 8002162:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	e164      	b.n	8002440 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217a:	2b02      	cmp	r3, #2
 800217c:	d11b      	bne.n	80021b6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800218c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800219c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	695b      	ldr	r3, [r3, #20]
 80021a8:	61bb      	str	r3, [r7, #24]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	61bb      	str	r3, [r7, #24]
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	e144      	b.n	8002440 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	695b      	ldr	r3, [r3, #20]
 80021c0:	617b      	str	r3, [r7, #20]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80021cc:	e138      	b.n	8002440 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d2:	2b03      	cmp	r3, #3
 80021d4:	f200 80f1 	bhi.w	80023ba <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d123      	bne.n	8002228 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80021e4:	68f8      	ldr	r0, [r7, #12]
 80021e6:	f000 fc1b 	bl	8002a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e139      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	691a      	ldr	r2, [r3, #16]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002206:	1c5a      	adds	r2, r3, #1
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002210:	3b01      	subs	r3, #1
 8002212:	b29a      	uxth	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800221c:	b29b      	uxth	r3, r3
 800221e:	3b01      	subs	r3, #1
 8002220:	b29a      	uxth	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002226:	e10b      	b.n	8002440 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800222c:	2b02      	cmp	r3, #2
 800222e:	d14e      	bne.n	80022ce <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002236:	2200      	movs	r2, #0
 8002238:	4906      	ldr	r1, [pc, #24]	; (8002254 <HAL_I2C_Mem_Read+0x22c>)
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f000 fa98 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d008      	beq.n	8002258 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e10e      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
 800224a:	bf00      	nop
 800224c:	00100002 	.word	0x00100002
 8002250:	ffff0000 	.word	0xffff0000
 8002254:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002266:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	691a      	ldr	r2, [r3, #16]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002284:	3b01      	subs	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002290:	b29b      	uxth	r3, r3
 8002292:	3b01      	subs	r3, #1
 8002294:	b29a      	uxth	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ac:	1c5a      	adds	r2, r3, #1
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022b6:	3b01      	subs	r3, #1
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	3b01      	subs	r3, #1
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80022cc:	e0b8      	b.n	8002440 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022d4:	2200      	movs	r2, #0
 80022d6:	4966      	ldr	r1, [pc, #408]	; (8002470 <HAL_I2C_Mem_Read+0x448>)
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f000 fa49 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e0bf      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	691a      	ldr	r2, [r3, #16]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230a:	1c5a      	adds	r2, r3, #1
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002314:	3b01      	subs	r3, #1
 8002316:	b29a      	uxth	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002320:	b29b      	uxth	r3, r3
 8002322:	3b01      	subs	r3, #1
 8002324:	b29a      	uxth	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800232a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002330:	2200      	movs	r2, #0
 8002332:	494f      	ldr	r1, [pc, #316]	; (8002470 <HAL_I2C_Mem_Read+0x448>)
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 fa1b 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e091      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002352:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	691a      	ldr	r2, [r3, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002366:	1c5a      	adds	r2, r3, #1
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002370:	3b01      	subs	r3, #1
 8002372:	b29a      	uxth	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800237c:	b29b      	uxth	r3, r3
 800237e:	3b01      	subs	r3, #1
 8002380:	b29a      	uxth	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	691a      	ldr	r2, [r3, #16]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002398:	1c5a      	adds	r2, r3, #1
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023a2:	3b01      	subs	r3, #1
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	3b01      	subs	r3, #1
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023b8:	e042      	b.n	8002440 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023bc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 fb2e 	bl	8002a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e04c      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	691a      	ldr	r2, [r3, #16]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e0:	1c5a      	adds	r2, r3, #1
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ea:	3b01      	subs	r3, #1
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	3b01      	subs	r3, #1
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b04      	cmp	r3, #4
 800240c:	d118      	bne.n	8002440 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	691a      	ldr	r2, [r3, #16]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002418:	b2d2      	uxtb	r2, r2
 800241a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002420:	1c5a      	adds	r2, r3, #1
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800242a:	3b01      	subs	r3, #1
 800242c:	b29a      	uxth	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002436:	b29b      	uxth	r3, r3
 8002438:	3b01      	subs	r3, #1
 800243a:	b29a      	uxth	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002444:	2b00      	cmp	r3, #0
 8002446:	f47f aec2 	bne.w	80021ce <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2220      	movs	r2, #32
 800244e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002462:	2300      	movs	r3, #0
 8002464:	e000      	b.n	8002468 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002466:	2302      	movs	r3, #2
  }
}
 8002468:	4618      	mov	r0, r3
 800246a:	3728      	adds	r7, #40	; 0x28
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	00010004 	.word	0x00010004

08002474 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b088      	sub	sp, #32
 8002478:	af02      	add	r7, sp, #8
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	4608      	mov	r0, r1
 800247e:	4611      	mov	r1, r2
 8002480:	461a      	mov	r2, r3
 8002482:	4603      	mov	r3, r0
 8002484:	817b      	strh	r3, [r7, #10]
 8002486:	460b      	mov	r3, r1
 8002488:	813b      	strh	r3, [r7, #8]
 800248a:	4613      	mov	r3, r2
 800248c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800249c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	6a3b      	ldr	r3, [r7, #32]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 f960 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d00d      	beq.n	80024d2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024c4:	d103      	bne.n	80024ce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e05f      	b.n	8002592 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024d2:	897b      	ldrh	r3, [r7, #10]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	461a      	mov	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80024e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	6a3a      	ldr	r2, [r7, #32]
 80024e6:	492d      	ldr	r1, [pc, #180]	; (800259c <I2C_RequestMemoryWrite+0x128>)
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 f998 	bl	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e04c      	b.n	8002592 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	617b      	str	r3, [r7, #20]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800250e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002510:	6a39      	ldr	r1, [r7, #32]
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f000 fa02 	bl	800291c <I2C_WaitOnTXEFlagUntilTimeout>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00d      	beq.n	800253a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	2b04      	cmp	r3, #4
 8002524:	d107      	bne.n	8002536 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002534:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e02b      	b.n	8002592 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800253a:	88fb      	ldrh	r3, [r7, #6]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d105      	bne.n	800254c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002540:	893b      	ldrh	r3, [r7, #8]
 8002542:	b2da      	uxtb	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	611a      	str	r2, [r3, #16]
 800254a:	e021      	b.n	8002590 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800254c:	893b      	ldrh	r3, [r7, #8]
 800254e:	0a1b      	lsrs	r3, r3, #8
 8002550:	b29b      	uxth	r3, r3
 8002552:	b2da      	uxtb	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800255a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800255c:	6a39      	ldr	r1, [r7, #32]
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	f000 f9dc 	bl	800291c <I2C_WaitOnTXEFlagUntilTimeout>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00d      	beq.n	8002586 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	2b04      	cmp	r3, #4
 8002570:	d107      	bne.n	8002582 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002580:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e005      	b.n	8002592 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002586:	893b      	ldrh	r3, [r7, #8]
 8002588:	b2da      	uxtb	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	00010002 	.word	0x00010002

080025a0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af02      	add	r7, sp, #8
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	4608      	mov	r0, r1
 80025aa:	4611      	mov	r1, r2
 80025ac:	461a      	mov	r2, r3
 80025ae:	4603      	mov	r3, r0
 80025b0:	817b      	strh	r3, [r7, #10]
 80025b2:	460b      	mov	r3, r1
 80025b4:	813b      	strh	r3, [r7, #8]
 80025b6:	4613      	mov	r3, r2
 80025b8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025c8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	6a3b      	ldr	r3, [r7, #32]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f8c2 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00d      	beq.n	800260e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002600:	d103      	bne.n	800260a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002608:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e0aa      	b.n	8002764 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800260e:	897b      	ldrh	r3, [r7, #10]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	461a      	mov	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800261c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800261e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002620:	6a3a      	ldr	r2, [r7, #32]
 8002622:	4952      	ldr	r1, [pc, #328]	; (800276c <I2C_RequestMemoryRead+0x1cc>)
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 f8fa 	bl	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e097      	b.n	8002764 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	617b      	str	r3, [r7, #20]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	617b      	str	r3, [r7, #20]
 8002648:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800264a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800264c:	6a39      	ldr	r1, [r7, #32]
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f000 f964 	bl	800291c <I2C_WaitOnTXEFlagUntilTimeout>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00d      	beq.n	8002676 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	2b04      	cmp	r3, #4
 8002660:	d107      	bne.n	8002672 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002670:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e076      	b.n	8002764 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002676:	88fb      	ldrh	r3, [r7, #6]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d105      	bne.n	8002688 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800267c:	893b      	ldrh	r3, [r7, #8]
 800267e:	b2da      	uxtb	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	611a      	str	r2, [r3, #16]
 8002686:	e021      	b.n	80026cc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002688:	893b      	ldrh	r3, [r7, #8]
 800268a:	0a1b      	lsrs	r3, r3, #8
 800268c:	b29b      	uxth	r3, r3
 800268e:	b2da      	uxtb	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002698:	6a39      	ldr	r1, [r7, #32]
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 f93e 	bl	800291c <I2C_WaitOnTXEFlagUntilTimeout>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00d      	beq.n	80026c2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	d107      	bne.n	80026be <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e050      	b.n	8002764 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80026c2:	893b      	ldrh	r3, [r7, #8]
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ce:	6a39      	ldr	r1, [r7, #32]
 80026d0:	68f8      	ldr	r0, [r7, #12]
 80026d2:	f000 f923 	bl	800291c <I2C_WaitOnTXEFlagUntilTimeout>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d00d      	beq.n	80026f8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	2b04      	cmp	r3, #4
 80026e2:	d107      	bne.n	80026f4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026f2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e035      	b.n	8002764 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002706:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	6a3b      	ldr	r3, [r7, #32]
 800270e:	2200      	movs	r2, #0
 8002710:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f000 f82b 	bl	8002770 <I2C_WaitOnFlagUntilTimeout>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00d      	beq.n	800273c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800272a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800272e:	d103      	bne.n	8002738 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002736:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e013      	b.n	8002764 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800273c:	897b      	ldrh	r3, [r7, #10]
 800273e:	b2db      	uxtb	r3, r3
 8002740:	f043 0301 	orr.w	r3, r3, #1
 8002744:	b2da      	uxtb	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800274c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274e:	6a3a      	ldr	r2, [r7, #32]
 8002750:	4906      	ldr	r1, [pc, #24]	; (800276c <I2C_RequestMemoryRead+0x1cc>)
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f863 	bl	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	00010002 	.word	0x00010002

08002770 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	4613      	mov	r3, r2
 800277e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002780:	e025      	b.n	80027ce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002788:	d021      	beq.n	80027ce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800278a:	f7fe ff7f 	bl	800168c <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d302      	bcc.n	80027a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d116      	bne.n	80027ce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2220      	movs	r2, #32
 80027aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	f043 0220 	orr.w	r2, r3, #32
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e023      	b.n	8002816 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	0c1b      	lsrs	r3, r3, #16
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d10d      	bne.n	80027f4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	43da      	mvns	r2, r3
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	4013      	ands	r3, r2
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	bf0c      	ite	eq
 80027ea:	2301      	moveq	r3, #1
 80027ec:	2300      	movne	r3, #0
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	461a      	mov	r2, r3
 80027f2:	e00c      	b.n	800280e <I2C_WaitOnFlagUntilTimeout+0x9e>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	43da      	mvns	r2, r3
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	4013      	ands	r3, r2
 8002800:	b29b      	uxth	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	bf0c      	ite	eq
 8002806:	2301      	moveq	r3, #1
 8002808:	2300      	movne	r3, #0
 800280a:	b2db      	uxtb	r3, r3
 800280c:	461a      	mov	r2, r3
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	429a      	cmp	r2, r3
 8002812:	d0b6      	beq.n	8002782 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b084      	sub	sp, #16
 8002822:	af00      	add	r7, sp, #0
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
 800282a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800282c:	e051      	b.n	80028d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002838:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800283c:	d123      	bne.n	8002886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800284c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002856:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2220      	movs	r2, #32
 8002862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	f043 0204 	orr.w	r2, r3, #4
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e046      	b.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800288c:	d021      	beq.n	80028d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800288e:	f7fe fefd 	bl	800168c <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	429a      	cmp	r2, r3
 800289c:	d302      	bcc.n	80028a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d116      	bne.n	80028d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2220      	movs	r2, #32
 80028ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	f043 0220 	orr.w	r2, r3, #32
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e020      	b.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	0c1b      	lsrs	r3, r3, #16
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d10c      	bne.n	80028f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	43da      	mvns	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	4013      	ands	r3, r2
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	bf14      	ite	ne
 80028ee:	2301      	movne	r3, #1
 80028f0:	2300      	moveq	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	e00b      	b.n	800290e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	43da      	mvns	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	4013      	ands	r3, r2
 8002902:	b29b      	uxth	r3, r3
 8002904:	2b00      	cmp	r3, #0
 8002906:	bf14      	ite	ne
 8002908:	2301      	movne	r3, #1
 800290a:	2300      	moveq	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	d18d      	bne.n	800282e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002928:	e02d      	b.n	8002986 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	f000 f8ce 	bl	8002acc <I2C_IsAcknowledgeFailed>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e02d      	b.n	8002996 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002940:	d021      	beq.n	8002986 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002942:	f7fe fea3 	bl	800168c <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	429a      	cmp	r2, r3
 8002950:	d302      	bcc.n	8002958 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d116      	bne.n	8002986 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2220      	movs	r2, #32
 8002962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	f043 0220 	orr.w	r2, r3, #32
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e007      	b.n	8002996 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002990:	2b80      	cmp	r3, #128	; 0x80
 8002992:	d1ca      	bne.n	800292a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b084      	sub	sp, #16
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029aa:	e02d      	b.n	8002a08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f000 f88d 	bl	8002acc <I2C_IsAcknowledgeFailed>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e02d      	b.n	8002a18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029c2:	d021      	beq.n	8002a08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c4:	f7fe fe62 	bl	800168c <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d302      	bcc.n	80029da <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d116      	bne.n	8002a08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2220      	movs	r2, #32
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f043 0220 	orr.w	r2, r3, #32
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e007      	b.n	8002a18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d1ca      	bne.n	80029ac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3710      	adds	r7, #16
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a2c:	e042      	b.n	8002ab4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	f003 0310 	and.w	r3, r3, #16
 8002a38:	2b10      	cmp	r3, #16
 8002a3a:	d119      	bne.n	8002a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f06f 0210 	mvn.w	r2, #16
 8002a44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e029      	b.n	8002ac4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a70:	f7fe fe0c 	bl	800168c <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d302      	bcc.n	8002a86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d116      	bne.n	8002ab4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	f043 0220 	orr.w	r2, r3, #32
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e007      	b.n	8002ac4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002abe:	2b40      	cmp	r3, #64	; 0x40
 8002ac0:	d1b5      	bne.n	8002a2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ade:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ae2:	d11b      	bne.n	8002b1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002aec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b08:	f043 0204 	orr.w	r2, r3, #4
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e000      	b.n	8002b1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e267      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d075      	beq.n	8002c36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b4a:	4b88      	ldr	r3, [pc, #544]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f003 030c 	and.w	r3, r3, #12
 8002b52:	2b04      	cmp	r3, #4
 8002b54:	d00c      	beq.n	8002b70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b56:	4b85      	ldr	r3, [pc, #532]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d112      	bne.n	8002b88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b62:	4b82      	ldr	r3, [pc, #520]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b6e:	d10b      	bne.n	8002b88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b70:	4b7e      	ldr	r3, [pc, #504]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d05b      	beq.n	8002c34 <HAL_RCC_OscConfig+0x108>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d157      	bne.n	8002c34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e242      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b90:	d106      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x74>
 8002b92:	4b76      	ldr	r3, [pc, #472]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a75      	ldr	r2, [pc, #468]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	e01d      	b.n	8002bdc <HAL_RCC_OscConfig+0xb0>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ba8:	d10c      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x98>
 8002baa:	4b70      	ldr	r3, [pc, #448]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a6f      	ldr	r2, [pc, #444]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bb4:	6013      	str	r3, [r2, #0]
 8002bb6:	4b6d      	ldr	r3, [pc, #436]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a6c      	ldr	r2, [pc, #432]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002bbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	e00b      	b.n	8002bdc <HAL_RCC_OscConfig+0xb0>
 8002bc4:	4b69      	ldr	r3, [pc, #420]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a68      	ldr	r2, [pc, #416]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bce:	6013      	str	r3, [r2, #0]
 8002bd0:	4b66      	ldr	r3, [pc, #408]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a65      	ldr	r2, [pc, #404]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d013      	beq.n	8002c0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be4:	f7fe fd52 	bl	800168c <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bec:	f7fe fd4e 	bl	800168c <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b64      	cmp	r3, #100	; 0x64
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e207      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bfe:	4b5b      	ldr	r3, [pc, #364]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0f0      	beq.n	8002bec <HAL_RCC_OscConfig+0xc0>
 8002c0a:	e014      	b.n	8002c36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0c:	f7fe fd3e 	bl	800168c <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c14:	f7fe fd3a 	bl	800168c <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b64      	cmp	r3, #100	; 0x64
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e1f3      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c26:	4b51      	ldr	r3, [pc, #324]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0xe8>
 8002c32:	e000      	b.n	8002c36 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d063      	beq.n	8002d0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c42:	4b4a      	ldr	r3, [pc, #296]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f003 030c 	and.w	r3, r3, #12
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00b      	beq.n	8002c66 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c4e:	4b47      	ldr	r3, [pc, #284]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d11c      	bne.n	8002c94 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c5a:	4b44      	ldr	r3, [pc, #272]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d116      	bne.n	8002c94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c66:	4b41      	ldr	r3, [pc, #260]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d005      	beq.n	8002c7e <HAL_RCC_OscConfig+0x152>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d001      	beq.n	8002c7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e1c7      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7e:	4b3b      	ldr	r3, [pc, #236]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	4937      	ldr	r1, [pc, #220]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c92:	e03a      	b.n	8002d0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d020      	beq.n	8002cde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c9c:	4b34      	ldr	r3, [pc, #208]	; (8002d70 <HAL_RCC_OscConfig+0x244>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca2:	f7fe fcf3 	bl	800168c <HAL_GetTick>
 8002ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca8:	e008      	b.n	8002cbc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002caa:	f7fe fcef 	bl	800168c <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e1a8      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cbc:	4b2b      	ldr	r3, [pc, #172]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0f0      	beq.n	8002caa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc8:	4b28      	ldr	r3, [pc, #160]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	4925      	ldr	r1, [pc, #148]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	600b      	str	r3, [r1, #0]
 8002cdc:	e015      	b.n	8002d0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cde:	4b24      	ldr	r3, [pc, #144]	; (8002d70 <HAL_RCC_OscConfig+0x244>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce4:	f7fe fcd2 	bl	800168c <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cec:	f7fe fcce 	bl	800168c <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e187      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cfe:	4b1b      	ldr	r3, [pc, #108]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1f0      	bne.n	8002cec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d036      	beq.n	8002d84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d016      	beq.n	8002d4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d1e:	4b15      	ldr	r3, [pc, #84]	; (8002d74 <HAL_RCC_OscConfig+0x248>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d24:	f7fe fcb2 	bl	800168c <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d2a:	e008      	b.n	8002d3e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d2c:	f7fe fcae 	bl	800168c <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e167      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d3e:	4b0b      	ldr	r3, [pc, #44]	; (8002d6c <HAL_RCC_OscConfig+0x240>)
 8002d40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0f0      	beq.n	8002d2c <HAL_RCC_OscConfig+0x200>
 8002d4a:	e01b      	b.n	8002d84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d4c:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <HAL_RCC_OscConfig+0x248>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d52:	f7fe fc9b 	bl	800168c <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d58:	e00e      	b.n	8002d78 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d5a:	f7fe fc97 	bl	800168c <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d907      	bls.n	8002d78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e150      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	42470000 	.word	0x42470000
 8002d74:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d78:	4b88      	ldr	r3, [pc, #544]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002d7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1ea      	bne.n	8002d5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 8097 	beq.w	8002ec0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d92:	2300      	movs	r3, #0
 8002d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d96:	4b81      	ldr	r3, [pc, #516]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10f      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	60bb      	str	r3, [r7, #8]
 8002da6:	4b7d      	ldr	r3, [pc, #500]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	4a7c      	ldr	r2, [pc, #496]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db0:	6413      	str	r3, [r2, #64]	; 0x40
 8002db2:	4b7a      	ldr	r3, [pc, #488]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dba:	60bb      	str	r3, [r7, #8]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc2:	4b77      	ldr	r3, [pc, #476]	; (8002fa0 <HAL_RCC_OscConfig+0x474>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d118      	bne.n	8002e00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dce:	4b74      	ldr	r3, [pc, #464]	; (8002fa0 <HAL_RCC_OscConfig+0x474>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a73      	ldr	r2, [pc, #460]	; (8002fa0 <HAL_RCC_OscConfig+0x474>)
 8002dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dda:	f7fe fc57 	bl	800168c <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de2:	f7fe fc53 	bl	800168c <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e10c      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df4:	4b6a      	ldr	r3, [pc, #424]	; (8002fa0 <HAL_RCC_OscConfig+0x474>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d106      	bne.n	8002e16 <HAL_RCC_OscConfig+0x2ea>
 8002e08:	4b64      	ldr	r3, [pc, #400]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e0c:	4a63      	ldr	r2, [pc, #396]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e0e:	f043 0301 	orr.w	r3, r3, #1
 8002e12:	6713      	str	r3, [r2, #112]	; 0x70
 8002e14:	e01c      	b.n	8002e50 <HAL_RCC_OscConfig+0x324>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	2b05      	cmp	r3, #5
 8002e1c:	d10c      	bne.n	8002e38 <HAL_RCC_OscConfig+0x30c>
 8002e1e:	4b5f      	ldr	r3, [pc, #380]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e22:	4a5e      	ldr	r2, [pc, #376]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e24:	f043 0304 	orr.w	r3, r3, #4
 8002e28:	6713      	str	r3, [r2, #112]	; 0x70
 8002e2a:	4b5c      	ldr	r3, [pc, #368]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2e:	4a5b      	ldr	r2, [pc, #364]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	6713      	str	r3, [r2, #112]	; 0x70
 8002e36:	e00b      	b.n	8002e50 <HAL_RCC_OscConfig+0x324>
 8002e38:	4b58      	ldr	r3, [pc, #352]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e3c:	4a57      	ldr	r2, [pc, #348]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e3e:	f023 0301 	bic.w	r3, r3, #1
 8002e42:	6713      	str	r3, [r2, #112]	; 0x70
 8002e44:	4b55      	ldr	r3, [pc, #340]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e48:	4a54      	ldr	r2, [pc, #336]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e4a:	f023 0304 	bic.w	r3, r3, #4
 8002e4e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d015      	beq.n	8002e84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e58:	f7fe fc18 	bl	800168c <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e5e:	e00a      	b.n	8002e76 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e60:	f7fe fc14 	bl	800168c <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e0cb      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e76:	4b49      	ldr	r3, [pc, #292]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0ee      	beq.n	8002e60 <HAL_RCC_OscConfig+0x334>
 8002e82:	e014      	b.n	8002eae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e84:	f7fe fc02 	bl	800168c <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e8a:	e00a      	b.n	8002ea2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e8c:	f7fe fbfe 	bl	800168c <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e0b5      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea2:	4b3e      	ldr	r3, [pc, #248]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1ee      	bne.n	8002e8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d105      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eb4:	4b39      	ldr	r3, [pc, #228]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	4a38      	ldr	r2, [pc, #224]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002eba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ebe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 80a1 	beq.w	800300c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002eca:	4b34      	ldr	r3, [pc, #208]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f003 030c 	and.w	r3, r3, #12
 8002ed2:	2b08      	cmp	r3, #8
 8002ed4:	d05c      	beq.n	8002f90 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d141      	bne.n	8002f62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ede:	4b31      	ldr	r3, [pc, #196]	; (8002fa4 <HAL_RCC_OscConfig+0x478>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee4:	f7fe fbd2 	bl	800168c <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eec:	f7fe fbce 	bl	800168c <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e087      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efe:	4b27      	ldr	r3, [pc, #156]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f0      	bne.n	8002eec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69da      	ldr	r2, [r3, #28]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	431a      	orrs	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	019b      	lsls	r3, r3, #6
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f20:	085b      	lsrs	r3, r3, #1
 8002f22:	3b01      	subs	r3, #1
 8002f24:	041b      	lsls	r3, r3, #16
 8002f26:	431a      	orrs	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2c:	061b      	lsls	r3, r3, #24
 8002f2e:	491b      	ldr	r1, [pc, #108]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f34:	4b1b      	ldr	r3, [pc, #108]	; (8002fa4 <HAL_RCC_OscConfig+0x478>)
 8002f36:	2201      	movs	r2, #1
 8002f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f3a:	f7fe fba7 	bl	800168c <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f42:	f7fe fba3 	bl	800168c <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e05c      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f54:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d0f0      	beq.n	8002f42 <HAL_RCC_OscConfig+0x416>
 8002f60:	e054      	b.n	800300c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f62:	4b10      	ldr	r3, [pc, #64]	; (8002fa4 <HAL_RCC_OscConfig+0x478>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f68:	f7fe fb90 	bl	800168c <HAL_GetTick>
 8002f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f6e:	e008      	b.n	8002f82 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f70:	f7fe fb8c 	bl	800168c <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e045      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f82:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <HAL_RCC_OscConfig+0x470>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1f0      	bne.n	8002f70 <HAL_RCC_OscConfig+0x444>
 8002f8e:	e03d      	b.n	800300c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d107      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e038      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	40007000 	.word	0x40007000
 8002fa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002fa8:	4b1b      	ldr	r3, [pc, #108]	; (8003018 <HAL_RCC_OscConfig+0x4ec>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d028      	beq.n	8003008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d121      	bne.n	8003008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d11a      	bne.n	8003008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002fd8:	4013      	ands	r3, r2
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002fde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d111      	bne.n	8003008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fee:	085b      	lsrs	r3, r3, #1
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d107      	bne.n	8003008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003002:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003004:	429a      	cmp	r2, r3
 8003006:	d001      	beq.n	800300c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3718      	adds	r7, #24
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40023800 	.word	0x40023800

0800301c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e0cc      	b.n	80031ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003030:	4b68      	ldr	r3, [pc, #416]	; (80031d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	429a      	cmp	r2, r3
 800303c:	d90c      	bls.n	8003058 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303e:	4b65      	ldr	r3, [pc, #404]	; (80031d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003046:	4b63      	ldr	r3, [pc, #396]	; (80031d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	429a      	cmp	r2, r3
 8003052:	d001      	beq.n	8003058 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0b8      	b.n	80031ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d020      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	2b00      	cmp	r3, #0
 800306e:	d005      	beq.n	800307c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003070:	4b59      	ldr	r3, [pc, #356]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	4a58      	ldr	r2, [pc, #352]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003076:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800307a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0308 	and.w	r3, r3, #8
 8003084:	2b00      	cmp	r3, #0
 8003086:	d005      	beq.n	8003094 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003088:	4b53      	ldr	r3, [pc, #332]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	4a52      	ldr	r2, [pc, #328]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003092:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003094:	4b50      	ldr	r3, [pc, #320]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	494d      	ldr	r1, [pc, #308]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d044      	beq.n	800313c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d107      	bne.n	80030ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ba:	4b47      	ldr	r3, [pc, #284]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d119      	bne.n	80030fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e07f      	b.n	80031ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d003      	beq.n	80030da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	d107      	bne.n	80030ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030da:	4b3f      	ldr	r3, [pc, #252]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d109      	bne.n	80030fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e06f      	b.n	80031ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ea:	4b3b      	ldr	r3, [pc, #236]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e067      	b.n	80031ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030fa:	4b37      	ldr	r3, [pc, #220]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f023 0203 	bic.w	r2, r3, #3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	4934      	ldr	r1, [pc, #208]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003108:	4313      	orrs	r3, r2
 800310a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800310c:	f7fe fabe 	bl	800168c <HAL_GetTick>
 8003110:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003112:	e00a      	b.n	800312a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003114:	f7fe faba 	bl	800168c <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003122:	4293      	cmp	r3, r2
 8003124:	d901      	bls.n	800312a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e04f      	b.n	80031ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800312a:	4b2b      	ldr	r3, [pc, #172]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 020c 	and.w	r2, r3, #12
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	429a      	cmp	r2, r3
 800313a:	d1eb      	bne.n	8003114 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800313c:	4b25      	ldr	r3, [pc, #148]	; (80031d4 <HAL_RCC_ClockConfig+0x1b8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0307 	and.w	r3, r3, #7
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	429a      	cmp	r2, r3
 8003148:	d20c      	bcs.n	8003164 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800314a:	4b22      	ldr	r3, [pc, #136]	; (80031d4 <HAL_RCC_ClockConfig+0x1b8>)
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	b2d2      	uxtb	r2, r2
 8003150:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003152:	4b20      	ldr	r3, [pc, #128]	; (80031d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0307 	and.w	r3, r3, #7
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	429a      	cmp	r2, r3
 800315e:	d001      	beq.n	8003164 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e032      	b.n	80031ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0304 	and.w	r3, r3, #4
 800316c:	2b00      	cmp	r3, #0
 800316e:	d008      	beq.n	8003182 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003170:	4b19      	ldr	r3, [pc, #100]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	4916      	ldr	r1, [pc, #88]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 800317e:	4313      	orrs	r3, r2
 8003180:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	2b00      	cmp	r3, #0
 800318c:	d009      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800318e:	4b12      	ldr	r3, [pc, #72]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	490e      	ldr	r1, [pc, #56]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031a2:	f000 f821 	bl	80031e8 <HAL_RCC_GetSysClockFreq>
 80031a6:	4602      	mov	r2, r0
 80031a8:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	091b      	lsrs	r3, r3, #4
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	490a      	ldr	r1, [pc, #40]	; (80031dc <HAL_RCC_ClockConfig+0x1c0>)
 80031b4:	5ccb      	ldrb	r3, [r1, r3]
 80031b6:	fa22 f303 	lsr.w	r3, r2, r3
 80031ba:	4a09      	ldr	r2, [pc, #36]	; (80031e0 <HAL_RCC_ClockConfig+0x1c4>)
 80031bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80031be:	4b09      	ldr	r3, [pc, #36]	; (80031e4 <HAL_RCC_ClockConfig+0x1c8>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fe fa1e 	bl	8001604 <HAL_InitTick>

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3710      	adds	r7, #16
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	40023c00 	.word	0x40023c00
 80031d8:	40023800 	.word	0x40023800
 80031dc:	080075a4 	.word	0x080075a4
 80031e0:	20000000 	.word	0x20000000
 80031e4:	20000004 	.word	0x20000004

080031e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031ec:	b090      	sub	sp, #64	; 0x40
 80031ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80031f0:	2300      	movs	r3, #0
 80031f2:	637b      	str	r3, [r7, #52]	; 0x34
 80031f4:	2300      	movs	r3, #0
 80031f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031f8:	2300      	movs	r3, #0
 80031fa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003200:	4b59      	ldr	r3, [pc, #356]	; (8003368 <HAL_RCC_GetSysClockFreq+0x180>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f003 030c 	and.w	r3, r3, #12
 8003208:	2b08      	cmp	r3, #8
 800320a:	d00d      	beq.n	8003228 <HAL_RCC_GetSysClockFreq+0x40>
 800320c:	2b08      	cmp	r3, #8
 800320e:	f200 80a1 	bhi.w	8003354 <HAL_RCC_GetSysClockFreq+0x16c>
 8003212:	2b00      	cmp	r3, #0
 8003214:	d002      	beq.n	800321c <HAL_RCC_GetSysClockFreq+0x34>
 8003216:	2b04      	cmp	r3, #4
 8003218:	d003      	beq.n	8003222 <HAL_RCC_GetSysClockFreq+0x3a>
 800321a:	e09b      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800321c:	4b53      	ldr	r3, [pc, #332]	; (800336c <HAL_RCC_GetSysClockFreq+0x184>)
 800321e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003220:	e09b      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003222:	4b53      	ldr	r3, [pc, #332]	; (8003370 <HAL_RCC_GetSysClockFreq+0x188>)
 8003224:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003226:	e098      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003228:	4b4f      	ldr	r3, [pc, #316]	; (8003368 <HAL_RCC_GetSysClockFreq+0x180>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003230:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003232:	4b4d      	ldr	r3, [pc, #308]	; (8003368 <HAL_RCC_GetSysClockFreq+0x180>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d028      	beq.n	8003290 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800323e:	4b4a      	ldr	r3, [pc, #296]	; (8003368 <HAL_RCC_GetSysClockFreq+0x180>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	099b      	lsrs	r3, r3, #6
 8003244:	2200      	movs	r2, #0
 8003246:	623b      	str	r3, [r7, #32]
 8003248:	627a      	str	r2, [r7, #36]	; 0x24
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003250:	2100      	movs	r1, #0
 8003252:	4b47      	ldr	r3, [pc, #284]	; (8003370 <HAL_RCC_GetSysClockFreq+0x188>)
 8003254:	fb03 f201 	mul.w	r2, r3, r1
 8003258:	2300      	movs	r3, #0
 800325a:	fb00 f303 	mul.w	r3, r0, r3
 800325e:	4413      	add	r3, r2
 8003260:	4a43      	ldr	r2, [pc, #268]	; (8003370 <HAL_RCC_GetSysClockFreq+0x188>)
 8003262:	fba0 1202 	umull	r1, r2, r0, r2
 8003266:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003268:	460a      	mov	r2, r1
 800326a:	62ba      	str	r2, [r7, #40]	; 0x28
 800326c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800326e:	4413      	add	r3, r2
 8003270:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003274:	2200      	movs	r2, #0
 8003276:	61bb      	str	r3, [r7, #24]
 8003278:	61fa      	str	r2, [r7, #28]
 800327a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800327e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003282:	f7fd f84d 	bl	8000320 <__aeabi_uldivmod>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	4613      	mov	r3, r2
 800328c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800328e:	e053      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003290:	4b35      	ldr	r3, [pc, #212]	; (8003368 <HAL_RCC_GetSysClockFreq+0x180>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	099b      	lsrs	r3, r3, #6
 8003296:	2200      	movs	r2, #0
 8003298:	613b      	str	r3, [r7, #16]
 800329a:	617a      	str	r2, [r7, #20]
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80032a2:	f04f 0b00 	mov.w	fp, #0
 80032a6:	4652      	mov	r2, sl
 80032a8:	465b      	mov	r3, fp
 80032aa:	f04f 0000 	mov.w	r0, #0
 80032ae:	f04f 0100 	mov.w	r1, #0
 80032b2:	0159      	lsls	r1, r3, #5
 80032b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032b8:	0150      	lsls	r0, r2, #5
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	ebb2 080a 	subs.w	r8, r2, sl
 80032c2:	eb63 090b 	sbc.w	r9, r3, fp
 80032c6:	f04f 0200 	mov.w	r2, #0
 80032ca:	f04f 0300 	mov.w	r3, #0
 80032ce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80032d2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80032d6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032da:	ebb2 0408 	subs.w	r4, r2, r8
 80032de:	eb63 0509 	sbc.w	r5, r3, r9
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	00eb      	lsls	r3, r5, #3
 80032ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032f0:	00e2      	lsls	r2, r4, #3
 80032f2:	4614      	mov	r4, r2
 80032f4:	461d      	mov	r5, r3
 80032f6:	eb14 030a 	adds.w	r3, r4, sl
 80032fa:	603b      	str	r3, [r7, #0]
 80032fc:	eb45 030b 	adc.w	r3, r5, fp
 8003300:	607b      	str	r3, [r7, #4]
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	f04f 0300 	mov.w	r3, #0
 800330a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800330e:	4629      	mov	r1, r5
 8003310:	028b      	lsls	r3, r1, #10
 8003312:	4621      	mov	r1, r4
 8003314:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003318:	4621      	mov	r1, r4
 800331a:	028a      	lsls	r2, r1, #10
 800331c:	4610      	mov	r0, r2
 800331e:	4619      	mov	r1, r3
 8003320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003322:	2200      	movs	r2, #0
 8003324:	60bb      	str	r3, [r7, #8]
 8003326:	60fa      	str	r2, [r7, #12]
 8003328:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800332c:	f7fc fff8 	bl	8000320 <__aeabi_uldivmod>
 8003330:	4602      	mov	r2, r0
 8003332:	460b      	mov	r3, r1
 8003334:	4613      	mov	r3, r2
 8003336:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003338:	4b0b      	ldr	r3, [pc, #44]	; (8003368 <HAL_RCC_GetSysClockFreq+0x180>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	0c1b      	lsrs	r3, r3, #16
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	3301      	adds	r3, #1
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003348:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800334a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003350:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003352:	e002      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003354:	4b05      	ldr	r3, [pc, #20]	; (800336c <HAL_RCC_GetSysClockFreq+0x184>)
 8003356:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003358:	bf00      	nop
    }
  }
  return sysclockfreq;
 800335a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800335c:	4618      	mov	r0, r3
 800335e:	3740      	adds	r7, #64	; 0x40
 8003360:	46bd      	mov	sp, r7
 8003362:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003366:	bf00      	nop
 8003368:	40023800 	.word	0x40023800
 800336c:	00f42400 	.word	0x00f42400
 8003370:	017d7840 	.word	0x017d7840

08003374 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003378:	4b03      	ldr	r3, [pc, #12]	; (8003388 <HAL_RCC_GetHCLKFreq+0x14>)
 800337a:	681b      	ldr	r3, [r3, #0]
}
 800337c:	4618      	mov	r0, r3
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	20000000 	.word	0x20000000

0800338c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003390:	f7ff fff0 	bl	8003374 <HAL_RCC_GetHCLKFreq>
 8003394:	4602      	mov	r2, r0
 8003396:	4b05      	ldr	r3, [pc, #20]	; (80033ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	0a9b      	lsrs	r3, r3, #10
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	4903      	ldr	r1, [pc, #12]	; (80033b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033a2:	5ccb      	ldrb	r3, [r1, r3]
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40023800 	.word	0x40023800
 80033b0:	080075b4 	.word	0x080075b4

080033b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033b8:	f7ff ffdc 	bl	8003374 <HAL_RCC_GetHCLKFreq>
 80033bc:	4602      	mov	r2, r0
 80033be:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	0b5b      	lsrs	r3, r3, #13
 80033c4:	f003 0307 	and.w	r3, r3, #7
 80033c8:	4903      	ldr	r1, [pc, #12]	; (80033d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ca:	5ccb      	ldrb	r3, [r1, r3]
 80033cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40023800 	.word	0x40023800
 80033d8:	080075b4 	.word	0x080075b4

080033dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e03f      	b.n	800346e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d106      	bne.n	8003408 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f7fd fffe 	bl	8001404 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2224      	movs	r2, #36	; 0x24
 800340c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800341e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 f929 	bl	8003678 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	691a      	ldr	r2, [r3, #16]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	695a      	ldr	r2, [r3, #20]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003444:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68da      	ldr	r2, [r3, #12]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003454:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b08a      	sub	sp, #40	; 0x28
 800347a:	af02      	add	r7, sp, #8
 800347c:	60f8      	str	r0, [r7, #12]
 800347e:	60b9      	str	r1, [r7, #8]
 8003480:	603b      	str	r3, [r7, #0]
 8003482:	4613      	mov	r3, r2
 8003484:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003486:	2300      	movs	r3, #0
 8003488:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003490:	b2db      	uxtb	r3, r3
 8003492:	2b20      	cmp	r3, #32
 8003494:	d17c      	bne.n	8003590 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d002      	beq.n	80034a2 <HAL_UART_Transmit+0x2c>
 800349c:	88fb      	ldrh	r3, [r7, #6]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e075      	b.n	8003592 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d101      	bne.n	80034b4 <HAL_UART_Transmit+0x3e>
 80034b0:	2302      	movs	r3, #2
 80034b2:	e06e      	b.n	8003592 <HAL_UART_Transmit+0x11c>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2221      	movs	r2, #33	; 0x21
 80034c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034ca:	f7fe f8df 	bl	800168c <HAL_GetTick>
 80034ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	88fa      	ldrh	r2, [r7, #6]
 80034d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	88fa      	ldrh	r2, [r7, #6]
 80034da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034e4:	d108      	bne.n	80034f8 <HAL_UART_Transmit+0x82>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d104      	bne.n	80034f8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80034ee:	2300      	movs	r3, #0
 80034f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	61bb      	str	r3, [r7, #24]
 80034f6:	e003      	b.n	8003500 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034fc:	2300      	movs	r3, #0
 80034fe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003508:	e02a      	b.n	8003560 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2200      	movs	r2, #0
 8003512:	2180      	movs	r1, #128	; 0x80
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f840 	bl	800359a <UART_WaitOnFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e036      	b.n	8003592 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10b      	bne.n	8003542 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	461a      	mov	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003538:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	3302      	adds	r3, #2
 800353e:	61bb      	str	r3, [r7, #24]
 8003540:	e007      	b.n	8003552 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	781a      	ldrb	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	3301      	adds	r3, #1
 8003550:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003556:	b29b      	uxth	r3, r3
 8003558:	3b01      	subs	r3, #1
 800355a:	b29a      	uxth	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003564:	b29b      	uxth	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1cf      	bne.n	800350a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	9300      	str	r3, [sp, #0]
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	2200      	movs	r2, #0
 8003572:	2140      	movs	r1, #64	; 0x40
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f000 f810 	bl	800359a <UART_WaitOnFlagUntilTimeout>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e006      	b.n	8003592 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2220      	movs	r2, #32
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	e000      	b.n	8003592 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003590:	2302      	movs	r3, #2
  }
}
 8003592:	4618      	mov	r0, r3
 8003594:	3720      	adds	r7, #32
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b090      	sub	sp, #64	; 0x40
 800359e:	af00      	add	r7, sp, #0
 80035a0:	60f8      	str	r0, [r7, #12]
 80035a2:	60b9      	str	r1, [r7, #8]
 80035a4:	603b      	str	r3, [r7, #0]
 80035a6:	4613      	mov	r3, r2
 80035a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035aa:	e050      	b.n	800364e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035b2:	d04c      	beq.n	800364e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80035b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d007      	beq.n	80035ca <UART_WaitOnFlagUntilTimeout+0x30>
 80035ba:	f7fe f867 	bl	800168c <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d241      	bcs.n	800364e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	330c      	adds	r3, #12
 80035d0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d4:	e853 3f00 	ldrex	r3, [r3]
 80035d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80035e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	330c      	adds	r3, #12
 80035e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80035ea:	637a      	str	r2, [r7, #52]	; 0x34
 80035ec:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80035f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035f2:	e841 2300 	strex	r3, r2, [r1]
 80035f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80035f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1e5      	bne.n	80035ca <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	3314      	adds	r3, #20
 8003604:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	e853 3f00 	ldrex	r3, [r3]
 800360c:	613b      	str	r3, [r7, #16]
   return(result);
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	f023 0301 	bic.w	r3, r3, #1
 8003614:	63bb      	str	r3, [r7, #56]	; 0x38
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	3314      	adds	r3, #20
 800361c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800361e:	623a      	str	r2, [r7, #32]
 8003620:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003622:	69f9      	ldr	r1, [r7, #28]
 8003624:	6a3a      	ldr	r2, [r7, #32]
 8003626:	e841 2300 	strex	r3, r2, [r1]
 800362a:	61bb      	str	r3, [r7, #24]
   return(result);
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1e5      	bne.n	80035fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2220      	movs	r2, #32
 8003636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e00f      	b.n	800366e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	4013      	ands	r3, r2
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	429a      	cmp	r2, r3
 800365c:	bf0c      	ite	eq
 800365e:	2301      	moveq	r3, #1
 8003660:	2300      	movne	r3, #0
 8003662:	b2db      	uxtb	r3, r3
 8003664:	461a      	mov	r2, r3
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	429a      	cmp	r2, r3
 800366a:	d09f      	beq.n	80035ac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3740      	adds	r7, #64	; 0x40
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
	...

08003678 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003678:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800367c:	b0c0      	sub	sp, #256	; 0x100
 800367e:	af00      	add	r7, sp, #0
 8003680:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003694:	68d9      	ldr	r1, [r3, #12]
 8003696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	ea40 0301 	orr.w	r3, r0, r1
 80036a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	431a      	orrs	r2, r3
 80036b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	431a      	orrs	r2, r3
 80036b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	4313      	orrs	r3, r2
 80036c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80036c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80036d0:	f021 010c 	bic.w	r1, r1, #12
 80036d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80036de:	430b      	orrs	r3, r1
 80036e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80036ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036f2:	6999      	ldr	r1, [r3, #24]
 80036f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	ea40 0301 	orr.w	r3, r0, r1
 80036fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	4b8f      	ldr	r3, [pc, #572]	; (8003944 <UART_SetConfig+0x2cc>)
 8003708:	429a      	cmp	r2, r3
 800370a:	d005      	beq.n	8003718 <UART_SetConfig+0xa0>
 800370c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	4b8d      	ldr	r3, [pc, #564]	; (8003948 <UART_SetConfig+0x2d0>)
 8003714:	429a      	cmp	r2, r3
 8003716:	d104      	bne.n	8003722 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003718:	f7ff fe4c 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 800371c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003720:	e003      	b.n	800372a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003722:	f7ff fe33 	bl	800338c <HAL_RCC_GetPCLK1Freq>
 8003726:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800372a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800372e:	69db      	ldr	r3, [r3, #28]
 8003730:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003734:	f040 810c 	bne.w	8003950 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003738:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800373c:	2200      	movs	r2, #0
 800373e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003742:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003746:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800374a:	4622      	mov	r2, r4
 800374c:	462b      	mov	r3, r5
 800374e:	1891      	adds	r1, r2, r2
 8003750:	65b9      	str	r1, [r7, #88]	; 0x58
 8003752:	415b      	adcs	r3, r3
 8003754:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003756:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800375a:	4621      	mov	r1, r4
 800375c:	eb12 0801 	adds.w	r8, r2, r1
 8003760:	4629      	mov	r1, r5
 8003762:	eb43 0901 	adc.w	r9, r3, r1
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003772:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003776:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800377a:	4690      	mov	r8, r2
 800377c:	4699      	mov	r9, r3
 800377e:	4623      	mov	r3, r4
 8003780:	eb18 0303 	adds.w	r3, r8, r3
 8003784:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003788:	462b      	mov	r3, r5
 800378a:	eb49 0303 	adc.w	r3, r9, r3
 800378e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800379e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80037a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80037a6:	460b      	mov	r3, r1
 80037a8:	18db      	adds	r3, r3, r3
 80037aa:	653b      	str	r3, [r7, #80]	; 0x50
 80037ac:	4613      	mov	r3, r2
 80037ae:	eb42 0303 	adc.w	r3, r2, r3
 80037b2:	657b      	str	r3, [r7, #84]	; 0x54
 80037b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80037b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80037bc:	f7fc fdb0 	bl	8000320 <__aeabi_uldivmod>
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	4b61      	ldr	r3, [pc, #388]	; (800394c <UART_SetConfig+0x2d4>)
 80037c6:	fba3 2302 	umull	r2, r3, r3, r2
 80037ca:	095b      	lsrs	r3, r3, #5
 80037cc:	011c      	lsls	r4, r3, #4
 80037ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037d2:	2200      	movs	r2, #0
 80037d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80037d8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80037dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80037e0:	4642      	mov	r2, r8
 80037e2:	464b      	mov	r3, r9
 80037e4:	1891      	adds	r1, r2, r2
 80037e6:	64b9      	str	r1, [r7, #72]	; 0x48
 80037e8:	415b      	adcs	r3, r3
 80037ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80037f0:	4641      	mov	r1, r8
 80037f2:	eb12 0a01 	adds.w	sl, r2, r1
 80037f6:	4649      	mov	r1, r9
 80037f8:	eb43 0b01 	adc.w	fp, r3, r1
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	f04f 0300 	mov.w	r3, #0
 8003804:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003808:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800380c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003810:	4692      	mov	sl, r2
 8003812:	469b      	mov	fp, r3
 8003814:	4643      	mov	r3, r8
 8003816:	eb1a 0303 	adds.w	r3, sl, r3
 800381a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800381e:	464b      	mov	r3, r9
 8003820:	eb4b 0303 	adc.w	r3, fp, r3
 8003824:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003834:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003838:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800383c:	460b      	mov	r3, r1
 800383e:	18db      	adds	r3, r3, r3
 8003840:	643b      	str	r3, [r7, #64]	; 0x40
 8003842:	4613      	mov	r3, r2
 8003844:	eb42 0303 	adc.w	r3, r2, r3
 8003848:	647b      	str	r3, [r7, #68]	; 0x44
 800384a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800384e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003852:	f7fc fd65 	bl	8000320 <__aeabi_uldivmod>
 8003856:	4602      	mov	r2, r0
 8003858:	460b      	mov	r3, r1
 800385a:	4611      	mov	r1, r2
 800385c:	4b3b      	ldr	r3, [pc, #236]	; (800394c <UART_SetConfig+0x2d4>)
 800385e:	fba3 2301 	umull	r2, r3, r3, r1
 8003862:	095b      	lsrs	r3, r3, #5
 8003864:	2264      	movs	r2, #100	; 0x64
 8003866:	fb02 f303 	mul.w	r3, r2, r3
 800386a:	1acb      	subs	r3, r1, r3
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003872:	4b36      	ldr	r3, [pc, #216]	; (800394c <UART_SetConfig+0x2d4>)
 8003874:	fba3 2302 	umull	r2, r3, r3, r2
 8003878:	095b      	lsrs	r3, r3, #5
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003880:	441c      	add	r4, r3
 8003882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003886:	2200      	movs	r2, #0
 8003888:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800388c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003890:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003894:	4642      	mov	r2, r8
 8003896:	464b      	mov	r3, r9
 8003898:	1891      	adds	r1, r2, r2
 800389a:	63b9      	str	r1, [r7, #56]	; 0x38
 800389c:	415b      	adcs	r3, r3
 800389e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80038a4:	4641      	mov	r1, r8
 80038a6:	1851      	adds	r1, r2, r1
 80038a8:	6339      	str	r1, [r7, #48]	; 0x30
 80038aa:	4649      	mov	r1, r9
 80038ac:	414b      	adcs	r3, r1
 80038ae:	637b      	str	r3, [r7, #52]	; 0x34
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80038bc:	4659      	mov	r1, fp
 80038be:	00cb      	lsls	r3, r1, #3
 80038c0:	4651      	mov	r1, sl
 80038c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038c6:	4651      	mov	r1, sl
 80038c8:	00ca      	lsls	r2, r1, #3
 80038ca:	4610      	mov	r0, r2
 80038cc:	4619      	mov	r1, r3
 80038ce:	4603      	mov	r3, r0
 80038d0:	4642      	mov	r2, r8
 80038d2:	189b      	adds	r3, r3, r2
 80038d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80038d8:	464b      	mov	r3, r9
 80038da:	460a      	mov	r2, r1
 80038dc:	eb42 0303 	adc.w	r3, r2, r3
 80038e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80038e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80038f0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80038f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80038f8:	460b      	mov	r3, r1
 80038fa:	18db      	adds	r3, r3, r3
 80038fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80038fe:	4613      	mov	r3, r2
 8003900:	eb42 0303 	adc.w	r3, r2, r3
 8003904:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003906:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800390a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800390e:	f7fc fd07 	bl	8000320 <__aeabi_uldivmod>
 8003912:	4602      	mov	r2, r0
 8003914:	460b      	mov	r3, r1
 8003916:	4b0d      	ldr	r3, [pc, #52]	; (800394c <UART_SetConfig+0x2d4>)
 8003918:	fba3 1302 	umull	r1, r3, r3, r2
 800391c:	095b      	lsrs	r3, r3, #5
 800391e:	2164      	movs	r1, #100	; 0x64
 8003920:	fb01 f303 	mul.w	r3, r1, r3
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	3332      	adds	r3, #50	; 0x32
 800392a:	4a08      	ldr	r2, [pc, #32]	; (800394c <UART_SetConfig+0x2d4>)
 800392c:	fba2 2303 	umull	r2, r3, r2, r3
 8003930:	095b      	lsrs	r3, r3, #5
 8003932:	f003 0207 	and.w	r2, r3, #7
 8003936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4422      	add	r2, r4
 800393e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003940:	e105      	b.n	8003b4e <UART_SetConfig+0x4d6>
 8003942:	bf00      	nop
 8003944:	40011000 	.word	0x40011000
 8003948:	40011400 	.word	0x40011400
 800394c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003950:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003954:	2200      	movs	r2, #0
 8003956:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800395a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800395e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003962:	4642      	mov	r2, r8
 8003964:	464b      	mov	r3, r9
 8003966:	1891      	adds	r1, r2, r2
 8003968:	6239      	str	r1, [r7, #32]
 800396a:	415b      	adcs	r3, r3
 800396c:	627b      	str	r3, [r7, #36]	; 0x24
 800396e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003972:	4641      	mov	r1, r8
 8003974:	1854      	adds	r4, r2, r1
 8003976:	4649      	mov	r1, r9
 8003978:	eb43 0501 	adc.w	r5, r3, r1
 800397c:	f04f 0200 	mov.w	r2, #0
 8003980:	f04f 0300 	mov.w	r3, #0
 8003984:	00eb      	lsls	r3, r5, #3
 8003986:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800398a:	00e2      	lsls	r2, r4, #3
 800398c:	4614      	mov	r4, r2
 800398e:	461d      	mov	r5, r3
 8003990:	4643      	mov	r3, r8
 8003992:	18e3      	adds	r3, r4, r3
 8003994:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003998:	464b      	mov	r3, r9
 800399a:	eb45 0303 	adc.w	r3, r5, r3
 800399e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80039a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80039ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80039b2:	f04f 0200 	mov.w	r2, #0
 80039b6:	f04f 0300 	mov.w	r3, #0
 80039ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80039be:	4629      	mov	r1, r5
 80039c0:	008b      	lsls	r3, r1, #2
 80039c2:	4621      	mov	r1, r4
 80039c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039c8:	4621      	mov	r1, r4
 80039ca:	008a      	lsls	r2, r1, #2
 80039cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80039d0:	f7fc fca6 	bl	8000320 <__aeabi_uldivmod>
 80039d4:	4602      	mov	r2, r0
 80039d6:	460b      	mov	r3, r1
 80039d8:	4b60      	ldr	r3, [pc, #384]	; (8003b5c <UART_SetConfig+0x4e4>)
 80039da:	fba3 2302 	umull	r2, r3, r3, r2
 80039de:	095b      	lsrs	r3, r3, #5
 80039e0:	011c      	lsls	r4, r3, #4
 80039e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039e6:	2200      	movs	r2, #0
 80039e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80039ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80039f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80039f4:	4642      	mov	r2, r8
 80039f6:	464b      	mov	r3, r9
 80039f8:	1891      	adds	r1, r2, r2
 80039fa:	61b9      	str	r1, [r7, #24]
 80039fc:	415b      	adcs	r3, r3
 80039fe:	61fb      	str	r3, [r7, #28]
 8003a00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a04:	4641      	mov	r1, r8
 8003a06:	1851      	adds	r1, r2, r1
 8003a08:	6139      	str	r1, [r7, #16]
 8003a0a:	4649      	mov	r1, r9
 8003a0c:	414b      	adcs	r3, r1
 8003a0e:	617b      	str	r3, [r7, #20]
 8003a10:	f04f 0200 	mov.w	r2, #0
 8003a14:	f04f 0300 	mov.w	r3, #0
 8003a18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a1c:	4659      	mov	r1, fp
 8003a1e:	00cb      	lsls	r3, r1, #3
 8003a20:	4651      	mov	r1, sl
 8003a22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a26:	4651      	mov	r1, sl
 8003a28:	00ca      	lsls	r2, r1, #3
 8003a2a:	4610      	mov	r0, r2
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	4603      	mov	r3, r0
 8003a30:	4642      	mov	r2, r8
 8003a32:	189b      	adds	r3, r3, r2
 8003a34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003a38:	464b      	mov	r3, r9
 8003a3a:	460a      	mov	r2, r1
 8003a3c:	eb42 0303 	adc.w	r3, r2, r3
 8003a40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a4e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003a50:	f04f 0200 	mov.w	r2, #0
 8003a54:	f04f 0300 	mov.w	r3, #0
 8003a58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003a5c:	4649      	mov	r1, r9
 8003a5e:	008b      	lsls	r3, r1, #2
 8003a60:	4641      	mov	r1, r8
 8003a62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a66:	4641      	mov	r1, r8
 8003a68:	008a      	lsls	r2, r1, #2
 8003a6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003a6e:	f7fc fc57 	bl	8000320 <__aeabi_uldivmod>
 8003a72:	4602      	mov	r2, r0
 8003a74:	460b      	mov	r3, r1
 8003a76:	4b39      	ldr	r3, [pc, #228]	; (8003b5c <UART_SetConfig+0x4e4>)
 8003a78:	fba3 1302 	umull	r1, r3, r3, r2
 8003a7c:	095b      	lsrs	r3, r3, #5
 8003a7e:	2164      	movs	r1, #100	; 0x64
 8003a80:	fb01 f303 	mul.w	r3, r1, r3
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	011b      	lsls	r3, r3, #4
 8003a88:	3332      	adds	r3, #50	; 0x32
 8003a8a:	4a34      	ldr	r2, [pc, #208]	; (8003b5c <UART_SetConfig+0x4e4>)
 8003a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a90:	095b      	lsrs	r3, r3, #5
 8003a92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a96:	441c      	add	r4, r3
 8003a98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	673b      	str	r3, [r7, #112]	; 0x70
 8003aa0:	677a      	str	r2, [r7, #116]	; 0x74
 8003aa2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003aa6:	4642      	mov	r2, r8
 8003aa8:	464b      	mov	r3, r9
 8003aaa:	1891      	adds	r1, r2, r2
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	415b      	adcs	r3, r3
 8003ab0:	60fb      	str	r3, [r7, #12]
 8003ab2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ab6:	4641      	mov	r1, r8
 8003ab8:	1851      	adds	r1, r2, r1
 8003aba:	6039      	str	r1, [r7, #0]
 8003abc:	4649      	mov	r1, r9
 8003abe:	414b      	adcs	r3, r1
 8003ac0:	607b      	str	r3, [r7, #4]
 8003ac2:	f04f 0200 	mov.w	r2, #0
 8003ac6:	f04f 0300 	mov.w	r3, #0
 8003aca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ace:	4659      	mov	r1, fp
 8003ad0:	00cb      	lsls	r3, r1, #3
 8003ad2:	4651      	mov	r1, sl
 8003ad4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ad8:	4651      	mov	r1, sl
 8003ada:	00ca      	lsls	r2, r1, #3
 8003adc:	4610      	mov	r0, r2
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	4642      	mov	r2, r8
 8003ae4:	189b      	adds	r3, r3, r2
 8003ae6:	66bb      	str	r3, [r7, #104]	; 0x68
 8003ae8:	464b      	mov	r3, r9
 8003aea:	460a      	mov	r2, r1
 8003aec:	eb42 0303 	adc.w	r3, r2, r3
 8003af0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	663b      	str	r3, [r7, #96]	; 0x60
 8003afc:	667a      	str	r2, [r7, #100]	; 0x64
 8003afe:	f04f 0200 	mov.w	r2, #0
 8003b02:	f04f 0300 	mov.w	r3, #0
 8003b06:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003b0a:	4649      	mov	r1, r9
 8003b0c:	008b      	lsls	r3, r1, #2
 8003b0e:	4641      	mov	r1, r8
 8003b10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b14:	4641      	mov	r1, r8
 8003b16:	008a      	lsls	r2, r1, #2
 8003b18:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003b1c:	f7fc fc00 	bl	8000320 <__aeabi_uldivmod>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	4b0d      	ldr	r3, [pc, #52]	; (8003b5c <UART_SetConfig+0x4e4>)
 8003b26:	fba3 1302 	umull	r1, r3, r3, r2
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	2164      	movs	r1, #100	; 0x64
 8003b2e:	fb01 f303 	mul.w	r3, r1, r3
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	3332      	adds	r3, #50	; 0x32
 8003b38:	4a08      	ldr	r2, [pc, #32]	; (8003b5c <UART_SetConfig+0x4e4>)
 8003b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3e:	095b      	lsrs	r3, r3, #5
 8003b40:	f003 020f 	and.w	r2, r3, #15
 8003b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4422      	add	r2, r4
 8003b4c:	609a      	str	r2, [r3, #8]
}
 8003b4e:	bf00      	nop
 8003b50:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003b54:	46bd      	mov	sp, r7
 8003b56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b5a:	bf00      	nop
 8003b5c:	51eb851f 	.word	0x51eb851f

08003b60 <__NVIC_SetPriority>:
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	4603      	mov	r3, r0
 8003b68:	6039      	str	r1, [r7, #0]
 8003b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	db0a      	blt.n	8003b8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	490c      	ldr	r1, [pc, #48]	; (8003bac <__NVIC_SetPriority+0x4c>)
 8003b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7e:	0112      	lsls	r2, r2, #4
 8003b80:	b2d2      	uxtb	r2, r2
 8003b82:	440b      	add	r3, r1
 8003b84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b88:	e00a      	b.n	8003ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	4908      	ldr	r1, [pc, #32]	; (8003bb0 <__NVIC_SetPriority+0x50>)
 8003b90:	79fb      	ldrb	r3, [r7, #7]
 8003b92:	f003 030f 	and.w	r3, r3, #15
 8003b96:	3b04      	subs	r3, #4
 8003b98:	0112      	lsls	r2, r2, #4
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	761a      	strb	r2, [r3, #24]
}
 8003ba0:	bf00      	nop
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	e000e100 	.word	0xe000e100
 8003bb0:	e000ed00 	.word	0xe000ed00

08003bb4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003bb8:	2100      	movs	r1, #0
 8003bba:	f06f 0004 	mvn.w	r0, #4
 8003bbe:	f7ff ffcf 	bl	8003b60 <__NVIC_SetPriority>
#endif
}
 8003bc2:	bf00      	nop
 8003bc4:	bd80      	pop	{r7, pc}
	...

08003bc8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bce:	f3ef 8305 	mrs	r3, IPSR
 8003bd2:	603b      	str	r3, [r7, #0]
  return(result);
 8003bd4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003bda:	f06f 0305 	mvn.w	r3, #5
 8003bde:	607b      	str	r3, [r7, #4]
 8003be0:	e00c      	b.n	8003bfc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003be2:	4b0a      	ldr	r3, [pc, #40]	; (8003c0c <osKernelInitialize+0x44>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d105      	bne.n	8003bf6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003bea:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <osKernelInitialize+0x44>)
 8003bec:	2201      	movs	r2, #1
 8003bee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	607b      	str	r3, [r7, #4]
 8003bf4:	e002      	b.n	8003bfc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003bf6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003bfa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003bfc:	687b      	ldr	r3, [r7, #4]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	200001dc 	.word	0x200001dc

08003c10 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c16:	f3ef 8305 	mrs	r3, IPSR
 8003c1a:	603b      	str	r3, [r7, #0]
  return(result);
 8003c1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <osKernelStart+0x1a>
    stat = osErrorISR;
 8003c22:	f06f 0305 	mvn.w	r3, #5
 8003c26:	607b      	str	r3, [r7, #4]
 8003c28:	e010      	b.n	8003c4c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003c2a:	4b0b      	ldr	r3, [pc, #44]	; (8003c58 <osKernelStart+0x48>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d109      	bne.n	8003c46 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003c32:	f7ff ffbf 	bl	8003bb4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003c36:	4b08      	ldr	r3, [pc, #32]	; (8003c58 <osKernelStart+0x48>)
 8003c38:	2202      	movs	r2, #2
 8003c3a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003c3c:	f001 fa66 	bl	800510c <vTaskStartScheduler>
      stat = osOK;
 8003c40:	2300      	movs	r3, #0
 8003c42:	607b      	str	r3, [r7, #4]
 8003c44:	e002      	b.n	8003c4c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003c46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003c4c:	687b      	ldr	r3, [r7, #4]
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3708      	adds	r7, #8
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	200001dc 	.word	0x200001dc

08003c5c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b08e      	sub	sp, #56	; 0x38
 8003c60:	af04      	add	r7, sp, #16
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c6c:	f3ef 8305 	mrs	r3, IPSR
 8003c70:	617b      	str	r3, [r7, #20]
  return(result);
 8003c72:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d17e      	bne.n	8003d76 <osThreadNew+0x11a>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d07b      	beq.n	8003d76 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003c7e:	2380      	movs	r3, #128	; 0x80
 8003c80:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003c82:	2318      	movs	r3, #24
 8003c84:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003c8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c8e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d045      	beq.n	8003d22 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d002      	beq.n	8003ca4 <osThreadNew+0x48>
        name = attr->name;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d002      	beq.n	8003cb2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d008      	beq.n	8003cca <osThreadNew+0x6e>
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	2b38      	cmp	r3, #56	; 0x38
 8003cbc:	d805      	bhi.n	8003cca <osThreadNew+0x6e>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <osThreadNew+0x72>
        return (NULL);
 8003cca:	2300      	movs	r3, #0
 8003ccc:	e054      	b.n	8003d78 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d003      	beq.n	8003cde <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	089b      	lsrs	r3, r3, #2
 8003cdc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00e      	beq.n	8003d04 <osThreadNew+0xa8>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	2bbb      	cmp	r3, #187	; 0xbb
 8003cec:	d90a      	bls.n	8003d04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d006      	beq.n	8003d04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d002      	beq.n	8003d04 <osThreadNew+0xa8>
        mem = 1;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	61bb      	str	r3, [r7, #24]
 8003d02:	e010      	b.n	8003d26 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10c      	bne.n	8003d26 <osThreadNew+0xca>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d108      	bne.n	8003d26 <osThreadNew+0xca>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d104      	bne.n	8003d26 <osThreadNew+0xca>
          mem = 0;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	61bb      	str	r3, [r7, #24]
 8003d20:	e001      	b.n	8003d26 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d110      	bne.n	8003d4e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003d34:	9202      	str	r2, [sp, #8]
 8003d36:	9301      	str	r3, [sp, #4]
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	6a3a      	ldr	r2, [r7, #32]
 8003d40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 fff6 	bl	8004d34 <xTaskCreateStatic>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	613b      	str	r3, [r7, #16]
 8003d4c:	e013      	b.n	8003d76 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d110      	bne.n	8003d76 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003d54:	6a3b      	ldr	r3, [r7, #32]
 8003d56:	b29a      	uxth	r2, r3
 8003d58:	f107 0310 	add.w	r3, r7, #16
 8003d5c:	9301      	str	r3, [sp, #4]
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f001 f841 	bl	8004dee <xTaskCreate>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d001      	beq.n	8003d76 <osThreadNew+0x11a>
            hTask = NULL;
 8003d72:	2300      	movs	r3, #0
 8003d74:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003d76:	693b      	ldr	r3, [r7, #16]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3728      	adds	r7, #40	; 0x28
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d88:	f3ef 8305 	mrs	r3, IPSR
 8003d8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d8e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d003      	beq.n	8003d9c <osDelay+0x1c>
    stat = osErrorISR;
 8003d94:	f06f 0305 	mvn.w	r3, #5
 8003d98:	60fb      	str	r3, [r7, #12]
 8003d9a:	e007      	b.n	8003dac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d002      	beq.n	8003dac <osDelay+0x2c>
      vTaskDelay(ticks);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f001 f97c 	bl	80050a4 <vTaskDelay>
    }
  }

  return (stat);
 8003dac:	68fb      	ldr	r3, [r7, #12]
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b08a      	sub	sp, #40	; 0x28
 8003dba:	af02      	add	r7, sp, #8
 8003dbc:	60f8      	str	r0, [r7, #12]
 8003dbe:	60b9      	str	r1, [r7, #8]
 8003dc0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003dc6:	f3ef 8305 	mrs	r3, IPSR
 8003dca:	613b      	str	r3, [r7, #16]
  return(result);
 8003dcc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d15f      	bne.n	8003e92 <osMessageQueueNew+0xdc>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d05c      	beq.n	8003e92 <osMessageQueueNew+0xdc>
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d059      	beq.n	8003e92 <osMessageQueueNew+0xdc>
    mem = -1;
 8003dde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003de2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d029      	beq.n	8003e3e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d012      	beq.n	8003e18 <osMessageQueueNew+0x62>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	2b4f      	cmp	r3, #79	; 0x4f
 8003df8:	d90e      	bls.n	8003e18 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	695a      	ldr	r2, [r3, #20]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	fb01 f303 	mul.w	r3, r1, r3
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d302      	bcc.n	8003e18 <osMessageQueueNew+0x62>
        mem = 1;
 8003e12:	2301      	movs	r3, #1
 8003e14:	61bb      	str	r3, [r7, #24]
 8003e16:	e014      	b.n	8003e42 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d110      	bne.n	8003e42 <osMessageQueueNew+0x8c>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10c      	bne.n	8003e42 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d108      	bne.n	8003e42 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d104      	bne.n	8003e42 <osMessageQueueNew+0x8c>
          mem = 0;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	61bb      	str	r3, [r7, #24]
 8003e3c:	e001      	b.n	8003e42 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d10b      	bne.n	8003e60 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	691a      	ldr	r2, [r3, #16]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	2100      	movs	r1, #0
 8003e52:	9100      	str	r1, [sp, #0]
 8003e54:	68b9      	ldr	r1, [r7, #8]
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 fa2e 	bl	80042b8 <xQueueGenericCreateStatic>
 8003e5c:	61f8      	str	r0, [r7, #28]
 8003e5e:	e008      	b.n	8003e72 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d105      	bne.n	8003e72 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003e66:	2200      	movs	r2, #0
 8003e68:	68b9      	ldr	r1, [r7, #8]
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f000 fa9c 	bl	80043a8 <xQueueGenericCreate>
 8003e70:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00c      	beq.n	8003e92 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <osMessageQueueNew+0xd0>
        name = attr->name;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	617b      	str	r3, [r7, #20]
 8003e84:	e001      	b.n	8003e8a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003e86:	2300      	movs	r3, #0
 8003e88:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003e8a:	6979      	ldr	r1, [r7, #20]
 8003e8c:	69f8      	ldr	r0, [r7, #28]
 8003e8e:	f000 fef3 	bl	8004c78 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003e92:	69fb      	ldr	r3, [r7, #28]
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3720      	adds	r7, #32
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b088      	sub	sp, #32
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	603b      	str	r3, [r7, #0]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003eb4:	f3ef 8305 	mrs	r3, IPSR
 8003eb8:	617b      	str	r3, [r7, #20]
  return(result);
 8003eba:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d028      	beq.n	8003f12 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <osMessageQueuePut+0x36>
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d002      	beq.n	8003ed2 <osMessageQueuePut+0x36>
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d003      	beq.n	8003eda <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003ed2:	f06f 0303 	mvn.w	r3, #3
 8003ed6:	61fb      	str	r3, [r7, #28]
 8003ed8:	e038      	b.n	8003f4c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003eda:	2300      	movs	r3, #0
 8003edc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003ede:	f107 0210 	add.w	r2, r7, #16
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	69b8      	ldr	r0, [r7, #24]
 8003ee8:	f000 fbba 	bl	8004660 <xQueueGenericSendFromISR>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d003      	beq.n	8003efa <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003ef2:	f06f 0302 	mvn.w	r3, #2
 8003ef6:	61fb      	str	r3, [r7, #28]
 8003ef8:	e028      	b.n	8003f4c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d025      	beq.n	8003f4c <osMessageQueuePut+0xb0>
 8003f00:	4b15      	ldr	r3, [pc, #84]	; (8003f58 <osMessageQueuePut+0xbc>)
 8003f02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f06:	601a      	str	r2, [r3, #0]
 8003f08:	f3bf 8f4f 	dsb	sy
 8003f0c:	f3bf 8f6f 	isb	sy
 8003f10:	e01c      	b.n	8003f4c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d002      	beq.n	8003f1e <osMessageQueuePut+0x82>
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d103      	bne.n	8003f26 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003f1e:	f06f 0303 	mvn.w	r3, #3
 8003f22:	61fb      	str	r3, [r7, #28]
 8003f24:	e012      	b.n	8003f4c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003f26:	2300      	movs	r3, #0
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	68b9      	ldr	r1, [r7, #8]
 8003f2c:	69b8      	ldr	r0, [r7, #24]
 8003f2e:	f000 fa99 	bl	8004464 <xQueueGenericSend>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d009      	beq.n	8003f4c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003f3e:	f06f 0301 	mvn.w	r3, #1
 8003f42:	61fb      	str	r3, [r7, #28]
 8003f44:	e002      	b.n	8003f4c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003f46:	f06f 0302 	mvn.w	r3, #2
 8003f4a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003f4c:	69fb      	ldr	r3, [r7, #28]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3720      	adds	r7, #32
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	e000ed04 	.word	0xe000ed04

08003f5c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b088      	sub	sp, #32
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f72:	f3ef 8305 	mrs	r3, IPSR
 8003f76:	617b      	str	r3, [r7, #20]
  return(result);
 8003f78:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d028      	beq.n	8003fd0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d005      	beq.n	8003f90 <osMessageQueueGet+0x34>
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d002      	beq.n	8003f90 <osMessageQueueGet+0x34>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003f90:	f06f 0303 	mvn.w	r3, #3
 8003f94:	61fb      	str	r3, [r7, #28]
 8003f96:	e037      	b.n	8004008 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003f9c:	f107 0310 	add.w	r3, r7, #16
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68b9      	ldr	r1, [r7, #8]
 8003fa4:	69b8      	ldr	r0, [r7, #24]
 8003fa6:	f000 fcd7 	bl	8004958 <xQueueReceiveFromISR>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d003      	beq.n	8003fb8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003fb0:	f06f 0302 	mvn.w	r3, #2
 8003fb4:	61fb      	str	r3, [r7, #28]
 8003fb6:	e027      	b.n	8004008 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d024      	beq.n	8004008 <osMessageQueueGet+0xac>
 8003fbe:	4b15      	ldr	r3, [pc, #84]	; (8004014 <osMessageQueueGet+0xb8>)
 8003fc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	f3bf 8f4f 	dsb	sy
 8003fca:	f3bf 8f6f 	isb	sy
 8003fce:	e01b      	b.n	8004008 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <osMessageQueueGet+0x80>
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d103      	bne.n	8003fe4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003fdc:	f06f 0303 	mvn.w	r3, #3
 8003fe0:	61fb      	str	r3, [r7, #28]
 8003fe2:	e011      	b.n	8004008 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	68b9      	ldr	r1, [r7, #8]
 8003fe8:	69b8      	ldr	r0, [r7, #24]
 8003fea:	f000 fbd5 	bl	8004798 <xQueueReceive>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d009      	beq.n	8004008 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003ffa:	f06f 0301 	mvn.w	r3, #1
 8003ffe:	61fb      	str	r3, [r7, #28]
 8004000:	e002      	b.n	8004008 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004002:	f06f 0302 	mvn.w	r3, #2
 8004006:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004008:	69fb      	ldr	r3, [r7, #28]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3720      	adds	r7, #32
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	e000ed04 	.word	0xe000ed04

08004018 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	4a07      	ldr	r2, [pc, #28]	; (8004044 <vApplicationGetIdleTaskMemory+0x2c>)
 8004028:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	4a06      	ldr	r2, [pc, #24]	; (8004048 <vApplicationGetIdleTaskMemory+0x30>)
 800402e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2280      	movs	r2, #128	; 0x80
 8004034:	601a      	str	r2, [r3, #0]
}
 8004036:	bf00      	nop
 8004038:	3714      	adds	r7, #20
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	200001e0 	.word	0x200001e0
 8004048:	2000029c 	.word	0x2000029c

0800404c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	4a07      	ldr	r2, [pc, #28]	; (8004078 <vApplicationGetTimerTaskMemory+0x2c>)
 800405c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	4a06      	ldr	r2, [pc, #24]	; (800407c <vApplicationGetTimerTaskMemory+0x30>)
 8004062:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f44f 7280 	mov.w	r2, #256	; 0x100
 800406a:	601a      	str	r2, [r3, #0]
}
 800406c:	bf00      	nop
 800406e:	3714      	adds	r7, #20
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr
 8004078:	2000049c 	.word	0x2000049c
 800407c:	20000558 	.word	0x20000558

08004080 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f103 0208 	add.w	r2, r3, #8
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004098:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f103 0208 	add.w	r2, r3, #8
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f103 0208 	add.w	r2, r3, #8
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80040ce:	bf00      	nop
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr

080040da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80040da:	b480      	push	{r7}
 80040dc:	b085      	sub	sp, #20
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
 80040e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	601a      	str	r2, [r3, #0]
}
 8004116:	bf00      	nop
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004122:	b480      	push	{r7}
 8004124:	b085      	sub	sp, #20
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
 800412a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004138:	d103      	bne.n	8004142 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	60fb      	str	r3, [r7, #12]
 8004140:	e00c      	b.n	800415c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	3308      	adds	r3, #8
 8004146:	60fb      	str	r3, [r7, #12]
 8004148:	e002      	b.n	8004150 <vListInsert+0x2e>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	60fb      	str	r3, [r7, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68ba      	ldr	r2, [r7, #8]
 8004158:	429a      	cmp	r2, r3
 800415a:	d2f6      	bcs.n	800414a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	1c5a      	adds	r2, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	601a      	str	r2, [r3, #0]
}
 8004188:	bf00      	nop
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	6892      	ldr	r2, [r2, #8]
 80041aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6852      	ldr	r2, [r2, #4]
 80041b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d103      	bne.n	80041c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	1e5a      	subs	r2, r3, #1
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3714      	adds	r7, #20
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d10a      	bne.n	8004212 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80041fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004200:	f383 8811 	msr	BASEPRI, r3
 8004204:	f3bf 8f6f 	isb	sy
 8004208:	f3bf 8f4f 	dsb	sy
 800420c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800420e:	bf00      	nop
 8004210:	e7fe      	b.n	8004210 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004212:	f002 f92f 	bl	8006474 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421e:	68f9      	ldr	r1, [r7, #12]
 8004220:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004222:	fb01 f303 	mul.w	r3, r1, r3
 8004226:	441a      	add	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004242:	3b01      	subs	r3, #1
 8004244:	68f9      	ldr	r1, [r7, #12]
 8004246:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004248:	fb01 f303 	mul.w	r3, r1, r3
 800424c:	441a      	add	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	22ff      	movs	r2, #255	; 0xff
 8004256:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	22ff      	movs	r2, #255	; 0xff
 800425e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d114      	bne.n	8004292 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01a      	beq.n	80042a6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	3310      	adds	r3, #16
 8004274:	4618      	mov	r0, r3
 8004276:	f001 f9e3 	bl	8005640 <xTaskRemoveFromEventList>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d012      	beq.n	80042a6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004280:	4b0c      	ldr	r3, [pc, #48]	; (80042b4 <xQueueGenericReset+0xcc>)
 8004282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	e009      	b.n	80042a6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	3310      	adds	r3, #16
 8004296:	4618      	mov	r0, r3
 8004298:	f7ff fef2 	bl	8004080 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	3324      	adds	r3, #36	; 0x24
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff feed 	bl	8004080 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80042a6:	f002 f915 	bl	80064d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80042aa:	2301      	movs	r3, #1
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	e000ed04 	.word	0xe000ed04

080042b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b08e      	sub	sp, #56	; 0x38
 80042bc:	af02      	add	r7, sp, #8
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
 80042c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10a      	bne.n	80042e2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80042cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d0:	f383 8811 	msr	BASEPRI, r3
 80042d4:	f3bf 8f6f 	isb	sy
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80042de:	bf00      	nop
 80042e0:	e7fe      	b.n	80042e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d10a      	bne.n	80042fe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80042fa:	bf00      	nop
 80042fc:	e7fe      	b.n	80042fc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <xQueueGenericCreateStatic+0x52>
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <xQueueGenericCreateStatic+0x56>
 800430a:	2301      	movs	r3, #1
 800430c:	e000      	b.n	8004310 <xQueueGenericCreateStatic+0x58>
 800430e:	2300      	movs	r3, #0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d10a      	bne.n	800432a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004318:	f383 8811 	msr	BASEPRI, r3
 800431c:	f3bf 8f6f 	isb	sy
 8004320:	f3bf 8f4f 	dsb	sy
 8004324:	623b      	str	r3, [r7, #32]
}
 8004326:	bf00      	nop
 8004328:	e7fe      	b.n	8004328 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d102      	bne.n	8004336 <xQueueGenericCreateStatic+0x7e>
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <xQueueGenericCreateStatic+0x82>
 8004336:	2301      	movs	r3, #1
 8004338:	e000      	b.n	800433c <xQueueGenericCreateStatic+0x84>
 800433a:	2300      	movs	r3, #0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10a      	bne.n	8004356 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004344:	f383 8811 	msr	BASEPRI, r3
 8004348:	f3bf 8f6f 	isb	sy
 800434c:	f3bf 8f4f 	dsb	sy
 8004350:	61fb      	str	r3, [r7, #28]
}
 8004352:	bf00      	nop
 8004354:	e7fe      	b.n	8004354 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004356:	2350      	movs	r3, #80	; 0x50
 8004358:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2b50      	cmp	r3, #80	; 0x50
 800435e:	d00a      	beq.n	8004376 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	61bb      	str	r3, [r7, #24]
}
 8004372:	bf00      	nop
 8004374:	e7fe      	b.n	8004374 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004376:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800437c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00d      	beq.n	800439e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800438a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800438e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	4613      	mov	r3, r2
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	68b9      	ldr	r1, [r7, #8]
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 f83f 	bl	800441c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800439e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3730      	adds	r7, #48	; 0x30
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b08a      	sub	sp, #40	; 0x28
 80043ac:	af02      	add	r7, sp, #8
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	4613      	mov	r3, r2
 80043b4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10a      	bne.n	80043d2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80043bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c0:	f383 8811 	msr	BASEPRI, r3
 80043c4:	f3bf 8f6f 	isb	sy
 80043c8:	f3bf 8f4f 	dsb	sy
 80043cc:	613b      	str	r3, [r7, #16]
}
 80043ce:	bf00      	nop
 80043d0:	e7fe      	b.n	80043d0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	fb02 f303 	mul.w	r3, r2, r3
 80043da:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	3350      	adds	r3, #80	; 0x50
 80043e0:	4618      	mov	r0, r3
 80043e2:	f002 f969 	bl	80066b8 <pvPortMalloc>
 80043e6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d011      	beq.n	8004412 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	3350      	adds	r3, #80	; 0x50
 80043f6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004400:	79fa      	ldrb	r2, [r7, #7]
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	4613      	mov	r3, r2
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 f805 	bl	800441c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004412:	69bb      	ldr	r3, [r7, #24]
	}
 8004414:	4618      	mov	r0, r3
 8004416:	3720      	adds	r7, #32
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]
 8004428:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d103      	bne.n	8004438 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	e002      	b.n	800443e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800444a:	2101      	movs	r1, #1
 800444c:	69b8      	ldr	r0, [r7, #24]
 800444e:	f7ff fecb 	bl	80041e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	78fa      	ldrb	r2, [r7, #3]
 8004456:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800445a:	bf00      	nop
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b08e      	sub	sp, #56	; 0x38
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
 8004470:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004472:	2300      	movs	r3, #0
 8004474:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800447a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800447c:	2b00      	cmp	r3, #0
 800447e:	d10a      	bne.n	8004496 <xQueueGenericSend+0x32>
	__asm volatile
 8004480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004492:	bf00      	nop
 8004494:	e7fe      	b.n	8004494 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d103      	bne.n	80044a4 <xQueueGenericSend+0x40>
 800449c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d101      	bne.n	80044a8 <xQueueGenericSend+0x44>
 80044a4:	2301      	movs	r3, #1
 80044a6:	e000      	b.n	80044aa <xQueueGenericSend+0x46>
 80044a8:	2300      	movs	r3, #0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10a      	bne.n	80044c4 <xQueueGenericSend+0x60>
	__asm volatile
 80044ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b2:	f383 8811 	msr	BASEPRI, r3
 80044b6:	f3bf 8f6f 	isb	sy
 80044ba:	f3bf 8f4f 	dsb	sy
 80044be:	627b      	str	r3, [r7, #36]	; 0x24
}
 80044c0:	bf00      	nop
 80044c2:	e7fe      	b.n	80044c2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d103      	bne.n	80044d2 <xQueueGenericSend+0x6e>
 80044ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d101      	bne.n	80044d6 <xQueueGenericSend+0x72>
 80044d2:	2301      	movs	r3, #1
 80044d4:	e000      	b.n	80044d8 <xQueueGenericSend+0x74>
 80044d6:	2300      	movs	r3, #0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10a      	bne.n	80044f2 <xQueueGenericSend+0x8e>
	__asm volatile
 80044dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e0:	f383 8811 	msr	BASEPRI, r3
 80044e4:	f3bf 8f6f 	isb	sy
 80044e8:	f3bf 8f4f 	dsb	sy
 80044ec:	623b      	str	r3, [r7, #32]
}
 80044ee:	bf00      	nop
 80044f0:	e7fe      	b.n	80044f0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044f2:	f001 fa67 	bl	80059c4 <xTaskGetSchedulerState>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d102      	bne.n	8004502 <xQueueGenericSend+0x9e>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <xQueueGenericSend+0xa2>
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <xQueueGenericSend+0xa4>
 8004506:	2300      	movs	r3, #0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10a      	bne.n	8004522 <xQueueGenericSend+0xbe>
	__asm volatile
 800450c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004510:	f383 8811 	msr	BASEPRI, r3
 8004514:	f3bf 8f6f 	isb	sy
 8004518:	f3bf 8f4f 	dsb	sy
 800451c:	61fb      	str	r3, [r7, #28]
}
 800451e:	bf00      	nop
 8004520:	e7fe      	b.n	8004520 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004522:	f001 ffa7 	bl	8006474 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800452a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800452c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800452e:	429a      	cmp	r2, r3
 8004530:	d302      	bcc.n	8004538 <xQueueGenericSend+0xd4>
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b02      	cmp	r3, #2
 8004536:	d129      	bne.n	800458c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	68b9      	ldr	r1, [r7, #8]
 800453c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800453e:	f000 fa8b 	bl	8004a58 <prvCopyDataToQueue>
 8004542:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004548:	2b00      	cmp	r3, #0
 800454a:	d010      	beq.n	800456e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800454c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800454e:	3324      	adds	r3, #36	; 0x24
 8004550:	4618      	mov	r0, r3
 8004552:	f001 f875 	bl	8005640 <xTaskRemoveFromEventList>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d013      	beq.n	8004584 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800455c:	4b3f      	ldr	r3, [pc, #252]	; (800465c <xQueueGenericSend+0x1f8>)
 800455e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	f3bf 8f6f 	isb	sy
 800456c:	e00a      	b.n	8004584 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800456e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004570:	2b00      	cmp	r3, #0
 8004572:	d007      	beq.n	8004584 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004574:	4b39      	ldr	r3, [pc, #228]	; (800465c <xQueueGenericSend+0x1f8>)
 8004576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004584:	f001 ffa6 	bl	80064d4 <vPortExitCritical>
				return pdPASS;
 8004588:	2301      	movs	r3, #1
 800458a:	e063      	b.n	8004654 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d103      	bne.n	800459a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004592:	f001 ff9f 	bl	80064d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004596:	2300      	movs	r3, #0
 8004598:	e05c      	b.n	8004654 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800459a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800459c:	2b00      	cmp	r3, #0
 800459e:	d106      	bne.n	80045ae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045a0:	f107 0314 	add.w	r3, r7, #20
 80045a4:	4618      	mov	r0, r3
 80045a6:	f001 f8af 	bl	8005708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045aa:	2301      	movs	r3, #1
 80045ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045ae:	f001 ff91 	bl	80064d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045b2:	f000 fe1b 	bl	80051ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045b6:	f001 ff5d 	bl	8006474 <vPortEnterCritical>
 80045ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045c0:	b25b      	sxtb	r3, r3
 80045c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045c6:	d103      	bne.n	80045d0 <xQueueGenericSend+0x16c>
 80045c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045d6:	b25b      	sxtb	r3, r3
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045dc:	d103      	bne.n	80045e6 <xQueueGenericSend+0x182>
 80045de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045e6:	f001 ff75 	bl	80064d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045ea:	1d3a      	adds	r2, r7, #4
 80045ec:	f107 0314 	add.w	r3, r7, #20
 80045f0:	4611      	mov	r1, r2
 80045f2:	4618      	mov	r0, r3
 80045f4:	f001 f89e 	bl	8005734 <xTaskCheckForTimeOut>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d124      	bne.n	8004648 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80045fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004600:	f000 fb22 	bl	8004c48 <prvIsQueueFull>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d018      	beq.n	800463c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800460a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800460c:	3310      	adds	r3, #16
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	4611      	mov	r1, r2
 8004612:	4618      	mov	r0, r3
 8004614:	f000 ffc4 	bl	80055a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004618:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800461a:	f000 faad 	bl	8004b78 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800461e:	f000 fdf3 	bl	8005208 <xTaskResumeAll>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	f47f af7c 	bne.w	8004522 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800462a:	4b0c      	ldr	r3, [pc, #48]	; (800465c <xQueueGenericSend+0x1f8>)
 800462c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004630:	601a      	str	r2, [r3, #0]
 8004632:	f3bf 8f4f 	dsb	sy
 8004636:	f3bf 8f6f 	isb	sy
 800463a:	e772      	b.n	8004522 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800463c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800463e:	f000 fa9b 	bl	8004b78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004642:	f000 fde1 	bl	8005208 <xTaskResumeAll>
 8004646:	e76c      	b.n	8004522 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004648:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800464a:	f000 fa95 	bl	8004b78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800464e:	f000 fddb 	bl	8005208 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004652:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004654:	4618      	mov	r0, r3
 8004656:	3738      	adds	r7, #56	; 0x38
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	e000ed04 	.word	0xe000ed04

08004660 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b090      	sub	sp, #64	; 0x40
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
 800466c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004674:	2b00      	cmp	r3, #0
 8004676:	d10a      	bne.n	800468e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800467c:	f383 8811 	msr	BASEPRI, r3
 8004680:	f3bf 8f6f 	isb	sy
 8004684:	f3bf 8f4f 	dsb	sy
 8004688:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800468a:	bf00      	nop
 800468c:	e7fe      	b.n	800468c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d103      	bne.n	800469c <xQueueGenericSendFromISR+0x3c>
 8004694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <xQueueGenericSendFromISR+0x40>
 800469c:	2301      	movs	r3, #1
 800469e:	e000      	b.n	80046a2 <xQueueGenericSendFromISR+0x42>
 80046a0:	2300      	movs	r3, #0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10a      	bne.n	80046bc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80046a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046aa:	f383 8811 	msr	BASEPRI, r3
 80046ae:	f3bf 8f6f 	isb	sy
 80046b2:	f3bf 8f4f 	dsb	sy
 80046b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80046b8:	bf00      	nop
 80046ba:	e7fe      	b.n	80046ba <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d103      	bne.n	80046ca <xQueueGenericSendFromISR+0x6a>
 80046c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d101      	bne.n	80046ce <xQueueGenericSendFromISR+0x6e>
 80046ca:	2301      	movs	r3, #1
 80046cc:	e000      	b.n	80046d0 <xQueueGenericSendFromISR+0x70>
 80046ce:	2300      	movs	r3, #0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10a      	bne.n	80046ea <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80046d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d8:	f383 8811 	msr	BASEPRI, r3
 80046dc:	f3bf 8f6f 	isb	sy
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	623b      	str	r3, [r7, #32]
}
 80046e6:	bf00      	nop
 80046e8:	e7fe      	b.n	80046e8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80046ea:	f001 ffa5 	bl	8006638 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80046ee:	f3ef 8211 	mrs	r2, BASEPRI
 80046f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f6:	f383 8811 	msr	BASEPRI, r3
 80046fa:	f3bf 8f6f 	isb	sy
 80046fe:	f3bf 8f4f 	dsb	sy
 8004702:	61fa      	str	r2, [r7, #28]
 8004704:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004706:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004708:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800470a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800470c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800470e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004712:	429a      	cmp	r2, r3
 8004714:	d302      	bcc.n	800471c <xQueueGenericSendFromISR+0xbc>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b02      	cmp	r3, #2
 800471a:	d12f      	bne.n	800477c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800471c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004722:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	68b9      	ldr	r1, [r7, #8]
 8004730:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004732:	f000 f991 	bl	8004a58 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004736:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800473a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800473e:	d112      	bne.n	8004766 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004744:	2b00      	cmp	r3, #0
 8004746:	d016      	beq.n	8004776 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800474a:	3324      	adds	r3, #36	; 0x24
 800474c:	4618      	mov	r0, r3
 800474e:	f000 ff77 	bl	8005640 <xTaskRemoveFromEventList>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00e      	beq.n	8004776 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00b      	beq.n	8004776 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	e007      	b.n	8004776 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004766:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800476a:	3301      	adds	r3, #1
 800476c:	b2db      	uxtb	r3, r3
 800476e:	b25a      	sxtb	r2, r3
 8004770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004772:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004776:	2301      	movs	r3, #1
 8004778:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800477a:	e001      	b.n	8004780 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800477c:	2300      	movs	r3, #0
 800477e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004782:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800478a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800478c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800478e:	4618      	mov	r0, r3
 8004790:	3740      	adds	r7, #64	; 0x40
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
	...

08004798 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08c      	sub	sp, #48	; 0x30
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80047a4:	2300      	movs	r3, #0
 80047a6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80047ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d10a      	bne.n	80047c8 <xQueueReceive+0x30>
	__asm volatile
 80047b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b6:	f383 8811 	msr	BASEPRI, r3
 80047ba:	f3bf 8f6f 	isb	sy
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	623b      	str	r3, [r7, #32]
}
 80047c4:	bf00      	nop
 80047c6:	e7fe      	b.n	80047c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d103      	bne.n	80047d6 <xQueueReceive+0x3e>
 80047ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d101      	bne.n	80047da <xQueueReceive+0x42>
 80047d6:	2301      	movs	r3, #1
 80047d8:	e000      	b.n	80047dc <xQueueReceive+0x44>
 80047da:	2300      	movs	r3, #0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10a      	bne.n	80047f6 <xQueueReceive+0x5e>
	__asm volatile
 80047e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e4:	f383 8811 	msr	BASEPRI, r3
 80047e8:	f3bf 8f6f 	isb	sy
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	61fb      	str	r3, [r7, #28]
}
 80047f2:	bf00      	nop
 80047f4:	e7fe      	b.n	80047f4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047f6:	f001 f8e5 	bl	80059c4 <xTaskGetSchedulerState>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d102      	bne.n	8004806 <xQueueReceive+0x6e>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <xQueueReceive+0x72>
 8004806:	2301      	movs	r3, #1
 8004808:	e000      	b.n	800480c <xQueueReceive+0x74>
 800480a:	2300      	movs	r3, #0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10a      	bne.n	8004826 <xQueueReceive+0x8e>
	__asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	61bb      	str	r3, [r7, #24]
}
 8004822:	bf00      	nop
 8004824:	e7fe      	b.n	8004824 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004826:	f001 fe25 	bl	8006474 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800482a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800482c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	2b00      	cmp	r3, #0
 8004834:	d01f      	beq.n	8004876 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004836:	68b9      	ldr	r1, [r7, #8]
 8004838:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800483a:	f000 f977 	bl	8004b2c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800483e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004840:	1e5a      	subs	r2, r3, #1
 8004842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004844:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00f      	beq.n	800486e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800484e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004850:	3310      	adds	r3, #16
 8004852:	4618      	mov	r0, r3
 8004854:	f000 fef4 	bl	8005640 <xTaskRemoveFromEventList>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d007      	beq.n	800486e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800485e:	4b3d      	ldr	r3, [pc, #244]	; (8004954 <xQueueReceive+0x1bc>)
 8004860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	f3bf 8f4f 	dsb	sy
 800486a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800486e:	f001 fe31 	bl	80064d4 <vPortExitCritical>
				return pdPASS;
 8004872:	2301      	movs	r3, #1
 8004874:	e069      	b.n	800494a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d103      	bne.n	8004884 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800487c:	f001 fe2a 	bl	80064d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004880:	2300      	movs	r3, #0
 8004882:	e062      	b.n	800494a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004886:	2b00      	cmp	r3, #0
 8004888:	d106      	bne.n	8004898 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800488a:	f107 0310 	add.w	r3, r7, #16
 800488e:	4618      	mov	r0, r3
 8004890:	f000 ff3a 	bl	8005708 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004894:	2301      	movs	r3, #1
 8004896:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004898:	f001 fe1c 	bl	80064d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800489c:	f000 fca6 	bl	80051ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048a0:	f001 fde8 	bl	8006474 <vPortEnterCritical>
 80048a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048aa:	b25b      	sxtb	r3, r3
 80048ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048b0:	d103      	bne.n	80048ba <xQueueReceive+0x122>
 80048b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048c0:	b25b      	sxtb	r3, r3
 80048c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048c6:	d103      	bne.n	80048d0 <xQueueReceive+0x138>
 80048c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048d0:	f001 fe00 	bl	80064d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048d4:	1d3a      	adds	r2, r7, #4
 80048d6:	f107 0310 	add.w	r3, r7, #16
 80048da:	4611      	mov	r1, r2
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 ff29 	bl	8005734 <xTaskCheckForTimeOut>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d123      	bne.n	8004930 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048ea:	f000 f997 	bl	8004c1c <prvIsQueueEmpty>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d017      	beq.n	8004924 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f6:	3324      	adds	r3, #36	; 0x24
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	4611      	mov	r1, r2
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 fe4f 	bl	80055a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004902:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004904:	f000 f938 	bl	8004b78 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004908:	f000 fc7e 	bl	8005208 <xTaskResumeAll>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d189      	bne.n	8004826 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004912:	4b10      	ldr	r3, [pc, #64]	; (8004954 <xQueueReceive+0x1bc>)
 8004914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	f3bf 8f4f 	dsb	sy
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	e780      	b.n	8004826 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004924:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004926:	f000 f927 	bl	8004b78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800492a:	f000 fc6d 	bl	8005208 <xTaskResumeAll>
 800492e:	e77a      	b.n	8004826 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004932:	f000 f921 	bl	8004b78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004936:	f000 fc67 	bl	8005208 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800493a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800493c:	f000 f96e 	bl	8004c1c <prvIsQueueEmpty>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	f43f af6f 	beq.w	8004826 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004948:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800494a:	4618      	mov	r0, r3
 800494c:	3730      	adds	r7, #48	; 0x30
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	e000ed04 	.word	0xe000ed04

08004958 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08e      	sub	sp, #56	; 0x38
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10a      	bne.n	8004984 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800496e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004972:	f383 8811 	msr	BASEPRI, r3
 8004976:	f3bf 8f6f 	isb	sy
 800497a:	f3bf 8f4f 	dsb	sy
 800497e:	623b      	str	r3, [r7, #32]
}
 8004980:	bf00      	nop
 8004982:	e7fe      	b.n	8004982 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d103      	bne.n	8004992 <xQueueReceiveFromISR+0x3a>
 800498a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <xQueueReceiveFromISR+0x3e>
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <xQueueReceiveFromISR+0x40>
 8004996:	2300      	movs	r3, #0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d10a      	bne.n	80049b2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800499c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a0:	f383 8811 	msr	BASEPRI, r3
 80049a4:	f3bf 8f6f 	isb	sy
 80049a8:	f3bf 8f4f 	dsb	sy
 80049ac:	61fb      	str	r3, [r7, #28]
}
 80049ae:	bf00      	nop
 80049b0:	e7fe      	b.n	80049b0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80049b2:	f001 fe41 	bl	8006638 <vPortValidateInterruptPriority>
	__asm volatile
 80049b6:	f3ef 8211 	mrs	r2, BASEPRI
 80049ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049be:	f383 8811 	msr	BASEPRI, r3
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	f3bf 8f4f 	dsb	sy
 80049ca:	61ba      	str	r2, [r7, #24]
 80049cc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80049ce:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80049d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d02f      	beq.n	8004a3e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80049de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80049e8:	68b9      	ldr	r1, [r7, #8]
 80049ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049ec:	f000 f89e 	bl	8004b2c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80049f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f2:	1e5a      	subs	r2, r3, #1
 80049f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80049f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80049fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a00:	d112      	bne.n	8004a28 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d016      	beq.n	8004a38 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0c:	3310      	adds	r3, #16
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 fe16 	bl	8005640 <xTaskRemoveFromEventList>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00e      	beq.n	8004a38 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00b      	beq.n	8004a38 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	e007      	b.n	8004a38 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004a28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	b25a      	sxtb	r2, r3
 8004a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	637b      	str	r3, [r7, #52]	; 0x34
 8004a3c:	e001      	b.n	8004a42 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	637b      	str	r3, [r7, #52]	; 0x34
 8004a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a44:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	f383 8811 	msr	BASEPRI, r3
}
 8004a4c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3738      	adds	r7, #56	; 0x38
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004a64:	2300      	movs	r3, #0
 8004a66:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10d      	bne.n	8004a92 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d14d      	bne.n	8004b1a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 ffbc 	bl	8005a00 <xTaskPriorityDisinherit>
 8004a88:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	609a      	str	r2, [r3, #8]
 8004a90:	e043      	b.n	8004b1a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d119      	bne.n	8004acc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6858      	ldr	r0, [r3, #4]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	68b9      	ldr	r1, [r7, #8]
 8004aa4:	f002 f81e 	bl	8006ae4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	441a      	add	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d32b      	bcc.n	8004b1a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	605a      	str	r2, [r3, #4]
 8004aca:	e026      	b.n	8004b1a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	68d8      	ldr	r0, [r3, #12]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	68b9      	ldr	r1, [r7, #8]
 8004ad8:	f002 f804 	bl	8006ae4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	68da      	ldr	r2, [r3, #12]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae4:	425b      	negs	r3, r3
 8004ae6:	441a      	add	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	68da      	ldr	r2, [r3, #12]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d207      	bcs.n	8004b08 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b00:	425b      	negs	r3, r3
 8004b02:	441a      	add	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d105      	bne.n	8004b1a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d002      	beq.n	8004b1a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1c5a      	adds	r2, r3, #1
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004b22:	697b      	ldr	r3, [r7, #20]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3718      	adds	r7, #24
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d018      	beq.n	8004b70 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	68da      	ldr	r2, [r3, #12]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	441a      	add	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	68da      	ldr	r2, [r3, #12]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d303      	bcc.n	8004b60 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	68d9      	ldr	r1, [r3, #12]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	461a      	mov	r2, r3
 8004b6a:	6838      	ldr	r0, [r7, #0]
 8004b6c:	f001 ffba 	bl	8006ae4 <memcpy>
	}
}
 8004b70:	bf00      	nop
 8004b72:	3708      	adds	r7, #8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b80:	f001 fc78 	bl	8006474 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b8a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b8c:	e011      	b.n	8004bb2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d012      	beq.n	8004bbc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	3324      	adds	r3, #36	; 0x24
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fd50 	bl	8005640 <xTaskRemoveFromEventList>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004ba6:	f000 fe27 	bl	80057f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	3b01      	subs	r3, #1
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	dce9      	bgt.n	8004b8e <prvUnlockQueue+0x16>
 8004bba:	e000      	b.n	8004bbe <prvUnlockQueue+0x46>
					break;
 8004bbc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	22ff      	movs	r2, #255	; 0xff
 8004bc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004bc6:	f001 fc85 	bl	80064d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004bca:	f001 fc53 	bl	8006474 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004bd4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004bd6:	e011      	b.n	8004bfc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d012      	beq.n	8004c06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3310      	adds	r3, #16
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 fd2b 	bl	8005640 <xTaskRemoveFromEventList>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004bf0:	f000 fe02 	bl	80057f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004bf4:	7bbb      	ldrb	r3, [r7, #14]
 8004bf6:	3b01      	subs	r3, #1
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004bfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	dce9      	bgt.n	8004bd8 <prvUnlockQueue+0x60>
 8004c04:	e000      	b.n	8004c08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004c06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	22ff      	movs	r2, #255	; 0xff
 8004c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004c10:	f001 fc60 	bl	80064d4 <vPortExitCritical>
}
 8004c14:	bf00      	nop
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004c24:	f001 fc26 	bl	8006474 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d102      	bne.n	8004c36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004c30:	2301      	movs	r3, #1
 8004c32:	60fb      	str	r3, [r7, #12]
 8004c34:	e001      	b.n	8004c3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004c36:	2300      	movs	r3, #0
 8004c38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c3a:	f001 fc4b 	bl	80064d4 <vPortExitCritical>

	return xReturn;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004c50:	f001 fc10 	bl	8006474 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d102      	bne.n	8004c66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004c60:	2301      	movs	r3, #1
 8004c62:	60fb      	str	r3, [r7, #12]
 8004c64:	e001      	b.n	8004c6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004c66:	2300      	movs	r3, #0
 8004c68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c6a:	f001 fc33 	bl	80064d4 <vPortExitCritical>

	return xReturn;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c82:	2300      	movs	r3, #0
 8004c84:	60fb      	str	r3, [r7, #12]
 8004c86:	e014      	b.n	8004cb2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004c88:	4a0f      	ldr	r2, [pc, #60]	; (8004cc8 <vQueueAddToRegistry+0x50>)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10b      	bne.n	8004cac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004c94:	490c      	ldr	r1, [pc, #48]	; (8004cc8 <vQueueAddToRegistry+0x50>)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004c9e:	4a0a      	ldr	r2, [pc, #40]	; (8004cc8 <vQueueAddToRegistry+0x50>)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	00db      	lsls	r3, r3, #3
 8004ca4:	4413      	add	r3, r2
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004caa:	e006      	b.n	8004cba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	3301      	adds	r3, #1
 8004cb0:	60fb      	str	r3, [r7, #12]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2b07      	cmp	r3, #7
 8004cb6:	d9e7      	bls.n	8004c88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004cb8:	bf00      	nop
 8004cba:	bf00      	nop
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	20000958 	.word	0x20000958

08004ccc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b086      	sub	sp, #24
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004cdc:	f001 fbca 	bl	8006474 <vPortEnterCritical>
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ce6:	b25b      	sxtb	r3, r3
 8004ce8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cec:	d103      	bne.n	8004cf6 <vQueueWaitForMessageRestricted+0x2a>
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cfc:	b25b      	sxtb	r3, r3
 8004cfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d02:	d103      	bne.n	8004d0c <vQueueWaitForMessageRestricted+0x40>
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d0c:	f001 fbe2 	bl	80064d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d106      	bne.n	8004d26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	3324      	adds	r3, #36	; 0x24
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	68b9      	ldr	r1, [r7, #8]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f000 fc61 	bl	80055e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004d26:	6978      	ldr	r0, [r7, #20]
 8004d28:	f7ff ff26 	bl	8004b78 <prvUnlockQueue>
	}
 8004d2c:	bf00      	nop
 8004d2e:	3718      	adds	r7, #24
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b08e      	sub	sp, #56	; 0x38
 8004d38:	af04      	add	r7, sp, #16
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
 8004d40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d10a      	bne.n	8004d5e <xTaskCreateStatic+0x2a>
	__asm volatile
 8004d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d4c:	f383 8811 	msr	BASEPRI, r3
 8004d50:	f3bf 8f6f 	isb	sy
 8004d54:	f3bf 8f4f 	dsb	sy
 8004d58:	623b      	str	r3, [r7, #32]
}
 8004d5a:	bf00      	nop
 8004d5c:	e7fe      	b.n	8004d5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10a      	bne.n	8004d7a <xTaskCreateStatic+0x46>
	__asm volatile
 8004d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d68:	f383 8811 	msr	BASEPRI, r3
 8004d6c:	f3bf 8f6f 	isb	sy
 8004d70:	f3bf 8f4f 	dsb	sy
 8004d74:	61fb      	str	r3, [r7, #28]
}
 8004d76:	bf00      	nop
 8004d78:	e7fe      	b.n	8004d78 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d7a:	23bc      	movs	r3, #188	; 0xbc
 8004d7c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	2bbc      	cmp	r3, #188	; 0xbc
 8004d82:	d00a      	beq.n	8004d9a <xTaskCreateStatic+0x66>
	__asm volatile
 8004d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	61bb      	str	r3, [r7, #24]
}
 8004d96:	bf00      	nop
 8004d98:	e7fe      	b.n	8004d98 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004d9a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d01e      	beq.n	8004de0 <xTaskCreateStatic+0xac>
 8004da2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d01b      	beq.n	8004de0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004daa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004db0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db4:	2202      	movs	r2, #2
 8004db6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004dba:	2300      	movs	r3, #0
 8004dbc:	9303      	str	r3, [sp, #12]
 8004dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc0:	9302      	str	r3, [sp, #8]
 8004dc2:	f107 0314 	add.w	r3, r7, #20
 8004dc6:	9301      	str	r3, [sp, #4]
 8004dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 f850 	bl	8004e78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004dd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004dda:	f000 f8f3 	bl	8004fc4 <prvAddNewTaskToReadyList>
 8004dde:	e001      	b.n	8004de4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004de4:	697b      	ldr	r3, [r7, #20]
	}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3728      	adds	r7, #40	; 0x28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b08c      	sub	sp, #48	; 0x30
 8004df2:	af04      	add	r7, sp, #16
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	60b9      	str	r1, [r7, #8]
 8004df8:	603b      	str	r3, [r7, #0]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004dfe:	88fb      	ldrh	r3, [r7, #6]
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	4618      	mov	r0, r3
 8004e04:	f001 fc58 	bl	80066b8 <pvPortMalloc>
 8004e08:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00e      	beq.n	8004e2e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004e10:	20bc      	movs	r0, #188	; 0xbc
 8004e12:	f001 fc51 	bl	80066b8 <pvPortMalloc>
 8004e16:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d003      	beq.n	8004e26 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	697a      	ldr	r2, [r7, #20]
 8004e22:	631a      	str	r2, [r3, #48]	; 0x30
 8004e24:	e005      	b.n	8004e32 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e26:	6978      	ldr	r0, [r7, #20]
 8004e28:	f001 fd12 	bl	8006850 <vPortFree>
 8004e2c:	e001      	b.n	8004e32 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d017      	beq.n	8004e68 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e40:	88fa      	ldrh	r2, [r7, #6]
 8004e42:	2300      	movs	r3, #0
 8004e44:	9303      	str	r3, [sp, #12]
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	9302      	str	r3, [sp, #8]
 8004e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e4c:	9301      	str	r3, [sp, #4]
 8004e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e50:	9300      	str	r3, [sp, #0]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	68b9      	ldr	r1, [r7, #8]
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f000 f80e 	bl	8004e78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e5c:	69f8      	ldr	r0, [r7, #28]
 8004e5e:	f000 f8b1 	bl	8004fc4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e62:	2301      	movs	r3, #1
 8004e64:	61bb      	str	r3, [r7, #24]
 8004e66:	e002      	b.n	8004e6e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e6e:	69bb      	ldr	r3, [r7, #24]
	}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3720      	adds	r7, #32
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}

08004e78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b088      	sub	sp, #32
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
 8004e84:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e88:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	461a      	mov	r2, r3
 8004e90:	21a5      	movs	r1, #165	; 0xa5
 8004e92:	f001 fe35 	bl	8006b00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	f023 0307 	bic.w	r3, r3, #7
 8004eae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	f003 0307 	and.w	r3, r3, #7
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00a      	beq.n	8004ed0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ebe:	f383 8811 	msr	BASEPRI, r3
 8004ec2:	f3bf 8f6f 	isb	sy
 8004ec6:	f3bf 8f4f 	dsb	sy
 8004eca:	617b      	str	r3, [r7, #20]
}
 8004ecc:	bf00      	nop
 8004ece:	e7fe      	b.n	8004ece <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d01f      	beq.n	8004f16 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	61fb      	str	r3, [r7, #28]
 8004eda:	e012      	b.n	8004f02 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	7819      	ldrb	r1, [r3, #0]
 8004ee4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	4413      	add	r3, r2
 8004eea:	3334      	adds	r3, #52	; 0x34
 8004eec:	460a      	mov	r2, r1
 8004eee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ef0:	68ba      	ldr	r2, [r7, #8]
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d006      	beq.n	8004f0a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	3301      	adds	r3, #1
 8004f00:	61fb      	str	r3, [r7, #28]
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	2b0f      	cmp	r3, #15
 8004f06:	d9e9      	bls.n	8004edc <prvInitialiseNewTask+0x64>
 8004f08:	e000      	b.n	8004f0c <prvInitialiseNewTask+0x94>
			{
				break;
 8004f0a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f14:	e003      	b.n	8004f1e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f20:	2b37      	cmp	r3, #55	; 0x37
 8004f22:	d901      	bls.n	8004f28 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004f24:	2337      	movs	r3, #55	; 0x37
 8004f26:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f2c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f32:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f36:	2200      	movs	r2, #0
 8004f38:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7ff f8be 	bl	80040c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f46:	3318      	adds	r3, #24
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff f8b9 	bl	80040c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f56:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f62:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f66:	2200      	movs	r2, #0
 8004f68:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f76:	3354      	adds	r3, #84	; 0x54
 8004f78:	2260      	movs	r2, #96	; 0x60
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f001 fdbf 	bl	8006b00 <memset>
 8004f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f84:	4a0c      	ldr	r2, [pc, #48]	; (8004fb8 <prvInitialiseNewTask+0x140>)
 8004f86:	659a      	str	r2, [r3, #88]	; 0x58
 8004f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8a:	4a0c      	ldr	r2, [pc, #48]	; (8004fbc <prvInitialiseNewTask+0x144>)
 8004f8c:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f90:	4a0b      	ldr	r2, [pc, #44]	; (8004fc0 <prvInitialiseNewTask+0x148>)
 8004f92:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f94:	683a      	ldr	r2, [r7, #0]
 8004f96:	68f9      	ldr	r1, [r7, #12]
 8004f98:	69b8      	ldr	r0, [r7, #24]
 8004f9a:	f001 f941 	bl	8006220 <pxPortInitialiseStack>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d002      	beq.n	8004fb0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fb0:	bf00      	nop
 8004fb2:	3720      	adds	r7, #32
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	080075dc 	.word	0x080075dc
 8004fbc:	080075fc 	.word	0x080075fc
 8004fc0:	080075bc 	.word	0x080075bc

08004fc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004fcc:	f001 fa52 	bl	8006474 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004fd0:	4b2d      	ldr	r3, [pc, #180]	; (8005088 <prvAddNewTaskToReadyList+0xc4>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	4a2c      	ldr	r2, [pc, #176]	; (8005088 <prvAddNewTaskToReadyList+0xc4>)
 8004fd8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004fda:	4b2c      	ldr	r3, [pc, #176]	; (800508c <prvAddNewTaskToReadyList+0xc8>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d109      	bne.n	8004ff6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004fe2:	4a2a      	ldr	r2, [pc, #168]	; (800508c <prvAddNewTaskToReadyList+0xc8>)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004fe8:	4b27      	ldr	r3, [pc, #156]	; (8005088 <prvAddNewTaskToReadyList+0xc4>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d110      	bne.n	8005012 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ff0:	f000 fc26 	bl	8005840 <prvInitialiseTaskLists>
 8004ff4:	e00d      	b.n	8005012 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004ff6:	4b26      	ldr	r3, [pc, #152]	; (8005090 <prvAddNewTaskToReadyList+0xcc>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d109      	bne.n	8005012 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004ffe:	4b23      	ldr	r3, [pc, #140]	; (800508c <prvAddNewTaskToReadyList+0xc8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005008:	429a      	cmp	r2, r3
 800500a:	d802      	bhi.n	8005012 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800500c:	4a1f      	ldr	r2, [pc, #124]	; (800508c <prvAddNewTaskToReadyList+0xc8>)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005012:	4b20      	ldr	r3, [pc, #128]	; (8005094 <prvAddNewTaskToReadyList+0xd0>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	3301      	adds	r3, #1
 8005018:	4a1e      	ldr	r2, [pc, #120]	; (8005094 <prvAddNewTaskToReadyList+0xd0>)
 800501a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800501c:	4b1d      	ldr	r3, [pc, #116]	; (8005094 <prvAddNewTaskToReadyList+0xd0>)
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005028:	4b1b      	ldr	r3, [pc, #108]	; (8005098 <prvAddNewTaskToReadyList+0xd4>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	429a      	cmp	r2, r3
 800502e:	d903      	bls.n	8005038 <prvAddNewTaskToReadyList+0x74>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005034:	4a18      	ldr	r2, [pc, #96]	; (8005098 <prvAddNewTaskToReadyList+0xd4>)
 8005036:	6013      	str	r3, [r2, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800503c:	4613      	mov	r3, r2
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	4413      	add	r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4a15      	ldr	r2, [pc, #84]	; (800509c <prvAddNewTaskToReadyList+0xd8>)
 8005046:	441a      	add	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	3304      	adds	r3, #4
 800504c:	4619      	mov	r1, r3
 800504e:	4610      	mov	r0, r2
 8005050:	f7ff f843 	bl	80040da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005054:	f001 fa3e 	bl	80064d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005058:	4b0d      	ldr	r3, [pc, #52]	; (8005090 <prvAddNewTaskToReadyList+0xcc>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00e      	beq.n	800507e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005060:	4b0a      	ldr	r3, [pc, #40]	; (800508c <prvAddNewTaskToReadyList+0xc8>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506a:	429a      	cmp	r2, r3
 800506c:	d207      	bcs.n	800507e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800506e:	4b0c      	ldr	r3, [pc, #48]	; (80050a0 <prvAddNewTaskToReadyList+0xdc>)
 8005070:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005074:	601a      	str	r2, [r3, #0]
 8005076:	f3bf 8f4f 	dsb	sy
 800507a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800507e:	bf00      	nop
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	20000e6c 	.word	0x20000e6c
 800508c:	20000998 	.word	0x20000998
 8005090:	20000e78 	.word	0x20000e78
 8005094:	20000e88 	.word	0x20000e88
 8005098:	20000e74 	.word	0x20000e74
 800509c:	2000099c 	.word	0x2000099c
 80050a0:	e000ed04 	.word	0xe000ed04

080050a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80050ac:	2300      	movs	r3, #0
 80050ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d017      	beq.n	80050e6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80050b6:	4b13      	ldr	r3, [pc, #76]	; (8005104 <vTaskDelay+0x60>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00a      	beq.n	80050d4 <vTaskDelay+0x30>
	__asm volatile
 80050be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	60bb      	str	r3, [r7, #8]
}
 80050d0:	bf00      	nop
 80050d2:	e7fe      	b.n	80050d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80050d4:	f000 f88a 	bl	80051ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80050d8:	2100      	movs	r1, #0
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 fcfe 	bl	8005adc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80050e0:	f000 f892 	bl	8005208 <xTaskResumeAll>
 80050e4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d107      	bne.n	80050fc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80050ec:	4b06      	ldr	r3, [pc, #24]	; (8005108 <vTaskDelay+0x64>)
 80050ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050fc:	bf00      	nop
 80050fe:	3710      	adds	r7, #16
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	20000e94 	.word	0x20000e94
 8005108:	e000ed04 	.word	0xe000ed04

0800510c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b08a      	sub	sp, #40	; 0x28
 8005110:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005112:	2300      	movs	r3, #0
 8005114:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005116:	2300      	movs	r3, #0
 8005118:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800511a:	463a      	mov	r2, r7
 800511c:	1d39      	adds	r1, r7, #4
 800511e:	f107 0308 	add.w	r3, r7, #8
 8005122:	4618      	mov	r0, r3
 8005124:	f7fe ff78 	bl	8004018 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005128:	6839      	ldr	r1, [r7, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	9202      	str	r2, [sp, #8]
 8005130:	9301      	str	r3, [sp, #4]
 8005132:	2300      	movs	r3, #0
 8005134:	9300      	str	r3, [sp, #0]
 8005136:	2300      	movs	r3, #0
 8005138:	460a      	mov	r2, r1
 800513a:	4924      	ldr	r1, [pc, #144]	; (80051cc <vTaskStartScheduler+0xc0>)
 800513c:	4824      	ldr	r0, [pc, #144]	; (80051d0 <vTaskStartScheduler+0xc4>)
 800513e:	f7ff fdf9 	bl	8004d34 <xTaskCreateStatic>
 8005142:	4603      	mov	r3, r0
 8005144:	4a23      	ldr	r2, [pc, #140]	; (80051d4 <vTaskStartScheduler+0xc8>)
 8005146:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005148:	4b22      	ldr	r3, [pc, #136]	; (80051d4 <vTaskStartScheduler+0xc8>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005150:	2301      	movs	r3, #1
 8005152:	617b      	str	r3, [r7, #20]
 8005154:	e001      	b.n	800515a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005156:	2300      	movs	r3, #0
 8005158:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d102      	bne.n	8005166 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005160:	f000 fd10 	bl	8005b84 <xTimerCreateTimerTask>
 8005164:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d11b      	bne.n	80051a4 <vTaskStartScheduler+0x98>
	__asm volatile
 800516c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005170:	f383 8811 	msr	BASEPRI, r3
 8005174:	f3bf 8f6f 	isb	sy
 8005178:	f3bf 8f4f 	dsb	sy
 800517c:	613b      	str	r3, [r7, #16]
}
 800517e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005180:	4b15      	ldr	r3, [pc, #84]	; (80051d8 <vTaskStartScheduler+0xcc>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3354      	adds	r3, #84	; 0x54
 8005186:	4a15      	ldr	r2, [pc, #84]	; (80051dc <vTaskStartScheduler+0xd0>)
 8005188:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800518a:	4b15      	ldr	r3, [pc, #84]	; (80051e0 <vTaskStartScheduler+0xd4>)
 800518c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005190:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005192:	4b14      	ldr	r3, [pc, #80]	; (80051e4 <vTaskStartScheduler+0xd8>)
 8005194:	2201      	movs	r2, #1
 8005196:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005198:	4b13      	ldr	r3, [pc, #76]	; (80051e8 <vTaskStartScheduler+0xdc>)
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800519e:	f001 f8c7 	bl	8006330 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80051a2:	e00e      	b.n	80051c2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051aa:	d10a      	bne.n	80051c2 <vTaskStartScheduler+0xb6>
	__asm volatile
 80051ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b0:	f383 8811 	msr	BASEPRI, r3
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	60fb      	str	r3, [r7, #12]
}
 80051be:	bf00      	nop
 80051c0:	e7fe      	b.n	80051c0 <vTaskStartScheduler+0xb4>
}
 80051c2:	bf00      	nop
 80051c4:	3718      	adds	r7, #24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	0800752c 	.word	0x0800752c
 80051d0:	08005811 	.word	0x08005811
 80051d4:	20000e90 	.word	0x20000e90
 80051d8:	20000998 	.word	0x20000998
 80051dc:	20000010 	.word	0x20000010
 80051e0:	20000e8c 	.word	0x20000e8c
 80051e4:	20000e78 	.word	0x20000e78
 80051e8:	20000e70 	.word	0x20000e70

080051ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80051f0:	4b04      	ldr	r3, [pc, #16]	; (8005204 <vTaskSuspendAll+0x18>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3301      	adds	r3, #1
 80051f6:	4a03      	ldr	r2, [pc, #12]	; (8005204 <vTaskSuspendAll+0x18>)
 80051f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80051fa:	bf00      	nop
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	20000e94 	.word	0x20000e94

08005208 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800520e:	2300      	movs	r3, #0
 8005210:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005212:	2300      	movs	r3, #0
 8005214:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005216:	4b42      	ldr	r3, [pc, #264]	; (8005320 <xTaskResumeAll+0x118>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d10a      	bne.n	8005234 <xTaskResumeAll+0x2c>
	__asm volatile
 800521e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005222:	f383 8811 	msr	BASEPRI, r3
 8005226:	f3bf 8f6f 	isb	sy
 800522a:	f3bf 8f4f 	dsb	sy
 800522e:	603b      	str	r3, [r7, #0]
}
 8005230:	bf00      	nop
 8005232:	e7fe      	b.n	8005232 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005234:	f001 f91e 	bl	8006474 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005238:	4b39      	ldr	r3, [pc, #228]	; (8005320 <xTaskResumeAll+0x118>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3b01      	subs	r3, #1
 800523e:	4a38      	ldr	r2, [pc, #224]	; (8005320 <xTaskResumeAll+0x118>)
 8005240:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005242:	4b37      	ldr	r3, [pc, #220]	; (8005320 <xTaskResumeAll+0x118>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d162      	bne.n	8005310 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800524a:	4b36      	ldr	r3, [pc, #216]	; (8005324 <xTaskResumeAll+0x11c>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d05e      	beq.n	8005310 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005252:	e02f      	b.n	80052b4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005254:	4b34      	ldr	r3, [pc, #208]	; (8005328 <xTaskResumeAll+0x120>)
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	3318      	adds	r3, #24
 8005260:	4618      	mov	r0, r3
 8005262:	f7fe ff97 	bl	8004194 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	3304      	adds	r3, #4
 800526a:	4618      	mov	r0, r3
 800526c:	f7fe ff92 	bl	8004194 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005274:	4b2d      	ldr	r3, [pc, #180]	; (800532c <xTaskResumeAll+0x124>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	429a      	cmp	r2, r3
 800527a:	d903      	bls.n	8005284 <xTaskResumeAll+0x7c>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005280:	4a2a      	ldr	r2, [pc, #168]	; (800532c <xTaskResumeAll+0x124>)
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005288:	4613      	mov	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	4413      	add	r3, r2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4a27      	ldr	r2, [pc, #156]	; (8005330 <xTaskResumeAll+0x128>)
 8005292:	441a      	add	r2, r3
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	3304      	adds	r3, #4
 8005298:	4619      	mov	r1, r3
 800529a:	4610      	mov	r0, r2
 800529c:	f7fe ff1d 	bl	80040da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a4:	4b23      	ldr	r3, [pc, #140]	; (8005334 <xTaskResumeAll+0x12c>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d302      	bcc.n	80052b4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80052ae:	4b22      	ldr	r3, [pc, #136]	; (8005338 <xTaskResumeAll+0x130>)
 80052b0:	2201      	movs	r2, #1
 80052b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80052b4:	4b1c      	ldr	r3, [pc, #112]	; (8005328 <xTaskResumeAll+0x120>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1cb      	bne.n	8005254 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80052c2:	f000 fb5f 	bl	8005984 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80052c6:	4b1d      	ldr	r3, [pc, #116]	; (800533c <xTaskResumeAll+0x134>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d010      	beq.n	80052f4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80052d2:	f000 f847 	bl	8005364 <xTaskIncrementTick>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d002      	beq.n	80052e2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80052dc:	4b16      	ldr	r3, [pc, #88]	; (8005338 <xTaskResumeAll+0x130>)
 80052de:	2201      	movs	r2, #1
 80052e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	3b01      	subs	r3, #1
 80052e6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1f1      	bne.n	80052d2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80052ee:	4b13      	ldr	r3, [pc, #76]	; (800533c <xTaskResumeAll+0x134>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80052f4:	4b10      	ldr	r3, [pc, #64]	; (8005338 <xTaskResumeAll+0x130>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d009      	beq.n	8005310 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80052fc:	2301      	movs	r3, #1
 80052fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005300:	4b0f      	ldr	r3, [pc, #60]	; (8005340 <xTaskResumeAll+0x138>)
 8005302:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005306:	601a      	str	r2, [r3, #0]
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005310:	f001 f8e0 	bl	80064d4 <vPortExitCritical>

	return xAlreadyYielded;
 8005314:	68bb      	ldr	r3, [r7, #8]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	20000e94 	.word	0x20000e94
 8005324:	20000e6c 	.word	0x20000e6c
 8005328:	20000e2c 	.word	0x20000e2c
 800532c:	20000e74 	.word	0x20000e74
 8005330:	2000099c 	.word	0x2000099c
 8005334:	20000998 	.word	0x20000998
 8005338:	20000e80 	.word	0x20000e80
 800533c:	20000e7c 	.word	0x20000e7c
 8005340:	e000ed04 	.word	0xe000ed04

08005344 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800534a:	4b05      	ldr	r3, [pc, #20]	; (8005360 <xTaskGetTickCount+0x1c>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005350:	687b      	ldr	r3, [r7, #4]
}
 8005352:	4618      	mov	r0, r3
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	20000e70 	.word	0x20000e70

08005364 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800536a:	2300      	movs	r3, #0
 800536c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800536e:	4b4f      	ldr	r3, [pc, #316]	; (80054ac <xTaskIncrementTick+0x148>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2b00      	cmp	r3, #0
 8005374:	f040 808f 	bne.w	8005496 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005378:	4b4d      	ldr	r3, [pc, #308]	; (80054b0 <xTaskIncrementTick+0x14c>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3301      	adds	r3, #1
 800537e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005380:	4a4b      	ldr	r2, [pc, #300]	; (80054b0 <xTaskIncrementTick+0x14c>)
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d120      	bne.n	80053ce <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800538c:	4b49      	ldr	r3, [pc, #292]	; (80054b4 <xTaskIncrementTick+0x150>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00a      	beq.n	80053ac <xTaskIncrementTick+0x48>
	__asm volatile
 8005396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800539a:	f383 8811 	msr	BASEPRI, r3
 800539e:	f3bf 8f6f 	isb	sy
 80053a2:	f3bf 8f4f 	dsb	sy
 80053a6:	603b      	str	r3, [r7, #0]
}
 80053a8:	bf00      	nop
 80053aa:	e7fe      	b.n	80053aa <xTaskIncrementTick+0x46>
 80053ac:	4b41      	ldr	r3, [pc, #260]	; (80054b4 <xTaskIncrementTick+0x150>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	4b41      	ldr	r3, [pc, #260]	; (80054b8 <xTaskIncrementTick+0x154>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a3f      	ldr	r2, [pc, #252]	; (80054b4 <xTaskIncrementTick+0x150>)
 80053b8:	6013      	str	r3, [r2, #0]
 80053ba:	4a3f      	ldr	r2, [pc, #252]	; (80054b8 <xTaskIncrementTick+0x154>)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6013      	str	r3, [r2, #0]
 80053c0:	4b3e      	ldr	r3, [pc, #248]	; (80054bc <xTaskIncrementTick+0x158>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	3301      	adds	r3, #1
 80053c6:	4a3d      	ldr	r2, [pc, #244]	; (80054bc <xTaskIncrementTick+0x158>)
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	f000 fadb 	bl	8005984 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80053ce:	4b3c      	ldr	r3, [pc, #240]	; (80054c0 <xTaskIncrementTick+0x15c>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d349      	bcc.n	800546c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053d8:	4b36      	ldr	r3, [pc, #216]	; (80054b4 <xTaskIncrementTick+0x150>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d104      	bne.n	80053ec <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053e2:	4b37      	ldr	r3, [pc, #220]	; (80054c0 <xTaskIncrementTick+0x15c>)
 80053e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053e8:	601a      	str	r2, [r3, #0]
					break;
 80053ea:	e03f      	b.n	800546c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053ec:	4b31      	ldr	r3, [pc, #196]	; (80054b4 <xTaskIncrementTick+0x150>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	429a      	cmp	r2, r3
 8005402:	d203      	bcs.n	800540c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005404:	4a2e      	ldr	r2, [pc, #184]	; (80054c0 <xTaskIncrementTick+0x15c>)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800540a:	e02f      	b.n	800546c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	3304      	adds	r3, #4
 8005410:	4618      	mov	r0, r3
 8005412:	f7fe febf 	bl	8004194 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800541a:	2b00      	cmp	r3, #0
 800541c:	d004      	beq.n	8005428 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	3318      	adds	r3, #24
 8005422:	4618      	mov	r0, r3
 8005424:	f7fe feb6 	bl	8004194 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800542c:	4b25      	ldr	r3, [pc, #148]	; (80054c4 <xTaskIncrementTick+0x160>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	429a      	cmp	r2, r3
 8005432:	d903      	bls.n	800543c <xTaskIncrementTick+0xd8>
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005438:	4a22      	ldr	r2, [pc, #136]	; (80054c4 <xTaskIncrementTick+0x160>)
 800543a:	6013      	str	r3, [r2, #0]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005440:	4613      	mov	r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4413      	add	r3, r2
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	4a1f      	ldr	r2, [pc, #124]	; (80054c8 <xTaskIncrementTick+0x164>)
 800544a:	441a      	add	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	3304      	adds	r3, #4
 8005450:	4619      	mov	r1, r3
 8005452:	4610      	mov	r0, r2
 8005454:	f7fe fe41 	bl	80040da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800545c:	4b1b      	ldr	r3, [pc, #108]	; (80054cc <xTaskIncrementTick+0x168>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005462:	429a      	cmp	r2, r3
 8005464:	d3b8      	bcc.n	80053d8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005466:	2301      	movs	r3, #1
 8005468:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800546a:	e7b5      	b.n	80053d8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800546c:	4b17      	ldr	r3, [pc, #92]	; (80054cc <xTaskIncrementTick+0x168>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005472:	4915      	ldr	r1, [pc, #84]	; (80054c8 <xTaskIncrementTick+0x164>)
 8005474:	4613      	mov	r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4413      	add	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	440b      	add	r3, r1
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d901      	bls.n	8005488 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005484:	2301      	movs	r3, #1
 8005486:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005488:	4b11      	ldr	r3, [pc, #68]	; (80054d0 <xTaskIncrementTick+0x16c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d007      	beq.n	80054a0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005490:	2301      	movs	r3, #1
 8005492:	617b      	str	r3, [r7, #20]
 8005494:	e004      	b.n	80054a0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005496:	4b0f      	ldr	r3, [pc, #60]	; (80054d4 <xTaskIncrementTick+0x170>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	3301      	adds	r3, #1
 800549c:	4a0d      	ldr	r2, [pc, #52]	; (80054d4 <xTaskIncrementTick+0x170>)
 800549e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80054a0:	697b      	ldr	r3, [r7, #20]
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3718      	adds	r7, #24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	20000e94 	.word	0x20000e94
 80054b0:	20000e70 	.word	0x20000e70
 80054b4:	20000e24 	.word	0x20000e24
 80054b8:	20000e28 	.word	0x20000e28
 80054bc:	20000e84 	.word	0x20000e84
 80054c0:	20000e8c 	.word	0x20000e8c
 80054c4:	20000e74 	.word	0x20000e74
 80054c8:	2000099c 	.word	0x2000099c
 80054cc:	20000998 	.word	0x20000998
 80054d0:	20000e80 	.word	0x20000e80
 80054d4:	20000e7c 	.word	0x20000e7c

080054d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80054de:	4b2a      	ldr	r3, [pc, #168]	; (8005588 <vTaskSwitchContext+0xb0>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80054e6:	4b29      	ldr	r3, [pc, #164]	; (800558c <vTaskSwitchContext+0xb4>)
 80054e8:	2201      	movs	r2, #1
 80054ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80054ec:	e046      	b.n	800557c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80054ee:	4b27      	ldr	r3, [pc, #156]	; (800558c <vTaskSwitchContext+0xb4>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054f4:	4b26      	ldr	r3, [pc, #152]	; (8005590 <vTaskSwitchContext+0xb8>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	60fb      	str	r3, [r7, #12]
 80054fa:	e010      	b.n	800551e <vTaskSwitchContext+0x46>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d10a      	bne.n	8005518 <vTaskSwitchContext+0x40>
	__asm volatile
 8005502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005506:	f383 8811 	msr	BASEPRI, r3
 800550a:	f3bf 8f6f 	isb	sy
 800550e:	f3bf 8f4f 	dsb	sy
 8005512:	607b      	str	r3, [r7, #4]
}
 8005514:	bf00      	nop
 8005516:	e7fe      	b.n	8005516 <vTaskSwitchContext+0x3e>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	3b01      	subs	r3, #1
 800551c:	60fb      	str	r3, [r7, #12]
 800551e:	491d      	ldr	r1, [pc, #116]	; (8005594 <vTaskSwitchContext+0xbc>)
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	4613      	mov	r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4413      	add	r3, r2
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	440b      	add	r3, r1
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d0e4      	beq.n	80054fc <vTaskSwitchContext+0x24>
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	4613      	mov	r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	4413      	add	r3, r2
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4a15      	ldr	r2, [pc, #84]	; (8005594 <vTaskSwitchContext+0xbc>)
 800553e:	4413      	add	r3, r2
 8005540:	60bb      	str	r3, [r7, #8]
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	605a      	str	r2, [r3, #4]
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	3308      	adds	r3, #8
 8005554:	429a      	cmp	r2, r3
 8005556:	d104      	bne.n	8005562 <vTaskSwitchContext+0x8a>
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	605a      	str	r2, [r3, #4]
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	4a0b      	ldr	r2, [pc, #44]	; (8005598 <vTaskSwitchContext+0xc0>)
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	4a08      	ldr	r2, [pc, #32]	; (8005590 <vTaskSwitchContext+0xb8>)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005572:	4b09      	ldr	r3, [pc, #36]	; (8005598 <vTaskSwitchContext+0xc0>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	3354      	adds	r3, #84	; 0x54
 8005578:	4a08      	ldr	r2, [pc, #32]	; (800559c <vTaskSwitchContext+0xc4>)
 800557a:	6013      	str	r3, [r2, #0]
}
 800557c:	bf00      	nop
 800557e:	3714      	adds	r7, #20
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	20000e94 	.word	0x20000e94
 800558c:	20000e80 	.word	0x20000e80
 8005590:	20000e74 	.word	0x20000e74
 8005594:	2000099c 	.word	0x2000099c
 8005598:	20000998 	.word	0x20000998
 800559c:	20000010 	.word	0x20000010

080055a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10a      	bne.n	80055c6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80055b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b4:	f383 8811 	msr	BASEPRI, r3
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	f3bf 8f4f 	dsb	sy
 80055c0:	60fb      	str	r3, [r7, #12]
}
 80055c2:	bf00      	nop
 80055c4:	e7fe      	b.n	80055c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055c6:	4b07      	ldr	r3, [pc, #28]	; (80055e4 <vTaskPlaceOnEventList+0x44>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3318      	adds	r3, #24
 80055cc:	4619      	mov	r1, r3
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fe fda7 	bl	8004122 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80055d4:	2101      	movs	r1, #1
 80055d6:	6838      	ldr	r0, [r7, #0]
 80055d8:	f000 fa80 	bl	8005adc <prvAddCurrentTaskToDelayedList>
}
 80055dc:	bf00      	nop
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	20000998 	.word	0x20000998

080055e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10a      	bne.n	8005610 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80055fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fe:	f383 8811 	msr	BASEPRI, r3
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	f3bf 8f4f 	dsb	sy
 800560a:	617b      	str	r3, [r7, #20]
}
 800560c:	bf00      	nop
 800560e:	e7fe      	b.n	800560e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005610:	4b0a      	ldr	r3, [pc, #40]	; (800563c <vTaskPlaceOnEventListRestricted+0x54>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	3318      	adds	r3, #24
 8005616:	4619      	mov	r1, r3
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f7fe fd5e 	bl	80040da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d002      	beq.n	800562a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005624:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005628:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800562a:	6879      	ldr	r1, [r7, #4]
 800562c:	68b8      	ldr	r0, [r7, #8]
 800562e:	f000 fa55 	bl	8005adc <prvAddCurrentTaskToDelayedList>
	}
 8005632:	bf00      	nop
 8005634:	3718      	adds	r7, #24
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	20000998 	.word	0x20000998

08005640 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10a      	bne.n	800566c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	60fb      	str	r3, [r7, #12]
}
 8005668:	bf00      	nop
 800566a:	e7fe      	b.n	800566a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	3318      	adds	r3, #24
 8005670:	4618      	mov	r0, r3
 8005672:	f7fe fd8f 	bl	8004194 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005676:	4b1e      	ldr	r3, [pc, #120]	; (80056f0 <xTaskRemoveFromEventList+0xb0>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d11d      	bne.n	80056ba <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	3304      	adds	r3, #4
 8005682:	4618      	mov	r0, r3
 8005684:	f7fe fd86 	bl	8004194 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800568c:	4b19      	ldr	r3, [pc, #100]	; (80056f4 <xTaskRemoveFromEventList+0xb4>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	429a      	cmp	r2, r3
 8005692:	d903      	bls.n	800569c <xTaskRemoveFromEventList+0x5c>
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005698:	4a16      	ldr	r2, [pc, #88]	; (80056f4 <xTaskRemoveFromEventList+0xb4>)
 800569a:	6013      	str	r3, [r2, #0]
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056a0:	4613      	mov	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	4a13      	ldr	r2, [pc, #76]	; (80056f8 <xTaskRemoveFromEventList+0xb8>)
 80056aa:	441a      	add	r2, r3
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	3304      	adds	r3, #4
 80056b0:	4619      	mov	r1, r3
 80056b2:	4610      	mov	r0, r2
 80056b4:	f7fe fd11 	bl	80040da <vListInsertEnd>
 80056b8:	e005      	b.n	80056c6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	3318      	adds	r3, #24
 80056be:	4619      	mov	r1, r3
 80056c0:	480e      	ldr	r0, [pc, #56]	; (80056fc <xTaskRemoveFromEventList+0xbc>)
 80056c2:	f7fe fd0a 	bl	80040da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056ca:	4b0d      	ldr	r3, [pc, #52]	; (8005700 <xTaskRemoveFromEventList+0xc0>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d905      	bls.n	80056e0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80056d4:	2301      	movs	r3, #1
 80056d6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80056d8:	4b0a      	ldr	r3, [pc, #40]	; (8005704 <xTaskRemoveFromEventList+0xc4>)
 80056da:	2201      	movs	r2, #1
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	e001      	b.n	80056e4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80056e0:	2300      	movs	r3, #0
 80056e2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80056e4:	697b      	ldr	r3, [r7, #20]
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3718      	adds	r7, #24
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	20000e94 	.word	0x20000e94
 80056f4:	20000e74 	.word	0x20000e74
 80056f8:	2000099c 	.word	0x2000099c
 80056fc:	20000e2c 	.word	0x20000e2c
 8005700:	20000998 	.word	0x20000998
 8005704:	20000e80 	.word	0x20000e80

08005708 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005710:	4b06      	ldr	r3, [pc, #24]	; (800572c <vTaskInternalSetTimeOutState+0x24>)
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005718:	4b05      	ldr	r3, [pc, #20]	; (8005730 <vTaskInternalSetTimeOutState+0x28>)
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	605a      	str	r2, [r3, #4]
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr
 800572c:	20000e84 	.word	0x20000e84
 8005730:	20000e70 	.word	0x20000e70

08005734 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b088      	sub	sp, #32
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d10a      	bne.n	800575a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005748:	f383 8811 	msr	BASEPRI, r3
 800574c:	f3bf 8f6f 	isb	sy
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	613b      	str	r3, [r7, #16]
}
 8005756:	bf00      	nop
 8005758:	e7fe      	b.n	8005758 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d10a      	bne.n	8005776 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005764:	f383 8811 	msr	BASEPRI, r3
 8005768:	f3bf 8f6f 	isb	sy
 800576c:	f3bf 8f4f 	dsb	sy
 8005770:	60fb      	str	r3, [r7, #12]
}
 8005772:	bf00      	nop
 8005774:	e7fe      	b.n	8005774 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005776:	f000 fe7d 	bl	8006474 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800577a:	4b1d      	ldr	r3, [pc, #116]	; (80057f0 <xTaskCheckForTimeOut+0xbc>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005792:	d102      	bne.n	800579a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005794:	2300      	movs	r3, #0
 8005796:	61fb      	str	r3, [r7, #28]
 8005798:	e023      	b.n	80057e2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	4b15      	ldr	r3, [pc, #84]	; (80057f4 <xTaskCheckForTimeOut+0xc0>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d007      	beq.n	80057b6 <xTaskCheckForTimeOut+0x82>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	69ba      	ldr	r2, [r7, #24]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d302      	bcc.n	80057b6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80057b0:	2301      	movs	r3, #1
 80057b2:	61fb      	str	r3, [r7, #28]
 80057b4:	e015      	b.n	80057e2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d20b      	bcs.n	80057d8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	1ad2      	subs	r2, r2, r3
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f7ff ff9b 	bl	8005708 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80057d2:	2300      	movs	r3, #0
 80057d4:	61fb      	str	r3, [r7, #28]
 80057d6:	e004      	b.n	80057e2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	2200      	movs	r2, #0
 80057dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80057de:	2301      	movs	r3, #1
 80057e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80057e2:	f000 fe77 	bl	80064d4 <vPortExitCritical>

	return xReturn;
 80057e6:	69fb      	ldr	r3, [r7, #28]
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3720      	adds	r7, #32
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	20000e70 	.word	0x20000e70
 80057f4:	20000e84 	.word	0x20000e84

080057f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80057fc:	4b03      	ldr	r3, [pc, #12]	; (800580c <vTaskMissedYield+0x14>)
 80057fe:	2201      	movs	r2, #1
 8005800:	601a      	str	r2, [r3, #0]
}
 8005802:	bf00      	nop
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr
 800580c:	20000e80 	.word	0x20000e80

08005810 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005818:	f000 f852 	bl	80058c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800581c:	4b06      	ldr	r3, [pc, #24]	; (8005838 <prvIdleTask+0x28>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d9f9      	bls.n	8005818 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005824:	4b05      	ldr	r3, [pc, #20]	; (800583c <prvIdleTask+0x2c>)
 8005826:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800582a:	601a      	str	r2, [r3, #0]
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005834:	e7f0      	b.n	8005818 <prvIdleTask+0x8>
 8005836:	bf00      	nop
 8005838:	2000099c 	.word	0x2000099c
 800583c:	e000ed04 	.word	0xe000ed04

08005840 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005846:	2300      	movs	r3, #0
 8005848:	607b      	str	r3, [r7, #4]
 800584a:	e00c      	b.n	8005866 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	4613      	mov	r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	4413      	add	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	4a12      	ldr	r2, [pc, #72]	; (80058a0 <prvInitialiseTaskLists+0x60>)
 8005858:	4413      	add	r3, r2
 800585a:	4618      	mov	r0, r3
 800585c:	f7fe fc10 	bl	8004080 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3301      	adds	r3, #1
 8005864:	607b      	str	r3, [r7, #4]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b37      	cmp	r3, #55	; 0x37
 800586a:	d9ef      	bls.n	800584c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800586c:	480d      	ldr	r0, [pc, #52]	; (80058a4 <prvInitialiseTaskLists+0x64>)
 800586e:	f7fe fc07 	bl	8004080 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005872:	480d      	ldr	r0, [pc, #52]	; (80058a8 <prvInitialiseTaskLists+0x68>)
 8005874:	f7fe fc04 	bl	8004080 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005878:	480c      	ldr	r0, [pc, #48]	; (80058ac <prvInitialiseTaskLists+0x6c>)
 800587a:	f7fe fc01 	bl	8004080 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800587e:	480c      	ldr	r0, [pc, #48]	; (80058b0 <prvInitialiseTaskLists+0x70>)
 8005880:	f7fe fbfe 	bl	8004080 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005884:	480b      	ldr	r0, [pc, #44]	; (80058b4 <prvInitialiseTaskLists+0x74>)
 8005886:	f7fe fbfb 	bl	8004080 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800588a:	4b0b      	ldr	r3, [pc, #44]	; (80058b8 <prvInitialiseTaskLists+0x78>)
 800588c:	4a05      	ldr	r2, [pc, #20]	; (80058a4 <prvInitialiseTaskLists+0x64>)
 800588e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005890:	4b0a      	ldr	r3, [pc, #40]	; (80058bc <prvInitialiseTaskLists+0x7c>)
 8005892:	4a05      	ldr	r2, [pc, #20]	; (80058a8 <prvInitialiseTaskLists+0x68>)
 8005894:	601a      	str	r2, [r3, #0]
}
 8005896:	bf00      	nop
 8005898:	3708      	adds	r7, #8
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	2000099c 	.word	0x2000099c
 80058a4:	20000dfc 	.word	0x20000dfc
 80058a8:	20000e10 	.word	0x20000e10
 80058ac:	20000e2c 	.word	0x20000e2c
 80058b0:	20000e40 	.word	0x20000e40
 80058b4:	20000e58 	.word	0x20000e58
 80058b8:	20000e24 	.word	0x20000e24
 80058bc:	20000e28 	.word	0x20000e28

080058c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80058c6:	e019      	b.n	80058fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80058c8:	f000 fdd4 	bl	8006474 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058cc:	4b10      	ldr	r3, [pc, #64]	; (8005910 <prvCheckTasksWaitingTermination+0x50>)
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	3304      	adds	r3, #4
 80058d8:	4618      	mov	r0, r3
 80058da:	f7fe fc5b 	bl	8004194 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80058de:	4b0d      	ldr	r3, [pc, #52]	; (8005914 <prvCheckTasksWaitingTermination+0x54>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3b01      	subs	r3, #1
 80058e4:	4a0b      	ldr	r2, [pc, #44]	; (8005914 <prvCheckTasksWaitingTermination+0x54>)
 80058e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80058e8:	4b0b      	ldr	r3, [pc, #44]	; (8005918 <prvCheckTasksWaitingTermination+0x58>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	3b01      	subs	r3, #1
 80058ee:	4a0a      	ldr	r2, [pc, #40]	; (8005918 <prvCheckTasksWaitingTermination+0x58>)
 80058f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80058f2:	f000 fdef 	bl	80064d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f810 	bl	800591c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80058fc:	4b06      	ldr	r3, [pc, #24]	; (8005918 <prvCheckTasksWaitingTermination+0x58>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e1      	bne.n	80058c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005904:	bf00      	nop
 8005906:	bf00      	nop
 8005908:	3708      	adds	r7, #8
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	20000e40 	.word	0x20000e40
 8005914:	20000e6c 	.word	0x20000e6c
 8005918:	20000e54 	.word	0x20000e54

0800591c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3354      	adds	r3, #84	; 0x54
 8005928:	4618      	mov	r0, r3
 800592a:	f001 f993 	bl	8006c54 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005934:	2b00      	cmp	r3, #0
 8005936:	d108      	bne.n	800594a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593c:	4618      	mov	r0, r3
 800593e:	f000 ff87 	bl	8006850 <vPortFree>
				vPortFree( pxTCB );
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 ff84 	bl	8006850 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005948:	e018      	b.n	800597c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005950:	2b01      	cmp	r3, #1
 8005952:	d103      	bne.n	800595c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 ff7b 	bl	8006850 <vPortFree>
	}
 800595a:	e00f      	b.n	800597c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005962:	2b02      	cmp	r3, #2
 8005964:	d00a      	beq.n	800597c <prvDeleteTCB+0x60>
	__asm volatile
 8005966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	60fb      	str	r3, [r7, #12]
}
 8005978:	bf00      	nop
 800597a:	e7fe      	b.n	800597a <prvDeleteTCB+0x5e>
	}
 800597c:	bf00      	nop
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800598a:	4b0c      	ldr	r3, [pc, #48]	; (80059bc <prvResetNextTaskUnblockTime+0x38>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d104      	bne.n	800599e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005994:	4b0a      	ldr	r3, [pc, #40]	; (80059c0 <prvResetNextTaskUnblockTime+0x3c>)
 8005996:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800599a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800599c:	e008      	b.n	80059b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800599e:	4b07      	ldr	r3, [pc, #28]	; (80059bc <prvResetNextTaskUnblockTime+0x38>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	4a04      	ldr	r2, [pc, #16]	; (80059c0 <prvResetNextTaskUnblockTime+0x3c>)
 80059ae:	6013      	str	r3, [r2, #0]
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr
 80059bc:	20000e24 	.word	0x20000e24
 80059c0:	20000e8c 	.word	0x20000e8c

080059c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80059ca:	4b0b      	ldr	r3, [pc, #44]	; (80059f8 <xTaskGetSchedulerState+0x34>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d102      	bne.n	80059d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80059d2:	2301      	movs	r3, #1
 80059d4:	607b      	str	r3, [r7, #4]
 80059d6:	e008      	b.n	80059ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059d8:	4b08      	ldr	r3, [pc, #32]	; (80059fc <xTaskGetSchedulerState+0x38>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d102      	bne.n	80059e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80059e0:	2302      	movs	r3, #2
 80059e2:	607b      	str	r3, [r7, #4]
 80059e4:	e001      	b.n	80059ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80059e6:	2300      	movs	r3, #0
 80059e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80059ea:	687b      	ldr	r3, [r7, #4]
	}
 80059ec:	4618      	mov	r0, r3
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr
 80059f8:	20000e78 	.word	0x20000e78
 80059fc:	20000e94 	.word	0x20000e94

08005a00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d056      	beq.n	8005ac4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005a16:	4b2e      	ldr	r3, [pc, #184]	; (8005ad0 <xTaskPriorityDisinherit+0xd0>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	693a      	ldr	r2, [r7, #16]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d00a      	beq.n	8005a36 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	60fb      	str	r3, [r7, #12]
}
 8005a32:	bf00      	nop
 8005a34:	e7fe      	b.n	8005a34 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d10a      	bne.n	8005a54 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	60bb      	str	r3, [r7, #8]
}
 8005a50:	bf00      	nop
 8005a52:	e7fe      	b.n	8005a52 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a58:	1e5a      	subs	r2, r3, #1
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d02c      	beq.n	8005ac4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d128      	bne.n	8005ac4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	3304      	adds	r3, #4
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7fe fb8c 	bl	8004194 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a88:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a94:	4b0f      	ldr	r3, [pc, #60]	; (8005ad4 <xTaskPriorityDisinherit+0xd4>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d903      	bls.n	8005aa4 <xTaskPriorityDisinherit+0xa4>
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa0:	4a0c      	ldr	r2, [pc, #48]	; (8005ad4 <xTaskPriorityDisinherit+0xd4>)
 8005aa2:	6013      	str	r3, [r2, #0]
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	4a09      	ldr	r2, [pc, #36]	; (8005ad8 <xTaskPriorityDisinherit+0xd8>)
 8005ab2:	441a      	add	r2, r3
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	4619      	mov	r1, r3
 8005aba:	4610      	mov	r0, r2
 8005abc:	f7fe fb0d 	bl	80040da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005ac4:	697b      	ldr	r3, [r7, #20]
	}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3718      	adds	r7, #24
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	20000998 	.word	0x20000998
 8005ad4:	20000e74 	.word	0x20000e74
 8005ad8:	2000099c 	.word	0x2000099c

08005adc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005ae6:	4b21      	ldr	r3, [pc, #132]	; (8005b6c <prvAddCurrentTaskToDelayedList+0x90>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005aec:	4b20      	ldr	r3, [pc, #128]	; (8005b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3304      	adds	r3, #4
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fe fb4e 	bl	8004194 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005afe:	d10a      	bne.n	8005b16 <prvAddCurrentTaskToDelayedList+0x3a>
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d007      	beq.n	8005b16 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b06:	4b1a      	ldr	r3, [pc, #104]	; (8005b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	3304      	adds	r3, #4
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	4819      	ldr	r0, [pc, #100]	; (8005b74 <prvAddCurrentTaskToDelayedList+0x98>)
 8005b10:	f7fe fae3 	bl	80040da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b14:	e026      	b.n	8005b64 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b1e:	4b14      	ldr	r3, [pc, #80]	; (8005b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d209      	bcs.n	8005b42 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b2e:	4b12      	ldr	r3, [pc, #72]	; (8005b78 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	4b0f      	ldr	r3, [pc, #60]	; (8005b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	3304      	adds	r3, #4
 8005b38:	4619      	mov	r1, r3
 8005b3a:	4610      	mov	r0, r2
 8005b3c:	f7fe faf1 	bl	8004122 <vListInsert>
}
 8005b40:	e010      	b.n	8005b64 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b42:	4b0e      	ldr	r3, [pc, #56]	; (8005b7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	4b0a      	ldr	r3, [pc, #40]	; (8005b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	3304      	adds	r3, #4
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	4610      	mov	r0, r2
 8005b50:	f7fe fae7 	bl	8004122 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b54:	4b0a      	ldr	r3, [pc, #40]	; (8005b80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d202      	bcs.n	8005b64 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005b5e:	4a08      	ldr	r2, [pc, #32]	; (8005b80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	6013      	str	r3, [r2, #0]
}
 8005b64:	bf00      	nop
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	20000e70 	.word	0x20000e70
 8005b70:	20000998 	.word	0x20000998
 8005b74:	20000e58 	.word	0x20000e58
 8005b78:	20000e28 	.word	0x20000e28
 8005b7c:	20000e24 	.word	0x20000e24
 8005b80:	20000e8c 	.word	0x20000e8c

08005b84 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b08a      	sub	sp, #40	; 0x28
 8005b88:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005b8e:	f000 fb07 	bl	80061a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005b92:	4b1c      	ldr	r3, [pc, #112]	; (8005c04 <xTimerCreateTimerTask+0x80>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d021      	beq.n	8005bde <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ba2:	1d3a      	adds	r2, r7, #4
 8005ba4:	f107 0108 	add.w	r1, r7, #8
 8005ba8:	f107 030c 	add.w	r3, r7, #12
 8005bac:	4618      	mov	r0, r3
 8005bae:	f7fe fa4d 	bl	800404c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005bb2:	6879      	ldr	r1, [r7, #4]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	9202      	str	r2, [sp, #8]
 8005bba:	9301      	str	r3, [sp, #4]
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	460a      	mov	r2, r1
 8005bc4:	4910      	ldr	r1, [pc, #64]	; (8005c08 <xTimerCreateTimerTask+0x84>)
 8005bc6:	4811      	ldr	r0, [pc, #68]	; (8005c0c <xTimerCreateTimerTask+0x88>)
 8005bc8:	f7ff f8b4 	bl	8004d34 <xTaskCreateStatic>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	4a10      	ldr	r2, [pc, #64]	; (8005c10 <xTimerCreateTimerTask+0x8c>)
 8005bd0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005bd2:	4b0f      	ldr	r3, [pc, #60]	; (8005c10 <xTimerCreateTimerTask+0x8c>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d001      	beq.n	8005bde <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10a      	bne.n	8005bfa <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be8:	f383 8811 	msr	BASEPRI, r3
 8005bec:	f3bf 8f6f 	isb	sy
 8005bf0:	f3bf 8f4f 	dsb	sy
 8005bf4:	613b      	str	r3, [r7, #16]
}
 8005bf6:	bf00      	nop
 8005bf8:	e7fe      	b.n	8005bf8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005bfa:	697b      	ldr	r3, [r7, #20]
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3718      	adds	r7, #24
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	20000ec8 	.word	0x20000ec8
 8005c08:	08007534 	.word	0x08007534
 8005c0c:	08005d49 	.word	0x08005d49
 8005c10:	20000ecc 	.word	0x20000ecc

08005c14 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b08a      	sub	sp, #40	; 0x28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
 8005c20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005c22:	2300      	movs	r3, #0
 8005c24:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d10a      	bne.n	8005c42 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c30:	f383 8811 	msr	BASEPRI, r3
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	f3bf 8f4f 	dsb	sy
 8005c3c:	623b      	str	r3, [r7, #32]
}
 8005c3e:	bf00      	nop
 8005c40:	e7fe      	b.n	8005c40 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c42:	4b1a      	ldr	r3, [pc, #104]	; (8005cac <xTimerGenericCommand+0x98>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d02a      	beq.n	8005ca0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	2b05      	cmp	r3, #5
 8005c5a:	dc18      	bgt.n	8005c8e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005c5c:	f7ff feb2 	bl	80059c4 <xTaskGetSchedulerState>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d109      	bne.n	8005c7a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005c66:	4b11      	ldr	r3, [pc, #68]	; (8005cac <xTimerGenericCommand+0x98>)
 8005c68:	6818      	ldr	r0, [r3, #0]
 8005c6a:	f107 0110 	add.w	r1, r7, #16
 8005c6e:	2300      	movs	r3, #0
 8005c70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c72:	f7fe fbf7 	bl	8004464 <xQueueGenericSend>
 8005c76:	6278      	str	r0, [r7, #36]	; 0x24
 8005c78:	e012      	b.n	8005ca0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005c7a:	4b0c      	ldr	r3, [pc, #48]	; (8005cac <xTimerGenericCommand+0x98>)
 8005c7c:	6818      	ldr	r0, [r3, #0]
 8005c7e:	f107 0110 	add.w	r1, r7, #16
 8005c82:	2300      	movs	r3, #0
 8005c84:	2200      	movs	r2, #0
 8005c86:	f7fe fbed 	bl	8004464 <xQueueGenericSend>
 8005c8a:	6278      	str	r0, [r7, #36]	; 0x24
 8005c8c:	e008      	b.n	8005ca0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005c8e:	4b07      	ldr	r3, [pc, #28]	; (8005cac <xTimerGenericCommand+0x98>)
 8005c90:	6818      	ldr	r0, [r3, #0]
 8005c92:	f107 0110 	add.w	r1, r7, #16
 8005c96:	2300      	movs	r3, #0
 8005c98:	683a      	ldr	r2, [r7, #0]
 8005c9a:	f7fe fce1 	bl	8004660 <xQueueGenericSendFromISR>
 8005c9e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3728      	adds	r7, #40	; 0x28
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	20000ec8 	.word	0x20000ec8

08005cb0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b088      	sub	sp, #32
 8005cb4:	af02      	add	r7, sp, #8
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cba:	4b22      	ldr	r3, [pc, #136]	; (8005d44 <prvProcessExpiredTimer+0x94>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	3304      	adds	r3, #4
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7fe fa63 	bl	8004194 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005cd4:	f003 0304 	and.w	r3, r3, #4
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d022      	beq.n	8005d22 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	699a      	ldr	r2, [r3, #24]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	18d1      	adds	r1, r2, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	6978      	ldr	r0, [r7, #20]
 8005cea:	f000 f8d1 	bl	8005e90 <prvInsertTimerInActiveList>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d01f      	beq.n	8005d34 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	2100      	movs	r1, #0
 8005cfe:	6978      	ldr	r0, [r7, #20]
 8005d00:	f7ff ff88 	bl	8005c14 <xTimerGenericCommand>
 8005d04:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d113      	bne.n	8005d34 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d10:	f383 8811 	msr	BASEPRI, r3
 8005d14:	f3bf 8f6f 	isb	sy
 8005d18:	f3bf 8f4f 	dsb	sy
 8005d1c:	60fb      	str	r3, [r7, #12]
}
 8005d1e:	bf00      	nop
 8005d20:	e7fe      	b.n	8005d20 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005d28:	f023 0301 	bic.w	r3, r3, #1
 8005d2c:	b2da      	uxtb	r2, r3
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	6978      	ldr	r0, [r7, #20]
 8005d3a:	4798      	blx	r3
}
 8005d3c:	bf00      	nop
 8005d3e:	3718      	adds	r7, #24
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	20000ec0 	.word	0x20000ec0

08005d48 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d50:	f107 0308 	add.w	r3, r7, #8
 8005d54:	4618      	mov	r0, r3
 8005d56:	f000 f857 	bl	8005e08 <prvGetNextExpireTime>
 8005d5a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	4619      	mov	r1, r3
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 f803 	bl	8005d6c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005d66:	f000 f8d5 	bl	8005f14 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d6a:	e7f1      	b.n	8005d50 <prvTimerTask+0x8>

08005d6c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005d76:	f7ff fa39 	bl	80051ec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d7a:	f107 0308 	add.w	r3, r7, #8
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 f866 	bl	8005e50 <prvSampleTimeNow>
 8005d84:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d130      	bne.n	8005dee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d10a      	bne.n	8005da8 <prvProcessTimerOrBlockTask+0x3c>
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d806      	bhi.n	8005da8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005d9a:	f7ff fa35 	bl	8005208 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005d9e:	68f9      	ldr	r1, [r7, #12]
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f7ff ff85 	bl	8005cb0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005da6:	e024      	b.n	8005df2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d008      	beq.n	8005dc0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005dae:	4b13      	ldr	r3, [pc, #76]	; (8005dfc <prvProcessTimerOrBlockTask+0x90>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d101      	bne.n	8005dbc <prvProcessTimerOrBlockTask+0x50>
 8005db8:	2301      	movs	r3, #1
 8005dba:	e000      	b.n	8005dbe <prvProcessTimerOrBlockTask+0x52>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005dc0:	4b0f      	ldr	r3, [pc, #60]	; (8005e00 <prvProcessTimerOrBlockTask+0x94>)
 8005dc2:	6818      	ldr	r0, [r3, #0]
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	4619      	mov	r1, r3
 8005dce:	f7fe ff7d 	bl	8004ccc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005dd2:	f7ff fa19 	bl	8005208 <xTaskResumeAll>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d10a      	bne.n	8005df2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005ddc:	4b09      	ldr	r3, [pc, #36]	; (8005e04 <prvProcessTimerOrBlockTask+0x98>)
 8005dde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005de2:	601a      	str	r2, [r3, #0]
 8005de4:	f3bf 8f4f 	dsb	sy
 8005de8:	f3bf 8f6f 	isb	sy
}
 8005dec:	e001      	b.n	8005df2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005dee:	f7ff fa0b 	bl	8005208 <xTaskResumeAll>
}
 8005df2:	bf00      	nop
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	20000ec4 	.word	0x20000ec4
 8005e00:	20000ec8 	.word	0x20000ec8
 8005e04:	e000ed04 	.word	0xe000ed04

08005e08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e10:	4b0e      	ldr	r3, [pc, #56]	; (8005e4c <prvGetNextExpireTime+0x44>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <prvGetNextExpireTime+0x16>
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	e000      	b.n	8005e20 <prvGetNextExpireTime+0x18>
 8005e1e:	2200      	movs	r2, #0
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d105      	bne.n	8005e38 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e2c:	4b07      	ldr	r3, [pc, #28]	; (8005e4c <prvGetNextExpireTime+0x44>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	60fb      	str	r3, [r7, #12]
 8005e36:	e001      	b.n	8005e3c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3714      	adds	r7, #20
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	20000ec0 	.word	0x20000ec0

08005e50 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005e58:	f7ff fa74 	bl	8005344 <xTaskGetTickCount>
 8005e5c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005e5e:	4b0b      	ldr	r3, [pc, #44]	; (8005e8c <prvSampleTimeNow+0x3c>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d205      	bcs.n	8005e74 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005e68:	f000 f936 	bl	80060d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	601a      	str	r2, [r3, #0]
 8005e72:	e002      	b.n	8005e7a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005e7a:	4a04      	ldr	r2, [pc, #16]	; (8005e8c <prvSampleTimeNow+0x3c>)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005e80:	68fb      	ldr	r3, [r7, #12]
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3710      	adds	r7, #16
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	20000ed0 	.word	0x20000ed0

08005e90 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]
 8005e9c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d812      	bhi.n	8005edc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	1ad2      	subs	r2, r2, r3
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d302      	bcc.n	8005eca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	617b      	str	r3, [r7, #20]
 8005ec8:	e01b      	b.n	8005f02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005eca:	4b10      	ldr	r3, [pc, #64]	; (8005f0c <prvInsertTimerInActiveList+0x7c>)
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	3304      	adds	r3, #4
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	4610      	mov	r0, r2
 8005ed6:	f7fe f924 	bl	8004122 <vListInsert>
 8005eda:	e012      	b.n	8005f02 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d206      	bcs.n	8005ef2 <prvInsertTimerInActiveList+0x62>
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d302      	bcc.n	8005ef2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005eec:	2301      	movs	r3, #1
 8005eee:	617b      	str	r3, [r7, #20]
 8005ef0:	e007      	b.n	8005f02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ef2:	4b07      	ldr	r3, [pc, #28]	; (8005f10 <prvInsertTimerInActiveList+0x80>)
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	3304      	adds	r3, #4
 8005efa:	4619      	mov	r1, r3
 8005efc:	4610      	mov	r0, r2
 8005efe:	f7fe f910 	bl	8004122 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005f02:	697b      	ldr	r3, [r7, #20]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3718      	adds	r7, #24
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	20000ec4 	.word	0x20000ec4
 8005f10:	20000ec0 	.word	0x20000ec0

08005f14 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b08e      	sub	sp, #56	; 0x38
 8005f18:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f1a:	e0ca      	b.n	80060b2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	da18      	bge.n	8005f54 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005f22:	1d3b      	adds	r3, r7, #4
 8005f24:	3304      	adds	r3, #4
 8005f26:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d10a      	bne.n	8005f44 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f32:	f383 8811 	msr	BASEPRI, r3
 8005f36:	f3bf 8f6f 	isb	sy
 8005f3a:	f3bf 8f4f 	dsb	sy
 8005f3e:	61fb      	str	r3, [r7, #28]
}
 8005f40:	bf00      	nop
 8005f42:	e7fe      	b.n	8005f42 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f4a:	6850      	ldr	r0, [r2, #4]
 8005f4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f4e:	6892      	ldr	r2, [r2, #8]
 8005f50:	4611      	mov	r1, r2
 8005f52:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f2c0 80aa 	blt.w	80060b0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d004      	beq.n	8005f72 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f6a:	3304      	adds	r3, #4
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fe f911 	bl	8004194 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f72:	463b      	mov	r3, r7
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7ff ff6b 	bl	8005e50 <prvSampleTimeNow>
 8005f7a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2b09      	cmp	r3, #9
 8005f80:	f200 8097 	bhi.w	80060b2 <prvProcessReceivedCommands+0x19e>
 8005f84:	a201      	add	r2, pc, #4	; (adr r2, 8005f8c <prvProcessReceivedCommands+0x78>)
 8005f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f8a:	bf00      	nop
 8005f8c:	08005fb5 	.word	0x08005fb5
 8005f90:	08005fb5 	.word	0x08005fb5
 8005f94:	08005fb5 	.word	0x08005fb5
 8005f98:	08006029 	.word	0x08006029
 8005f9c:	0800603d 	.word	0x0800603d
 8005fa0:	08006087 	.word	0x08006087
 8005fa4:	08005fb5 	.word	0x08005fb5
 8005fa8:	08005fb5 	.word	0x08005fb5
 8005fac:	08006029 	.word	0x08006029
 8005fb0:	0800603d 	.word	0x0800603d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fba:	f043 0301 	orr.w	r3, r3, #1
 8005fbe:	b2da      	uxtb	r2, r3
 8005fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	18d1      	adds	r1, r2, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fd4:	f7ff ff5c 	bl	8005e90 <prvInsertTimerInActiveList>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d069      	beq.n	80060b2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fe4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fec:	f003 0304 	and.w	r3, r3, #4
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d05e      	beq.n	80060b2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	441a      	add	r2, r3
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	2300      	movs	r3, #0
 8006002:	2100      	movs	r1, #0
 8006004:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006006:	f7ff fe05 	bl	8005c14 <xTimerGenericCommand>
 800600a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800600c:	6a3b      	ldr	r3, [r7, #32]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d14f      	bne.n	80060b2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	61bb      	str	r3, [r7, #24]
}
 8006024:	bf00      	nop
 8006026:	e7fe      	b.n	8006026 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800602a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800602e:	f023 0301 	bic.w	r3, r3, #1
 8006032:	b2da      	uxtb	r2, r3
 8006034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006036:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800603a:	e03a      	b.n	80060b2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800603c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800603e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006042:	f043 0301 	orr.w	r3, r3, #1
 8006046:	b2da      	uxtb	r2, r3
 8006048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800604e:	68ba      	ldr	r2, [r7, #8]
 8006050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006052:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10a      	bne.n	8006072 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800605c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006060:	f383 8811 	msr	BASEPRI, r3
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	617b      	str	r3, [r7, #20]
}
 800606e:	bf00      	nop
 8006070:	e7fe      	b.n	8006070 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006074:	699a      	ldr	r2, [r3, #24]
 8006076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006078:	18d1      	adds	r1, r2, r3
 800607a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800607e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006080:	f7ff ff06 	bl	8005e90 <prvInsertTimerInActiveList>
					break;
 8006084:	e015      	b.n	80060b2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006088:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800608c:	f003 0302 	and.w	r3, r3, #2
 8006090:	2b00      	cmp	r3, #0
 8006092:	d103      	bne.n	800609c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006096:	f000 fbdb 	bl	8006850 <vPortFree>
 800609a:	e00a      	b.n	80060b2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800609c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800609e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060a2:	f023 0301 	bic.w	r3, r3, #1
 80060a6:	b2da      	uxtb	r2, r3
 80060a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80060ae:	e000      	b.n	80060b2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80060b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060b2:	4b08      	ldr	r3, [pc, #32]	; (80060d4 <prvProcessReceivedCommands+0x1c0>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	1d39      	adds	r1, r7, #4
 80060b8:	2200      	movs	r2, #0
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fe fb6c 	bl	8004798 <xQueueReceive>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f47f af2a 	bne.w	8005f1c <prvProcessReceivedCommands+0x8>
	}
}
 80060c8:	bf00      	nop
 80060ca:	bf00      	nop
 80060cc:	3730      	adds	r7, #48	; 0x30
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	20000ec8 	.word	0x20000ec8

080060d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b088      	sub	sp, #32
 80060dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060de:	e048      	b.n	8006172 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060e0:	4b2d      	ldr	r3, [pc, #180]	; (8006198 <prvSwitchTimerLists+0xc0>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ea:	4b2b      	ldr	r3, [pc, #172]	; (8006198 <prvSwitchTimerLists+0xc0>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	3304      	adds	r3, #4
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7fe f84b 	bl	8004194 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b00      	cmp	r3, #0
 8006112:	d02e      	beq.n	8006172 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	699b      	ldr	r3, [r3, #24]
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	4413      	add	r3, r2
 800611c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800611e:	68ba      	ldr	r2, [r7, #8]
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	429a      	cmp	r2, r3
 8006124:	d90e      	bls.n	8006144 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006132:	4b19      	ldr	r3, [pc, #100]	; (8006198 <prvSwitchTimerLists+0xc0>)
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	3304      	adds	r3, #4
 800613a:	4619      	mov	r1, r3
 800613c:	4610      	mov	r0, r2
 800613e:	f7fd fff0 	bl	8004122 <vListInsert>
 8006142:	e016      	b.n	8006172 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006144:	2300      	movs	r3, #0
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	2300      	movs	r3, #0
 800614a:	693a      	ldr	r2, [r7, #16]
 800614c:	2100      	movs	r1, #0
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f7ff fd60 	bl	8005c14 <xTimerGenericCommand>
 8006154:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10a      	bne.n	8006172 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800615c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006160:	f383 8811 	msr	BASEPRI, r3
 8006164:	f3bf 8f6f 	isb	sy
 8006168:	f3bf 8f4f 	dsb	sy
 800616c:	603b      	str	r3, [r7, #0]
}
 800616e:	bf00      	nop
 8006170:	e7fe      	b.n	8006170 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006172:	4b09      	ldr	r3, [pc, #36]	; (8006198 <prvSwitchTimerLists+0xc0>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1b1      	bne.n	80060e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800617c:	4b06      	ldr	r3, [pc, #24]	; (8006198 <prvSwitchTimerLists+0xc0>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006182:	4b06      	ldr	r3, [pc, #24]	; (800619c <prvSwitchTimerLists+0xc4>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a04      	ldr	r2, [pc, #16]	; (8006198 <prvSwitchTimerLists+0xc0>)
 8006188:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800618a:	4a04      	ldr	r2, [pc, #16]	; (800619c <prvSwitchTimerLists+0xc4>)
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	6013      	str	r3, [r2, #0]
}
 8006190:	bf00      	nop
 8006192:	3718      	adds	r7, #24
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20000ec0 	.word	0x20000ec0
 800619c:	20000ec4 	.word	0x20000ec4

080061a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80061a6:	f000 f965 	bl	8006474 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80061aa:	4b15      	ldr	r3, [pc, #84]	; (8006200 <prvCheckForValidListAndQueue+0x60>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d120      	bne.n	80061f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80061b2:	4814      	ldr	r0, [pc, #80]	; (8006204 <prvCheckForValidListAndQueue+0x64>)
 80061b4:	f7fd ff64 	bl	8004080 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80061b8:	4813      	ldr	r0, [pc, #76]	; (8006208 <prvCheckForValidListAndQueue+0x68>)
 80061ba:	f7fd ff61 	bl	8004080 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80061be:	4b13      	ldr	r3, [pc, #76]	; (800620c <prvCheckForValidListAndQueue+0x6c>)
 80061c0:	4a10      	ldr	r2, [pc, #64]	; (8006204 <prvCheckForValidListAndQueue+0x64>)
 80061c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80061c4:	4b12      	ldr	r3, [pc, #72]	; (8006210 <prvCheckForValidListAndQueue+0x70>)
 80061c6:	4a10      	ldr	r2, [pc, #64]	; (8006208 <prvCheckForValidListAndQueue+0x68>)
 80061c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80061ca:	2300      	movs	r3, #0
 80061cc:	9300      	str	r3, [sp, #0]
 80061ce:	4b11      	ldr	r3, [pc, #68]	; (8006214 <prvCheckForValidListAndQueue+0x74>)
 80061d0:	4a11      	ldr	r2, [pc, #68]	; (8006218 <prvCheckForValidListAndQueue+0x78>)
 80061d2:	2110      	movs	r1, #16
 80061d4:	200a      	movs	r0, #10
 80061d6:	f7fe f86f 	bl	80042b8 <xQueueGenericCreateStatic>
 80061da:	4603      	mov	r3, r0
 80061dc:	4a08      	ldr	r2, [pc, #32]	; (8006200 <prvCheckForValidListAndQueue+0x60>)
 80061de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80061e0:	4b07      	ldr	r3, [pc, #28]	; (8006200 <prvCheckForValidListAndQueue+0x60>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d005      	beq.n	80061f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80061e8:	4b05      	ldr	r3, [pc, #20]	; (8006200 <prvCheckForValidListAndQueue+0x60>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	490b      	ldr	r1, [pc, #44]	; (800621c <prvCheckForValidListAndQueue+0x7c>)
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7fe fd42 	bl	8004c78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80061f4:	f000 f96e 	bl	80064d4 <vPortExitCritical>
}
 80061f8:	bf00      	nop
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	20000ec8 	.word	0x20000ec8
 8006204:	20000e98 	.word	0x20000e98
 8006208:	20000eac 	.word	0x20000eac
 800620c:	20000ec0 	.word	0x20000ec0
 8006210:	20000ec4 	.word	0x20000ec4
 8006214:	20000f74 	.word	0x20000f74
 8006218:	20000ed4 	.word	0x20000ed4
 800621c:	0800753c 	.word	0x0800753c

08006220 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	3b04      	subs	r3, #4
 8006230:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006238:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	3b04      	subs	r3, #4
 800623e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	f023 0201 	bic.w	r2, r3, #1
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	3b04      	subs	r3, #4
 800624e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006250:	4a0c      	ldr	r2, [pc, #48]	; (8006284 <pxPortInitialiseStack+0x64>)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	3b14      	subs	r3, #20
 800625a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	3b04      	subs	r3, #4
 8006266:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f06f 0202 	mvn.w	r2, #2
 800626e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	3b20      	subs	r3, #32
 8006274:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006276:	68fb      	ldr	r3, [r7, #12]
}
 8006278:	4618      	mov	r0, r3
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr
 8006284:	08006289 	.word	0x08006289

08006288 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800628e:	2300      	movs	r3, #0
 8006290:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006292:	4b12      	ldr	r3, [pc, #72]	; (80062dc <prvTaskExitError+0x54>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800629a:	d00a      	beq.n	80062b2 <prvTaskExitError+0x2a>
	__asm volatile
 800629c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a0:	f383 8811 	msr	BASEPRI, r3
 80062a4:	f3bf 8f6f 	isb	sy
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	60fb      	str	r3, [r7, #12]
}
 80062ae:	bf00      	nop
 80062b0:	e7fe      	b.n	80062b0 <prvTaskExitError+0x28>
	__asm volatile
 80062b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b6:	f383 8811 	msr	BASEPRI, r3
 80062ba:	f3bf 8f6f 	isb	sy
 80062be:	f3bf 8f4f 	dsb	sy
 80062c2:	60bb      	str	r3, [r7, #8]
}
 80062c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80062c6:	bf00      	nop
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d0fc      	beq.n	80062c8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80062ce:	bf00      	nop
 80062d0:	bf00      	nop
 80062d2:	3714      	adds	r7, #20
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr
 80062dc:	2000000c 	.word	0x2000000c

080062e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80062e0:	4b07      	ldr	r3, [pc, #28]	; (8006300 <pxCurrentTCBConst2>)
 80062e2:	6819      	ldr	r1, [r3, #0]
 80062e4:	6808      	ldr	r0, [r1, #0]
 80062e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ea:	f380 8809 	msr	PSP, r0
 80062ee:	f3bf 8f6f 	isb	sy
 80062f2:	f04f 0000 	mov.w	r0, #0
 80062f6:	f380 8811 	msr	BASEPRI, r0
 80062fa:	4770      	bx	lr
 80062fc:	f3af 8000 	nop.w

08006300 <pxCurrentTCBConst2>:
 8006300:	20000998 	.word	0x20000998
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006304:	bf00      	nop
 8006306:	bf00      	nop

08006308 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006308:	4808      	ldr	r0, [pc, #32]	; (800632c <prvPortStartFirstTask+0x24>)
 800630a:	6800      	ldr	r0, [r0, #0]
 800630c:	6800      	ldr	r0, [r0, #0]
 800630e:	f380 8808 	msr	MSP, r0
 8006312:	f04f 0000 	mov.w	r0, #0
 8006316:	f380 8814 	msr	CONTROL, r0
 800631a:	b662      	cpsie	i
 800631c:	b661      	cpsie	f
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	f3bf 8f6f 	isb	sy
 8006326:	df00      	svc	0
 8006328:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800632a:	bf00      	nop
 800632c:	e000ed08 	.word	0xe000ed08

08006330 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b086      	sub	sp, #24
 8006334:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006336:	4b46      	ldr	r3, [pc, #280]	; (8006450 <xPortStartScheduler+0x120>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a46      	ldr	r2, [pc, #280]	; (8006454 <xPortStartScheduler+0x124>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d10a      	bne.n	8006356 <xPortStartScheduler+0x26>
	__asm volatile
 8006340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	613b      	str	r3, [r7, #16]
}
 8006352:	bf00      	nop
 8006354:	e7fe      	b.n	8006354 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006356:	4b3e      	ldr	r3, [pc, #248]	; (8006450 <xPortStartScheduler+0x120>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a3f      	ldr	r2, [pc, #252]	; (8006458 <xPortStartScheduler+0x128>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d10a      	bne.n	8006376 <xPortStartScheduler+0x46>
	__asm volatile
 8006360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006364:	f383 8811 	msr	BASEPRI, r3
 8006368:	f3bf 8f6f 	isb	sy
 800636c:	f3bf 8f4f 	dsb	sy
 8006370:	60fb      	str	r3, [r7, #12]
}
 8006372:	bf00      	nop
 8006374:	e7fe      	b.n	8006374 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006376:	4b39      	ldr	r3, [pc, #228]	; (800645c <xPortStartScheduler+0x12c>)
 8006378:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	b2db      	uxtb	r3, r3
 8006380:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	22ff      	movs	r2, #255	; 0xff
 8006386:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	b2db      	uxtb	r3, r3
 800638e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006390:	78fb      	ldrb	r3, [r7, #3]
 8006392:	b2db      	uxtb	r3, r3
 8006394:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006398:	b2da      	uxtb	r2, r3
 800639a:	4b31      	ldr	r3, [pc, #196]	; (8006460 <xPortStartScheduler+0x130>)
 800639c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800639e:	4b31      	ldr	r3, [pc, #196]	; (8006464 <xPortStartScheduler+0x134>)
 80063a0:	2207      	movs	r2, #7
 80063a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80063a4:	e009      	b.n	80063ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80063a6:	4b2f      	ldr	r3, [pc, #188]	; (8006464 <xPortStartScheduler+0x134>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	3b01      	subs	r3, #1
 80063ac:	4a2d      	ldr	r2, [pc, #180]	; (8006464 <xPortStartScheduler+0x134>)
 80063ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80063b0:	78fb      	ldrb	r3, [r7, #3]
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	005b      	lsls	r3, r3, #1
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80063ba:	78fb      	ldrb	r3, [r7, #3]
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c2:	2b80      	cmp	r3, #128	; 0x80
 80063c4:	d0ef      	beq.n	80063a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80063c6:	4b27      	ldr	r3, [pc, #156]	; (8006464 <xPortStartScheduler+0x134>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f1c3 0307 	rsb	r3, r3, #7
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d00a      	beq.n	80063e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80063d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d6:	f383 8811 	msr	BASEPRI, r3
 80063da:	f3bf 8f6f 	isb	sy
 80063de:	f3bf 8f4f 	dsb	sy
 80063e2:	60bb      	str	r3, [r7, #8]
}
 80063e4:	bf00      	nop
 80063e6:	e7fe      	b.n	80063e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80063e8:	4b1e      	ldr	r3, [pc, #120]	; (8006464 <xPortStartScheduler+0x134>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	021b      	lsls	r3, r3, #8
 80063ee:	4a1d      	ldr	r2, [pc, #116]	; (8006464 <xPortStartScheduler+0x134>)
 80063f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80063f2:	4b1c      	ldr	r3, [pc, #112]	; (8006464 <xPortStartScheduler+0x134>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063fa:	4a1a      	ldr	r2, [pc, #104]	; (8006464 <xPortStartScheduler+0x134>)
 80063fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	b2da      	uxtb	r2, r3
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006406:	4b18      	ldr	r3, [pc, #96]	; (8006468 <xPortStartScheduler+0x138>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a17      	ldr	r2, [pc, #92]	; (8006468 <xPortStartScheduler+0x138>)
 800640c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006410:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006412:	4b15      	ldr	r3, [pc, #84]	; (8006468 <xPortStartScheduler+0x138>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a14      	ldr	r2, [pc, #80]	; (8006468 <xPortStartScheduler+0x138>)
 8006418:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800641c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800641e:	f000 f8dd 	bl	80065dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006422:	4b12      	ldr	r3, [pc, #72]	; (800646c <xPortStartScheduler+0x13c>)
 8006424:	2200      	movs	r2, #0
 8006426:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006428:	f000 f8fc 	bl	8006624 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800642c:	4b10      	ldr	r3, [pc, #64]	; (8006470 <xPortStartScheduler+0x140>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a0f      	ldr	r2, [pc, #60]	; (8006470 <xPortStartScheduler+0x140>)
 8006432:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006436:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006438:	f7ff ff66 	bl	8006308 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800643c:	f7ff f84c 	bl	80054d8 <vTaskSwitchContext>
	prvTaskExitError();
 8006440:	f7ff ff22 	bl	8006288 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006444:	2300      	movs	r3, #0
}
 8006446:	4618      	mov	r0, r3
 8006448:	3718      	adds	r7, #24
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	e000ed00 	.word	0xe000ed00
 8006454:	410fc271 	.word	0x410fc271
 8006458:	410fc270 	.word	0x410fc270
 800645c:	e000e400 	.word	0xe000e400
 8006460:	20000fc4 	.word	0x20000fc4
 8006464:	20000fc8 	.word	0x20000fc8
 8006468:	e000ed20 	.word	0xe000ed20
 800646c:	2000000c 	.word	0x2000000c
 8006470:	e000ef34 	.word	0xe000ef34

08006474 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
	__asm volatile
 800647a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800647e:	f383 8811 	msr	BASEPRI, r3
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	607b      	str	r3, [r7, #4]
}
 800648c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800648e:	4b0f      	ldr	r3, [pc, #60]	; (80064cc <vPortEnterCritical+0x58>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3301      	adds	r3, #1
 8006494:	4a0d      	ldr	r2, [pc, #52]	; (80064cc <vPortEnterCritical+0x58>)
 8006496:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006498:	4b0c      	ldr	r3, [pc, #48]	; (80064cc <vPortEnterCritical+0x58>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d10f      	bne.n	80064c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80064a0:	4b0b      	ldr	r3, [pc, #44]	; (80064d0 <vPortEnterCritical+0x5c>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00a      	beq.n	80064c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80064aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ae:	f383 8811 	msr	BASEPRI, r3
 80064b2:	f3bf 8f6f 	isb	sy
 80064b6:	f3bf 8f4f 	dsb	sy
 80064ba:	603b      	str	r3, [r7, #0]
}
 80064bc:	bf00      	nop
 80064be:	e7fe      	b.n	80064be <vPortEnterCritical+0x4a>
	}
}
 80064c0:	bf00      	nop
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	2000000c 	.word	0x2000000c
 80064d0:	e000ed04 	.word	0xe000ed04

080064d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80064da:	4b12      	ldr	r3, [pc, #72]	; (8006524 <vPortExitCritical+0x50>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10a      	bne.n	80064f8 <vPortExitCritical+0x24>
	__asm volatile
 80064e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e6:	f383 8811 	msr	BASEPRI, r3
 80064ea:	f3bf 8f6f 	isb	sy
 80064ee:	f3bf 8f4f 	dsb	sy
 80064f2:	607b      	str	r3, [r7, #4]
}
 80064f4:	bf00      	nop
 80064f6:	e7fe      	b.n	80064f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80064f8:	4b0a      	ldr	r3, [pc, #40]	; (8006524 <vPortExitCritical+0x50>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	3b01      	subs	r3, #1
 80064fe:	4a09      	ldr	r2, [pc, #36]	; (8006524 <vPortExitCritical+0x50>)
 8006500:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006502:	4b08      	ldr	r3, [pc, #32]	; (8006524 <vPortExitCritical+0x50>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d105      	bne.n	8006516 <vPortExitCritical+0x42>
 800650a:	2300      	movs	r3, #0
 800650c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	f383 8811 	msr	BASEPRI, r3
}
 8006514:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006516:	bf00      	nop
 8006518:	370c      	adds	r7, #12
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	2000000c 	.word	0x2000000c
	...

08006530 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006530:	f3ef 8009 	mrs	r0, PSP
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	4b15      	ldr	r3, [pc, #84]	; (8006590 <pxCurrentTCBConst>)
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	f01e 0f10 	tst.w	lr, #16
 8006540:	bf08      	it	eq
 8006542:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006546:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800654a:	6010      	str	r0, [r2, #0]
 800654c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006550:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006554:	f380 8811 	msr	BASEPRI, r0
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	f7fe ffba 	bl	80054d8 <vTaskSwitchContext>
 8006564:	f04f 0000 	mov.w	r0, #0
 8006568:	f380 8811 	msr	BASEPRI, r0
 800656c:	bc09      	pop	{r0, r3}
 800656e:	6819      	ldr	r1, [r3, #0]
 8006570:	6808      	ldr	r0, [r1, #0]
 8006572:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006576:	f01e 0f10 	tst.w	lr, #16
 800657a:	bf08      	it	eq
 800657c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006580:	f380 8809 	msr	PSP, r0
 8006584:	f3bf 8f6f 	isb	sy
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	f3af 8000 	nop.w

08006590 <pxCurrentTCBConst>:
 8006590:	20000998 	.word	0x20000998
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006594:	bf00      	nop
 8006596:	bf00      	nop

08006598 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
	__asm volatile
 800659e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a2:	f383 8811 	msr	BASEPRI, r3
 80065a6:	f3bf 8f6f 	isb	sy
 80065aa:	f3bf 8f4f 	dsb	sy
 80065ae:	607b      	str	r3, [r7, #4]
}
 80065b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80065b2:	f7fe fed7 	bl	8005364 <xTaskIncrementTick>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d003      	beq.n	80065c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80065bc:	4b06      	ldr	r3, [pc, #24]	; (80065d8 <xPortSysTickHandler+0x40>)
 80065be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065c2:	601a      	str	r2, [r3, #0]
 80065c4:	2300      	movs	r3, #0
 80065c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	f383 8811 	msr	BASEPRI, r3
}
 80065ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80065d0:	bf00      	nop
 80065d2:	3708      	adds	r7, #8
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	e000ed04 	.word	0xe000ed04

080065dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80065dc:	b480      	push	{r7}
 80065de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80065e0:	4b0b      	ldr	r3, [pc, #44]	; (8006610 <vPortSetupTimerInterrupt+0x34>)
 80065e2:	2200      	movs	r2, #0
 80065e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80065e6:	4b0b      	ldr	r3, [pc, #44]	; (8006614 <vPortSetupTimerInterrupt+0x38>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80065ec:	4b0a      	ldr	r3, [pc, #40]	; (8006618 <vPortSetupTimerInterrupt+0x3c>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a0a      	ldr	r2, [pc, #40]	; (800661c <vPortSetupTimerInterrupt+0x40>)
 80065f2:	fba2 2303 	umull	r2, r3, r2, r3
 80065f6:	099b      	lsrs	r3, r3, #6
 80065f8:	4a09      	ldr	r2, [pc, #36]	; (8006620 <vPortSetupTimerInterrupt+0x44>)
 80065fa:	3b01      	subs	r3, #1
 80065fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80065fe:	4b04      	ldr	r3, [pc, #16]	; (8006610 <vPortSetupTimerInterrupt+0x34>)
 8006600:	2207      	movs	r2, #7
 8006602:	601a      	str	r2, [r3, #0]
}
 8006604:	bf00      	nop
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	e000e010 	.word	0xe000e010
 8006614:	e000e018 	.word	0xe000e018
 8006618:	20000000 	.word	0x20000000
 800661c:	10624dd3 	.word	0x10624dd3
 8006620:	e000e014 	.word	0xe000e014

08006624 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006624:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006634 <vPortEnableVFP+0x10>
 8006628:	6801      	ldr	r1, [r0, #0]
 800662a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800662e:	6001      	str	r1, [r0, #0]
 8006630:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006632:	bf00      	nop
 8006634:	e000ed88 	.word	0xe000ed88

08006638 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800663e:	f3ef 8305 	mrs	r3, IPSR
 8006642:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2b0f      	cmp	r3, #15
 8006648:	d914      	bls.n	8006674 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800664a:	4a17      	ldr	r2, [pc, #92]	; (80066a8 <vPortValidateInterruptPriority+0x70>)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	4413      	add	r3, r2
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006654:	4b15      	ldr	r3, [pc, #84]	; (80066ac <vPortValidateInterruptPriority+0x74>)
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	7afa      	ldrb	r2, [r7, #11]
 800665a:	429a      	cmp	r2, r3
 800665c:	d20a      	bcs.n	8006674 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800665e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006662:	f383 8811 	msr	BASEPRI, r3
 8006666:	f3bf 8f6f 	isb	sy
 800666a:	f3bf 8f4f 	dsb	sy
 800666e:	607b      	str	r3, [r7, #4]
}
 8006670:	bf00      	nop
 8006672:	e7fe      	b.n	8006672 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006674:	4b0e      	ldr	r3, [pc, #56]	; (80066b0 <vPortValidateInterruptPriority+0x78>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800667c:	4b0d      	ldr	r3, [pc, #52]	; (80066b4 <vPortValidateInterruptPriority+0x7c>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	429a      	cmp	r2, r3
 8006682:	d90a      	bls.n	800669a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006688:	f383 8811 	msr	BASEPRI, r3
 800668c:	f3bf 8f6f 	isb	sy
 8006690:	f3bf 8f4f 	dsb	sy
 8006694:	603b      	str	r3, [r7, #0]
}
 8006696:	bf00      	nop
 8006698:	e7fe      	b.n	8006698 <vPortValidateInterruptPriority+0x60>
	}
 800669a:	bf00      	nop
 800669c:	3714      	adds	r7, #20
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	e000e3f0 	.word	0xe000e3f0
 80066ac:	20000fc4 	.word	0x20000fc4
 80066b0:	e000ed0c 	.word	0xe000ed0c
 80066b4:	20000fc8 	.word	0x20000fc8

080066b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b08a      	sub	sp, #40	; 0x28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80066c0:	2300      	movs	r3, #0
 80066c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80066c4:	f7fe fd92 	bl	80051ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80066c8:	4b5b      	ldr	r3, [pc, #364]	; (8006838 <pvPortMalloc+0x180>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d101      	bne.n	80066d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80066d0:	f000 f920 	bl	8006914 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80066d4:	4b59      	ldr	r3, [pc, #356]	; (800683c <pvPortMalloc+0x184>)
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f040 8093 	bne.w	8006808 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d01d      	beq.n	8006724 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80066e8:	2208      	movs	r2, #8
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4413      	add	r3, r2
 80066ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f003 0307 	and.w	r3, r3, #7
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d014      	beq.n	8006724 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f023 0307 	bic.w	r3, r3, #7
 8006700:	3308      	adds	r3, #8
 8006702:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f003 0307 	and.w	r3, r3, #7
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00a      	beq.n	8006724 <pvPortMalloc+0x6c>
	__asm volatile
 800670e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006712:	f383 8811 	msr	BASEPRI, r3
 8006716:	f3bf 8f6f 	isb	sy
 800671a:	f3bf 8f4f 	dsb	sy
 800671e:	617b      	str	r3, [r7, #20]
}
 8006720:	bf00      	nop
 8006722:	e7fe      	b.n	8006722 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d06e      	beq.n	8006808 <pvPortMalloc+0x150>
 800672a:	4b45      	ldr	r3, [pc, #276]	; (8006840 <pvPortMalloc+0x188>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	429a      	cmp	r2, r3
 8006732:	d869      	bhi.n	8006808 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006734:	4b43      	ldr	r3, [pc, #268]	; (8006844 <pvPortMalloc+0x18c>)
 8006736:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006738:	4b42      	ldr	r3, [pc, #264]	; (8006844 <pvPortMalloc+0x18c>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800673e:	e004      	b.n	800674a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006742:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800674a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	429a      	cmp	r2, r3
 8006752:	d903      	bls.n	800675c <pvPortMalloc+0xa4>
 8006754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1f1      	bne.n	8006740 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800675c:	4b36      	ldr	r3, [pc, #216]	; (8006838 <pvPortMalloc+0x180>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006762:	429a      	cmp	r2, r3
 8006764:	d050      	beq.n	8006808 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006766:	6a3b      	ldr	r3, [r7, #32]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	2208      	movs	r2, #8
 800676c:	4413      	add	r3, r2
 800676e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	6a3b      	ldr	r3, [r7, #32]
 8006776:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677a:	685a      	ldr	r2, [r3, #4]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	1ad2      	subs	r2, r2, r3
 8006780:	2308      	movs	r3, #8
 8006782:	005b      	lsls	r3, r3, #1
 8006784:	429a      	cmp	r2, r3
 8006786:	d91f      	bls.n	80067c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4413      	add	r3, r2
 800678e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006790:	69bb      	ldr	r3, [r7, #24]
 8006792:	f003 0307 	and.w	r3, r3, #7
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00a      	beq.n	80067b0 <pvPortMalloc+0xf8>
	__asm volatile
 800679a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679e:	f383 8811 	msr	BASEPRI, r3
 80067a2:	f3bf 8f6f 	isb	sy
 80067a6:	f3bf 8f4f 	dsb	sy
 80067aa:	613b      	str	r3, [r7, #16]
}
 80067ac:	bf00      	nop
 80067ae:	e7fe      	b.n	80067ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80067b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	1ad2      	subs	r2, r2, r3
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80067bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80067c2:	69b8      	ldr	r0, [r7, #24]
 80067c4:	f000 f908 	bl	80069d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80067c8:	4b1d      	ldr	r3, [pc, #116]	; (8006840 <pvPortMalloc+0x188>)
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	4a1b      	ldr	r2, [pc, #108]	; (8006840 <pvPortMalloc+0x188>)
 80067d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80067d6:	4b1a      	ldr	r3, [pc, #104]	; (8006840 <pvPortMalloc+0x188>)
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	4b1b      	ldr	r3, [pc, #108]	; (8006848 <pvPortMalloc+0x190>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	429a      	cmp	r2, r3
 80067e0:	d203      	bcs.n	80067ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80067e2:	4b17      	ldr	r3, [pc, #92]	; (8006840 <pvPortMalloc+0x188>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a18      	ldr	r2, [pc, #96]	; (8006848 <pvPortMalloc+0x190>)
 80067e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80067ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ec:	685a      	ldr	r2, [r3, #4]
 80067ee:	4b13      	ldr	r3, [pc, #76]	; (800683c <pvPortMalloc+0x184>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	431a      	orrs	r2, r3
 80067f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80067f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fa:	2200      	movs	r2, #0
 80067fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80067fe:	4b13      	ldr	r3, [pc, #76]	; (800684c <pvPortMalloc+0x194>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3301      	adds	r3, #1
 8006804:	4a11      	ldr	r2, [pc, #68]	; (800684c <pvPortMalloc+0x194>)
 8006806:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006808:	f7fe fcfe 	bl	8005208 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	f003 0307 	and.w	r3, r3, #7
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00a      	beq.n	800682c <pvPortMalloc+0x174>
	__asm volatile
 8006816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800681a:	f383 8811 	msr	BASEPRI, r3
 800681e:	f3bf 8f6f 	isb	sy
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	60fb      	str	r3, [r7, #12]
}
 8006828:	bf00      	nop
 800682a:	e7fe      	b.n	800682a <pvPortMalloc+0x172>
	return pvReturn;
 800682c:	69fb      	ldr	r3, [r7, #28]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3728      	adds	r7, #40	; 0x28
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	20004bd4 	.word	0x20004bd4
 800683c:	20004be8 	.word	0x20004be8
 8006840:	20004bd8 	.word	0x20004bd8
 8006844:	20004bcc 	.word	0x20004bcc
 8006848:	20004bdc 	.word	0x20004bdc
 800684c:	20004be0 	.word	0x20004be0

08006850 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b086      	sub	sp, #24
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d04d      	beq.n	80068fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006862:	2308      	movs	r3, #8
 8006864:	425b      	negs	r3, r3
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	4413      	add	r3, r2
 800686a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	685a      	ldr	r2, [r3, #4]
 8006874:	4b24      	ldr	r3, [pc, #144]	; (8006908 <vPortFree+0xb8>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4013      	ands	r3, r2
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10a      	bne.n	8006894 <vPortFree+0x44>
	__asm volatile
 800687e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006882:	f383 8811 	msr	BASEPRI, r3
 8006886:	f3bf 8f6f 	isb	sy
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	60fb      	str	r3, [r7, #12]
}
 8006890:	bf00      	nop
 8006892:	e7fe      	b.n	8006892 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00a      	beq.n	80068b2 <vPortFree+0x62>
	__asm volatile
 800689c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a0:	f383 8811 	msr	BASEPRI, r3
 80068a4:	f3bf 8f6f 	isb	sy
 80068a8:	f3bf 8f4f 	dsb	sy
 80068ac:	60bb      	str	r3, [r7, #8]
}
 80068ae:	bf00      	nop
 80068b0:	e7fe      	b.n	80068b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	685a      	ldr	r2, [r3, #4]
 80068b6:	4b14      	ldr	r3, [pc, #80]	; (8006908 <vPortFree+0xb8>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4013      	ands	r3, r2
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d01e      	beq.n	80068fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d11a      	bne.n	80068fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	4b0e      	ldr	r3, [pc, #56]	; (8006908 <vPortFree+0xb8>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	43db      	mvns	r3, r3
 80068d2:	401a      	ands	r2, r3
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80068d8:	f7fe fc88 	bl	80051ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	685a      	ldr	r2, [r3, #4]
 80068e0:	4b0a      	ldr	r3, [pc, #40]	; (800690c <vPortFree+0xbc>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4413      	add	r3, r2
 80068e6:	4a09      	ldr	r2, [pc, #36]	; (800690c <vPortFree+0xbc>)
 80068e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80068ea:	6938      	ldr	r0, [r7, #16]
 80068ec:	f000 f874 	bl	80069d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80068f0:	4b07      	ldr	r3, [pc, #28]	; (8006910 <vPortFree+0xc0>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	3301      	adds	r3, #1
 80068f6:	4a06      	ldr	r2, [pc, #24]	; (8006910 <vPortFree+0xc0>)
 80068f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80068fa:	f7fe fc85 	bl	8005208 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80068fe:	bf00      	nop
 8006900:	3718      	adds	r7, #24
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	20004be8 	.word	0x20004be8
 800690c:	20004bd8 	.word	0x20004bd8
 8006910:	20004be4 	.word	0x20004be4

08006914 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006914:	b480      	push	{r7}
 8006916:	b085      	sub	sp, #20
 8006918:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800691a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800691e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006920:	4b27      	ldr	r3, [pc, #156]	; (80069c0 <prvHeapInit+0xac>)
 8006922:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f003 0307 	and.w	r3, r3, #7
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00c      	beq.n	8006948 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	3307      	adds	r3, #7
 8006932:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f023 0307 	bic.w	r3, r3, #7
 800693a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	1ad3      	subs	r3, r2, r3
 8006942:	4a1f      	ldr	r2, [pc, #124]	; (80069c0 <prvHeapInit+0xac>)
 8006944:	4413      	add	r3, r2
 8006946:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800694c:	4a1d      	ldr	r2, [pc, #116]	; (80069c4 <prvHeapInit+0xb0>)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006952:	4b1c      	ldr	r3, [pc, #112]	; (80069c4 <prvHeapInit+0xb0>)
 8006954:	2200      	movs	r2, #0
 8006956:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	68ba      	ldr	r2, [r7, #8]
 800695c:	4413      	add	r3, r2
 800695e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006960:	2208      	movs	r2, #8
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	1a9b      	subs	r3, r3, r2
 8006966:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f023 0307 	bic.w	r3, r3, #7
 800696e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	4a15      	ldr	r2, [pc, #84]	; (80069c8 <prvHeapInit+0xb4>)
 8006974:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006976:	4b14      	ldr	r3, [pc, #80]	; (80069c8 <prvHeapInit+0xb4>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2200      	movs	r2, #0
 800697c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800697e:	4b12      	ldr	r3, [pc, #72]	; (80069c8 <prvHeapInit+0xb4>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2200      	movs	r2, #0
 8006984:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	1ad2      	subs	r2, r2, r3
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006994:	4b0c      	ldr	r3, [pc, #48]	; (80069c8 <prvHeapInit+0xb4>)
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	4a0a      	ldr	r2, [pc, #40]	; (80069cc <prvHeapInit+0xb8>)
 80069a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	4a09      	ldr	r2, [pc, #36]	; (80069d0 <prvHeapInit+0xbc>)
 80069aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80069ac:	4b09      	ldr	r3, [pc, #36]	; (80069d4 <prvHeapInit+0xc0>)
 80069ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80069b2:	601a      	str	r2, [r3, #0]
}
 80069b4:	bf00      	nop
 80069b6:	3714      	adds	r7, #20
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr
 80069c0:	20000fcc 	.word	0x20000fcc
 80069c4:	20004bcc 	.word	0x20004bcc
 80069c8:	20004bd4 	.word	0x20004bd4
 80069cc:	20004bdc 	.word	0x20004bdc
 80069d0:	20004bd8 	.word	0x20004bd8
 80069d4:	20004be8 	.word	0x20004be8

080069d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80069e0:	4b28      	ldr	r3, [pc, #160]	; (8006a84 <prvInsertBlockIntoFreeList+0xac>)
 80069e2:	60fb      	str	r3, [r7, #12]
 80069e4:	e002      	b.n	80069ec <prvInsertBlockIntoFreeList+0x14>
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	60fb      	str	r3, [r7, #12]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	687a      	ldr	r2, [r7, #4]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d8f7      	bhi.n	80069e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	68ba      	ldr	r2, [r7, #8]
 8006a00:	4413      	add	r3, r2
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d108      	bne.n	8006a1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	685a      	ldr	r2, [r3, #4]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	441a      	add	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	441a      	add	r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d118      	bne.n	8006a60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	4b15      	ldr	r3, [pc, #84]	; (8006a88 <prvInsertBlockIntoFreeList+0xb0>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d00d      	beq.n	8006a56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	685a      	ldr	r2, [r3, #4]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	441a      	add	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	601a      	str	r2, [r3, #0]
 8006a54:	e008      	b.n	8006a68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006a56:	4b0c      	ldr	r3, [pc, #48]	; (8006a88 <prvInsertBlockIntoFreeList+0xb0>)
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	601a      	str	r2, [r3, #0]
 8006a5e:	e003      	b.n	8006a68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d002      	beq.n	8006a76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a76:	bf00      	nop
 8006a78:	3714      	adds	r7, #20
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop
 8006a84:	20004bcc 	.word	0x20004bcc
 8006a88:	20004bd4 	.word	0x20004bd4

08006a8c <__errno>:
 8006a8c:	4b01      	ldr	r3, [pc, #4]	; (8006a94 <__errno+0x8>)
 8006a8e:	6818      	ldr	r0, [r3, #0]
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	20000010 	.word	0x20000010

08006a98 <__libc_init_array>:
 8006a98:	b570      	push	{r4, r5, r6, lr}
 8006a9a:	4d0d      	ldr	r5, [pc, #52]	; (8006ad0 <__libc_init_array+0x38>)
 8006a9c:	4c0d      	ldr	r4, [pc, #52]	; (8006ad4 <__libc_init_array+0x3c>)
 8006a9e:	1b64      	subs	r4, r4, r5
 8006aa0:	10a4      	asrs	r4, r4, #2
 8006aa2:	2600      	movs	r6, #0
 8006aa4:	42a6      	cmp	r6, r4
 8006aa6:	d109      	bne.n	8006abc <__libc_init_array+0x24>
 8006aa8:	4d0b      	ldr	r5, [pc, #44]	; (8006ad8 <__libc_init_array+0x40>)
 8006aaa:	4c0c      	ldr	r4, [pc, #48]	; (8006adc <__libc_init_array+0x44>)
 8006aac:	f000 fd18 	bl	80074e0 <_init>
 8006ab0:	1b64      	subs	r4, r4, r5
 8006ab2:	10a4      	asrs	r4, r4, #2
 8006ab4:	2600      	movs	r6, #0
 8006ab6:	42a6      	cmp	r6, r4
 8006ab8:	d105      	bne.n	8006ac6 <__libc_init_array+0x2e>
 8006aba:	bd70      	pop	{r4, r5, r6, pc}
 8006abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ac0:	4798      	blx	r3
 8006ac2:	3601      	adds	r6, #1
 8006ac4:	e7ee      	b.n	8006aa4 <__libc_init_array+0xc>
 8006ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aca:	4798      	blx	r3
 8006acc:	3601      	adds	r6, #1
 8006ace:	e7f2      	b.n	8006ab6 <__libc_init_array+0x1e>
 8006ad0:	08007658 	.word	0x08007658
 8006ad4:	08007658 	.word	0x08007658
 8006ad8:	08007658 	.word	0x08007658
 8006adc:	0800765c 	.word	0x0800765c

08006ae0 <__retarget_lock_acquire_recursive>:
 8006ae0:	4770      	bx	lr

08006ae2 <__retarget_lock_release_recursive>:
 8006ae2:	4770      	bx	lr

08006ae4 <memcpy>:
 8006ae4:	440a      	add	r2, r1
 8006ae6:	4291      	cmp	r1, r2
 8006ae8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006aec:	d100      	bne.n	8006af0 <memcpy+0xc>
 8006aee:	4770      	bx	lr
 8006af0:	b510      	push	{r4, lr}
 8006af2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006af6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006afa:	4291      	cmp	r1, r2
 8006afc:	d1f9      	bne.n	8006af2 <memcpy+0xe>
 8006afe:	bd10      	pop	{r4, pc}

08006b00 <memset>:
 8006b00:	4402      	add	r2, r0
 8006b02:	4603      	mov	r3, r0
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d100      	bne.n	8006b0a <memset+0xa>
 8006b08:	4770      	bx	lr
 8006b0a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b0e:	e7f9      	b.n	8006b04 <memset+0x4>

08006b10 <sbrk_aligned>:
 8006b10:	b570      	push	{r4, r5, r6, lr}
 8006b12:	4e0e      	ldr	r6, [pc, #56]	; (8006b4c <sbrk_aligned+0x3c>)
 8006b14:	460c      	mov	r4, r1
 8006b16:	6831      	ldr	r1, [r6, #0]
 8006b18:	4605      	mov	r5, r0
 8006b1a:	b911      	cbnz	r1, 8006b22 <sbrk_aligned+0x12>
 8006b1c:	f000 f8f6 	bl	8006d0c <_sbrk_r>
 8006b20:	6030      	str	r0, [r6, #0]
 8006b22:	4621      	mov	r1, r4
 8006b24:	4628      	mov	r0, r5
 8006b26:	f000 f8f1 	bl	8006d0c <_sbrk_r>
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	d00a      	beq.n	8006b44 <sbrk_aligned+0x34>
 8006b2e:	1cc4      	adds	r4, r0, #3
 8006b30:	f024 0403 	bic.w	r4, r4, #3
 8006b34:	42a0      	cmp	r0, r4
 8006b36:	d007      	beq.n	8006b48 <sbrk_aligned+0x38>
 8006b38:	1a21      	subs	r1, r4, r0
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	f000 f8e6 	bl	8006d0c <_sbrk_r>
 8006b40:	3001      	adds	r0, #1
 8006b42:	d101      	bne.n	8006b48 <sbrk_aligned+0x38>
 8006b44:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006b48:	4620      	mov	r0, r4
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}
 8006b4c:	20004bf4 	.word	0x20004bf4

08006b50 <_malloc_r>:
 8006b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b54:	1ccd      	adds	r5, r1, #3
 8006b56:	f025 0503 	bic.w	r5, r5, #3
 8006b5a:	3508      	adds	r5, #8
 8006b5c:	2d0c      	cmp	r5, #12
 8006b5e:	bf38      	it	cc
 8006b60:	250c      	movcc	r5, #12
 8006b62:	2d00      	cmp	r5, #0
 8006b64:	4607      	mov	r7, r0
 8006b66:	db01      	blt.n	8006b6c <_malloc_r+0x1c>
 8006b68:	42a9      	cmp	r1, r5
 8006b6a:	d905      	bls.n	8006b78 <_malloc_r+0x28>
 8006b6c:	230c      	movs	r3, #12
 8006b6e:	603b      	str	r3, [r7, #0]
 8006b70:	2600      	movs	r6, #0
 8006b72:	4630      	mov	r0, r6
 8006b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b78:	4e2e      	ldr	r6, [pc, #184]	; (8006c34 <_malloc_r+0xe4>)
 8006b7a:	f000 f917 	bl	8006dac <__malloc_lock>
 8006b7e:	6833      	ldr	r3, [r6, #0]
 8006b80:	461c      	mov	r4, r3
 8006b82:	bb34      	cbnz	r4, 8006bd2 <_malloc_r+0x82>
 8006b84:	4629      	mov	r1, r5
 8006b86:	4638      	mov	r0, r7
 8006b88:	f7ff ffc2 	bl	8006b10 <sbrk_aligned>
 8006b8c:	1c43      	adds	r3, r0, #1
 8006b8e:	4604      	mov	r4, r0
 8006b90:	d14d      	bne.n	8006c2e <_malloc_r+0xde>
 8006b92:	6834      	ldr	r4, [r6, #0]
 8006b94:	4626      	mov	r6, r4
 8006b96:	2e00      	cmp	r6, #0
 8006b98:	d140      	bne.n	8006c1c <_malloc_r+0xcc>
 8006b9a:	6823      	ldr	r3, [r4, #0]
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	4638      	mov	r0, r7
 8006ba0:	eb04 0803 	add.w	r8, r4, r3
 8006ba4:	f000 f8b2 	bl	8006d0c <_sbrk_r>
 8006ba8:	4580      	cmp	r8, r0
 8006baa:	d13a      	bne.n	8006c22 <_malloc_r+0xd2>
 8006bac:	6821      	ldr	r1, [r4, #0]
 8006bae:	3503      	adds	r5, #3
 8006bb0:	1a6d      	subs	r5, r5, r1
 8006bb2:	f025 0503 	bic.w	r5, r5, #3
 8006bb6:	3508      	adds	r5, #8
 8006bb8:	2d0c      	cmp	r5, #12
 8006bba:	bf38      	it	cc
 8006bbc:	250c      	movcc	r5, #12
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	4638      	mov	r0, r7
 8006bc2:	f7ff ffa5 	bl	8006b10 <sbrk_aligned>
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	d02b      	beq.n	8006c22 <_malloc_r+0xd2>
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	442b      	add	r3, r5
 8006bce:	6023      	str	r3, [r4, #0]
 8006bd0:	e00e      	b.n	8006bf0 <_malloc_r+0xa0>
 8006bd2:	6822      	ldr	r2, [r4, #0]
 8006bd4:	1b52      	subs	r2, r2, r5
 8006bd6:	d41e      	bmi.n	8006c16 <_malloc_r+0xc6>
 8006bd8:	2a0b      	cmp	r2, #11
 8006bda:	d916      	bls.n	8006c0a <_malloc_r+0xba>
 8006bdc:	1961      	adds	r1, r4, r5
 8006bde:	42a3      	cmp	r3, r4
 8006be0:	6025      	str	r5, [r4, #0]
 8006be2:	bf18      	it	ne
 8006be4:	6059      	strne	r1, [r3, #4]
 8006be6:	6863      	ldr	r3, [r4, #4]
 8006be8:	bf08      	it	eq
 8006bea:	6031      	streq	r1, [r6, #0]
 8006bec:	5162      	str	r2, [r4, r5]
 8006bee:	604b      	str	r3, [r1, #4]
 8006bf0:	4638      	mov	r0, r7
 8006bf2:	f104 060b 	add.w	r6, r4, #11
 8006bf6:	f000 f8df 	bl	8006db8 <__malloc_unlock>
 8006bfa:	f026 0607 	bic.w	r6, r6, #7
 8006bfe:	1d23      	adds	r3, r4, #4
 8006c00:	1af2      	subs	r2, r6, r3
 8006c02:	d0b6      	beq.n	8006b72 <_malloc_r+0x22>
 8006c04:	1b9b      	subs	r3, r3, r6
 8006c06:	50a3      	str	r3, [r4, r2]
 8006c08:	e7b3      	b.n	8006b72 <_malloc_r+0x22>
 8006c0a:	6862      	ldr	r2, [r4, #4]
 8006c0c:	42a3      	cmp	r3, r4
 8006c0e:	bf0c      	ite	eq
 8006c10:	6032      	streq	r2, [r6, #0]
 8006c12:	605a      	strne	r2, [r3, #4]
 8006c14:	e7ec      	b.n	8006bf0 <_malloc_r+0xa0>
 8006c16:	4623      	mov	r3, r4
 8006c18:	6864      	ldr	r4, [r4, #4]
 8006c1a:	e7b2      	b.n	8006b82 <_malloc_r+0x32>
 8006c1c:	4634      	mov	r4, r6
 8006c1e:	6876      	ldr	r6, [r6, #4]
 8006c20:	e7b9      	b.n	8006b96 <_malloc_r+0x46>
 8006c22:	230c      	movs	r3, #12
 8006c24:	603b      	str	r3, [r7, #0]
 8006c26:	4638      	mov	r0, r7
 8006c28:	f000 f8c6 	bl	8006db8 <__malloc_unlock>
 8006c2c:	e7a1      	b.n	8006b72 <_malloc_r+0x22>
 8006c2e:	6025      	str	r5, [r4, #0]
 8006c30:	e7de      	b.n	8006bf0 <_malloc_r+0xa0>
 8006c32:	bf00      	nop
 8006c34:	20004bf0 	.word	0x20004bf0

08006c38 <cleanup_glue>:
 8006c38:	b538      	push	{r3, r4, r5, lr}
 8006c3a:	460c      	mov	r4, r1
 8006c3c:	6809      	ldr	r1, [r1, #0]
 8006c3e:	4605      	mov	r5, r0
 8006c40:	b109      	cbz	r1, 8006c46 <cleanup_glue+0xe>
 8006c42:	f7ff fff9 	bl	8006c38 <cleanup_glue>
 8006c46:	4621      	mov	r1, r4
 8006c48:	4628      	mov	r0, r5
 8006c4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c4e:	f000 b8b9 	b.w	8006dc4 <_free_r>
	...

08006c54 <_reclaim_reent>:
 8006c54:	4b2c      	ldr	r3, [pc, #176]	; (8006d08 <_reclaim_reent+0xb4>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4283      	cmp	r3, r0
 8006c5a:	b570      	push	{r4, r5, r6, lr}
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	d051      	beq.n	8006d04 <_reclaim_reent+0xb0>
 8006c60:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c62:	b143      	cbz	r3, 8006c76 <_reclaim_reent+0x22>
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d14a      	bne.n	8006d00 <_reclaim_reent+0xac>
 8006c6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c6c:	6819      	ldr	r1, [r3, #0]
 8006c6e:	b111      	cbz	r1, 8006c76 <_reclaim_reent+0x22>
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 f8a7 	bl	8006dc4 <_free_r>
 8006c76:	6961      	ldr	r1, [r4, #20]
 8006c78:	b111      	cbz	r1, 8006c80 <_reclaim_reent+0x2c>
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	f000 f8a2 	bl	8006dc4 <_free_r>
 8006c80:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006c82:	b111      	cbz	r1, 8006c8a <_reclaim_reent+0x36>
 8006c84:	4620      	mov	r0, r4
 8006c86:	f000 f89d 	bl	8006dc4 <_free_r>
 8006c8a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006c8c:	b111      	cbz	r1, 8006c94 <_reclaim_reent+0x40>
 8006c8e:	4620      	mov	r0, r4
 8006c90:	f000 f898 	bl	8006dc4 <_free_r>
 8006c94:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006c96:	b111      	cbz	r1, 8006c9e <_reclaim_reent+0x4a>
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f000 f893 	bl	8006dc4 <_free_r>
 8006c9e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006ca0:	b111      	cbz	r1, 8006ca8 <_reclaim_reent+0x54>
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	f000 f88e 	bl	8006dc4 <_free_r>
 8006ca8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006caa:	b111      	cbz	r1, 8006cb2 <_reclaim_reent+0x5e>
 8006cac:	4620      	mov	r0, r4
 8006cae:	f000 f889 	bl	8006dc4 <_free_r>
 8006cb2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006cb4:	b111      	cbz	r1, 8006cbc <_reclaim_reent+0x68>
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f000 f884 	bl	8006dc4 <_free_r>
 8006cbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cbe:	b111      	cbz	r1, 8006cc6 <_reclaim_reent+0x72>
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f000 f87f 	bl	8006dc4 <_free_r>
 8006cc6:	69a3      	ldr	r3, [r4, #24]
 8006cc8:	b1e3      	cbz	r3, 8006d04 <_reclaim_reent+0xb0>
 8006cca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006ccc:	4620      	mov	r0, r4
 8006cce:	4798      	blx	r3
 8006cd0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006cd2:	b1b9      	cbz	r1, 8006d04 <_reclaim_reent+0xb0>
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006cda:	f7ff bfad 	b.w	8006c38 <cleanup_glue>
 8006cde:	5949      	ldr	r1, [r1, r5]
 8006ce0:	b941      	cbnz	r1, 8006cf4 <_reclaim_reent+0xa0>
 8006ce2:	3504      	adds	r5, #4
 8006ce4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ce6:	2d80      	cmp	r5, #128	; 0x80
 8006ce8:	68d9      	ldr	r1, [r3, #12]
 8006cea:	d1f8      	bne.n	8006cde <_reclaim_reent+0x8a>
 8006cec:	4620      	mov	r0, r4
 8006cee:	f000 f869 	bl	8006dc4 <_free_r>
 8006cf2:	e7ba      	b.n	8006c6a <_reclaim_reent+0x16>
 8006cf4:	680e      	ldr	r6, [r1, #0]
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	f000 f864 	bl	8006dc4 <_free_r>
 8006cfc:	4631      	mov	r1, r6
 8006cfe:	e7ef      	b.n	8006ce0 <_reclaim_reent+0x8c>
 8006d00:	2500      	movs	r5, #0
 8006d02:	e7ef      	b.n	8006ce4 <_reclaim_reent+0x90>
 8006d04:	bd70      	pop	{r4, r5, r6, pc}
 8006d06:	bf00      	nop
 8006d08:	20000010 	.word	0x20000010

08006d0c <_sbrk_r>:
 8006d0c:	b538      	push	{r3, r4, r5, lr}
 8006d0e:	4d06      	ldr	r5, [pc, #24]	; (8006d28 <_sbrk_r+0x1c>)
 8006d10:	2300      	movs	r3, #0
 8006d12:	4604      	mov	r4, r0
 8006d14:	4608      	mov	r0, r1
 8006d16:	602b      	str	r3, [r5, #0]
 8006d18:	f7fa fbe0 	bl	80014dc <_sbrk>
 8006d1c:	1c43      	adds	r3, r0, #1
 8006d1e:	d102      	bne.n	8006d26 <_sbrk_r+0x1a>
 8006d20:	682b      	ldr	r3, [r5, #0]
 8006d22:	b103      	cbz	r3, 8006d26 <_sbrk_r+0x1a>
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	bd38      	pop	{r3, r4, r5, pc}
 8006d28:	20004bf8 	.word	0x20004bf8

08006d2c <sniprintf>:
 8006d2c:	b40c      	push	{r2, r3}
 8006d2e:	b530      	push	{r4, r5, lr}
 8006d30:	4b17      	ldr	r3, [pc, #92]	; (8006d90 <sniprintf+0x64>)
 8006d32:	1e0c      	subs	r4, r1, #0
 8006d34:	681d      	ldr	r5, [r3, #0]
 8006d36:	b09d      	sub	sp, #116	; 0x74
 8006d38:	da08      	bge.n	8006d4c <sniprintf+0x20>
 8006d3a:	238b      	movs	r3, #139	; 0x8b
 8006d3c:	602b      	str	r3, [r5, #0]
 8006d3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d42:	b01d      	add	sp, #116	; 0x74
 8006d44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d48:	b002      	add	sp, #8
 8006d4a:	4770      	bx	lr
 8006d4c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006d50:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006d54:	bf14      	ite	ne
 8006d56:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8006d5a:	4623      	moveq	r3, r4
 8006d5c:	9304      	str	r3, [sp, #16]
 8006d5e:	9307      	str	r3, [sp, #28]
 8006d60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d64:	9002      	str	r0, [sp, #8]
 8006d66:	9006      	str	r0, [sp, #24]
 8006d68:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d6c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006d6e:	ab21      	add	r3, sp, #132	; 0x84
 8006d70:	a902      	add	r1, sp, #8
 8006d72:	4628      	mov	r0, r5
 8006d74:	9301      	str	r3, [sp, #4]
 8006d76:	f000 f8cd 	bl	8006f14 <_svfiprintf_r>
 8006d7a:	1c43      	adds	r3, r0, #1
 8006d7c:	bfbc      	itt	lt
 8006d7e:	238b      	movlt	r3, #139	; 0x8b
 8006d80:	602b      	strlt	r3, [r5, #0]
 8006d82:	2c00      	cmp	r4, #0
 8006d84:	d0dd      	beq.n	8006d42 <sniprintf+0x16>
 8006d86:	9b02      	ldr	r3, [sp, #8]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	701a      	strb	r2, [r3, #0]
 8006d8c:	e7d9      	b.n	8006d42 <sniprintf+0x16>
 8006d8e:	bf00      	nop
 8006d90:	20000010 	.word	0x20000010

08006d94 <strnlen>:
 8006d94:	b510      	push	{r4, lr}
 8006d96:	4602      	mov	r2, r0
 8006d98:	4401      	add	r1, r0
 8006d9a:	428a      	cmp	r2, r1
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	d003      	beq.n	8006da8 <strnlen+0x14>
 8006da0:	781c      	ldrb	r4, [r3, #0]
 8006da2:	3201      	adds	r2, #1
 8006da4:	2c00      	cmp	r4, #0
 8006da6:	d1f8      	bne.n	8006d9a <strnlen+0x6>
 8006da8:	1a18      	subs	r0, r3, r0
 8006daa:	bd10      	pop	{r4, pc}

08006dac <__malloc_lock>:
 8006dac:	4801      	ldr	r0, [pc, #4]	; (8006db4 <__malloc_lock+0x8>)
 8006dae:	f7ff be97 	b.w	8006ae0 <__retarget_lock_acquire_recursive>
 8006db2:	bf00      	nop
 8006db4:	20004bec 	.word	0x20004bec

08006db8 <__malloc_unlock>:
 8006db8:	4801      	ldr	r0, [pc, #4]	; (8006dc0 <__malloc_unlock+0x8>)
 8006dba:	f7ff be92 	b.w	8006ae2 <__retarget_lock_release_recursive>
 8006dbe:	bf00      	nop
 8006dc0:	20004bec 	.word	0x20004bec

08006dc4 <_free_r>:
 8006dc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006dc6:	2900      	cmp	r1, #0
 8006dc8:	d044      	beq.n	8006e54 <_free_r+0x90>
 8006dca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dce:	9001      	str	r0, [sp, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f1a1 0404 	sub.w	r4, r1, #4
 8006dd6:	bfb8      	it	lt
 8006dd8:	18e4      	addlt	r4, r4, r3
 8006dda:	f7ff ffe7 	bl	8006dac <__malloc_lock>
 8006dde:	4a1e      	ldr	r2, [pc, #120]	; (8006e58 <_free_r+0x94>)
 8006de0:	9801      	ldr	r0, [sp, #4]
 8006de2:	6813      	ldr	r3, [r2, #0]
 8006de4:	b933      	cbnz	r3, 8006df4 <_free_r+0x30>
 8006de6:	6063      	str	r3, [r4, #4]
 8006de8:	6014      	str	r4, [r2, #0]
 8006dea:	b003      	add	sp, #12
 8006dec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006df0:	f7ff bfe2 	b.w	8006db8 <__malloc_unlock>
 8006df4:	42a3      	cmp	r3, r4
 8006df6:	d908      	bls.n	8006e0a <_free_r+0x46>
 8006df8:	6825      	ldr	r5, [r4, #0]
 8006dfa:	1961      	adds	r1, r4, r5
 8006dfc:	428b      	cmp	r3, r1
 8006dfe:	bf01      	itttt	eq
 8006e00:	6819      	ldreq	r1, [r3, #0]
 8006e02:	685b      	ldreq	r3, [r3, #4]
 8006e04:	1949      	addeq	r1, r1, r5
 8006e06:	6021      	streq	r1, [r4, #0]
 8006e08:	e7ed      	b.n	8006de6 <_free_r+0x22>
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	b10b      	cbz	r3, 8006e14 <_free_r+0x50>
 8006e10:	42a3      	cmp	r3, r4
 8006e12:	d9fa      	bls.n	8006e0a <_free_r+0x46>
 8006e14:	6811      	ldr	r1, [r2, #0]
 8006e16:	1855      	adds	r5, r2, r1
 8006e18:	42a5      	cmp	r5, r4
 8006e1a:	d10b      	bne.n	8006e34 <_free_r+0x70>
 8006e1c:	6824      	ldr	r4, [r4, #0]
 8006e1e:	4421      	add	r1, r4
 8006e20:	1854      	adds	r4, r2, r1
 8006e22:	42a3      	cmp	r3, r4
 8006e24:	6011      	str	r1, [r2, #0]
 8006e26:	d1e0      	bne.n	8006dea <_free_r+0x26>
 8006e28:	681c      	ldr	r4, [r3, #0]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	6053      	str	r3, [r2, #4]
 8006e2e:	4421      	add	r1, r4
 8006e30:	6011      	str	r1, [r2, #0]
 8006e32:	e7da      	b.n	8006dea <_free_r+0x26>
 8006e34:	d902      	bls.n	8006e3c <_free_r+0x78>
 8006e36:	230c      	movs	r3, #12
 8006e38:	6003      	str	r3, [r0, #0]
 8006e3a:	e7d6      	b.n	8006dea <_free_r+0x26>
 8006e3c:	6825      	ldr	r5, [r4, #0]
 8006e3e:	1961      	adds	r1, r4, r5
 8006e40:	428b      	cmp	r3, r1
 8006e42:	bf04      	itt	eq
 8006e44:	6819      	ldreq	r1, [r3, #0]
 8006e46:	685b      	ldreq	r3, [r3, #4]
 8006e48:	6063      	str	r3, [r4, #4]
 8006e4a:	bf04      	itt	eq
 8006e4c:	1949      	addeq	r1, r1, r5
 8006e4e:	6021      	streq	r1, [r4, #0]
 8006e50:	6054      	str	r4, [r2, #4]
 8006e52:	e7ca      	b.n	8006dea <_free_r+0x26>
 8006e54:	b003      	add	sp, #12
 8006e56:	bd30      	pop	{r4, r5, pc}
 8006e58:	20004bf0 	.word	0x20004bf0

08006e5c <__ssputs_r>:
 8006e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e60:	688e      	ldr	r6, [r1, #8]
 8006e62:	429e      	cmp	r6, r3
 8006e64:	4682      	mov	sl, r0
 8006e66:	460c      	mov	r4, r1
 8006e68:	4690      	mov	r8, r2
 8006e6a:	461f      	mov	r7, r3
 8006e6c:	d838      	bhi.n	8006ee0 <__ssputs_r+0x84>
 8006e6e:	898a      	ldrh	r2, [r1, #12]
 8006e70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e74:	d032      	beq.n	8006edc <__ssputs_r+0x80>
 8006e76:	6825      	ldr	r5, [r4, #0]
 8006e78:	6909      	ldr	r1, [r1, #16]
 8006e7a:	eba5 0901 	sub.w	r9, r5, r1
 8006e7e:	6965      	ldr	r5, [r4, #20]
 8006e80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e88:	3301      	adds	r3, #1
 8006e8a:	444b      	add	r3, r9
 8006e8c:	106d      	asrs	r5, r5, #1
 8006e8e:	429d      	cmp	r5, r3
 8006e90:	bf38      	it	cc
 8006e92:	461d      	movcc	r5, r3
 8006e94:	0553      	lsls	r3, r2, #21
 8006e96:	d531      	bpl.n	8006efc <__ssputs_r+0xa0>
 8006e98:	4629      	mov	r1, r5
 8006e9a:	f7ff fe59 	bl	8006b50 <_malloc_r>
 8006e9e:	4606      	mov	r6, r0
 8006ea0:	b950      	cbnz	r0, 8006eb8 <__ssputs_r+0x5c>
 8006ea2:	230c      	movs	r3, #12
 8006ea4:	f8ca 3000 	str.w	r3, [sl]
 8006ea8:	89a3      	ldrh	r3, [r4, #12]
 8006eaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eae:	81a3      	strh	r3, [r4, #12]
 8006eb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb8:	6921      	ldr	r1, [r4, #16]
 8006eba:	464a      	mov	r2, r9
 8006ebc:	f7ff fe12 	bl	8006ae4 <memcpy>
 8006ec0:	89a3      	ldrh	r3, [r4, #12]
 8006ec2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eca:	81a3      	strh	r3, [r4, #12]
 8006ecc:	6126      	str	r6, [r4, #16]
 8006ece:	6165      	str	r5, [r4, #20]
 8006ed0:	444e      	add	r6, r9
 8006ed2:	eba5 0509 	sub.w	r5, r5, r9
 8006ed6:	6026      	str	r6, [r4, #0]
 8006ed8:	60a5      	str	r5, [r4, #8]
 8006eda:	463e      	mov	r6, r7
 8006edc:	42be      	cmp	r6, r7
 8006ede:	d900      	bls.n	8006ee2 <__ssputs_r+0x86>
 8006ee0:	463e      	mov	r6, r7
 8006ee2:	6820      	ldr	r0, [r4, #0]
 8006ee4:	4632      	mov	r2, r6
 8006ee6:	4641      	mov	r1, r8
 8006ee8:	f000 faa8 	bl	800743c <memmove>
 8006eec:	68a3      	ldr	r3, [r4, #8]
 8006eee:	1b9b      	subs	r3, r3, r6
 8006ef0:	60a3      	str	r3, [r4, #8]
 8006ef2:	6823      	ldr	r3, [r4, #0]
 8006ef4:	4433      	add	r3, r6
 8006ef6:	6023      	str	r3, [r4, #0]
 8006ef8:	2000      	movs	r0, #0
 8006efa:	e7db      	b.n	8006eb4 <__ssputs_r+0x58>
 8006efc:	462a      	mov	r2, r5
 8006efe:	f000 fab7 	bl	8007470 <_realloc_r>
 8006f02:	4606      	mov	r6, r0
 8006f04:	2800      	cmp	r0, #0
 8006f06:	d1e1      	bne.n	8006ecc <__ssputs_r+0x70>
 8006f08:	6921      	ldr	r1, [r4, #16]
 8006f0a:	4650      	mov	r0, sl
 8006f0c:	f7ff ff5a 	bl	8006dc4 <_free_r>
 8006f10:	e7c7      	b.n	8006ea2 <__ssputs_r+0x46>
	...

08006f14 <_svfiprintf_r>:
 8006f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f18:	4698      	mov	r8, r3
 8006f1a:	898b      	ldrh	r3, [r1, #12]
 8006f1c:	061b      	lsls	r3, r3, #24
 8006f1e:	b09d      	sub	sp, #116	; 0x74
 8006f20:	4607      	mov	r7, r0
 8006f22:	460d      	mov	r5, r1
 8006f24:	4614      	mov	r4, r2
 8006f26:	d50e      	bpl.n	8006f46 <_svfiprintf_r+0x32>
 8006f28:	690b      	ldr	r3, [r1, #16]
 8006f2a:	b963      	cbnz	r3, 8006f46 <_svfiprintf_r+0x32>
 8006f2c:	2140      	movs	r1, #64	; 0x40
 8006f2e:	f7ff fe0f 	bl	8006b50 <_malloc_r>
 8006f32:	6028      	str	r0, [r5, #0]
 8006f34:	6128      	str	r0, [r5, #16]
 8006f36:	b920      	cbnz	r0, 8006f42 <_svfiprintf_r+0x2e>
 8006f38:	230c      	movs	r3, #12
 8006f3a:	603b      	str	r3, [r7, #0]
 8006f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f40:	e0d1      	b.n	80070e6 <_svfiprintf_r+0x1d2>
 8006f42:	2340      	movs	r3, #64	; 0x40
 8006f44:	616b      	str	r3, [r5, #20]
 8006f46:	2300      	movs	r3, #0
 8006f48:	9309      	str	r3, [sp, #36]	; 0x24
 8006f4a:	2320      	movs	r3, #32
 8006f4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f50:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f54:	2330      	movs	r3, #48	; 0x30
 8006f56:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007100 <_svfiprintf_r+0x1ec>
 8006f5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f5e:	f04f 0901 	mov.w	r9, #1
 8006f62:	4623      	mov	r3, r4
 8006f64:	469a      	mov	sl, r3
 8006f66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f6a:	b10a      	cbz	r2, 8006f70 <_svfiprintf_r+0x5c>
 8006f6c:	2a25      	cmp	r2, #37	; 0x25
 8006f6e:	d1f9      	bne.n	8006f64 <_svfiprintf_r+0x50>
 8006f70:	ebba 0b04 	subs.w	fp, sl, r4
 8006f74:	d00b      	beq.n	8006f8e <_svfiprintf_r+0x7a>
 8006f76:	465b      	mov	r3, fp
 8006f78:	4622      	mov	r2, r4
 8006f7a:	4629      	mov	r1, r5
 8006f7c:	4638      	mov	r0, r7
 8006f7e:	f7ff ff6d 	bl	8006e5c <__ssputs_r>
 8006f82:	3001      	adds	r0, #1
 8006f84:	f000 80aa 	beq.w	80070dc <_svfiprintf_r+0x1c8>
 8006f88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f8a:	445a      	add	r2, fp
 8006f8c:	9209      	str	r2, [sp, #36]	; 0x24
 8006f8e:	f89a 3000 	ldrb.w	r3, [sl]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	f000 80a2 	beq.w	80070dc <_svfiprintf_r+0x1c8>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fa2:	f10a 0a01 	add.w	sl, sl, #1
 8006fa6:	9304      	str	r3, [sp, #16]
 8006fa8:	9307      	str	r3, [sp, #28]
 8006faa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006fae:	931a      	str	r3, [sp, #104]	; 0x68
 8006fb0:	4654      	mov	r4, sl
 8006fb2:	2205      	movs	r2, #5
 8006fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fb8:	4851      	ldr	r0, [pc, #324]	; (8007100 <_svfiprintf_r+0x1ec>)
 8006fba:	f7f9 f911 	bl	80001e0 <memchr>
 8006fbe:	9a04      	ldr	r2, [sp, #16]
 8006fc0:	b9d8      	cbnz	r0, 8006ffa <_svfiprintf_r+0xe6>
 8006fc2:	06d0      	lsls	r0, r2, #27
 8006fc4:	bf44      	itt	mi
 8006fc6:	2320      	movmi	r3, #32
 8006fc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fcc:	0711      	lsls	r1, r2, #28
 8006fce:	bf44      	itt	mi
 8006fd0:	232b      	movmi	r3, #43	; 0x2b
 8006fd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fd6:	f89a 3000 	ldrb.w	r3, [sl]
 8006fda:	2b2a      	cmp	r3, #42	; 0x2a
 8006fdc:	d015      	beq.n	800700a <_svfiprintf_r+0xf6>
 8006fde:	9a07      	ldr	r2, [sp, #28]
 8006fe0:	4654      	mov	r4, sl
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	f04f 0c0a 	mov.w	ip, #10
 8006fe8:	4621      	mov	r1, r4
 8006fea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fee:	3b30      	subs	r3, #48	; 0x30
 8006ff0:	2b09      	cmp	r3, #9
 8006ff2:	d94e      	bls.n	8007092 <_svfiprintf_r+0x17e>
 8006ff4:	b1b0      	cbz	r0, 8007024 <_svfiprintf_r+0x110>
 8006ff6:	9207      	str	r2, [sp, #28]
 8006ff8:	e014      	b.n	8007024 <_svfiprintf_r+0x110>
 8006ffa:	eba0 0308 	sub.w	r3, r0, r8
 8006ffe:	fa09 f303 	lsl.w	r3, r9, r3
 8007002:	4313      	orrs	r3, r2
 8007004:	9304      	str	r3, [sp, #16]
 8007006:	46a2      	mov	sl, r4
 8007008:	e7d2      	b.n	8006fb0 <_svfiprintf_r+0x9c>
 800700a:	9b03      	ldr	r3, [sp, #12]
 800700c:	1d19      	adds	r1, r3, #4
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	9103      	str	r1, [sp, #12]
 8007012:	2b00      	cmp	r3, #0
 8007014:	bfbb      	ittet	lt
 8007016:	425b      	neglt	r3, r3
 8007018:	f042 0202 	orrlt.w	r2, r2, #2
 800701c:	9307      	strge	r3, [sp, #28]
 800701e:	9307      	strlt	r3, [sp, #28]
 8007020:	bfb8      	it	lt
 8007022:	9204      	strlt	r2, [sp, #16]
 8007024:	7823      	ldrb	r3, [r4, #0]
 8007026:	2b2e      	cmp	r3, #46	; 0x2e
 8007028:	d10c      	bne.n	8007044 <_svfiprintf_r+0x130>
 800702a:	7863      	ldrb	r3, [r4, #1]
 800702c:	2b2a      	cmp	r3, #42	; 0x2a
 800702e:	d135      	bne.n	800709c <_svfiprintf_r+0x188>
 8007030:	9b03      	ldr	r3, [sp, #12]
 8007032:	1d1a      	adds	r2, r3, #4
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	9203      	str	r2, [sp, #12]
 8007038:	2b00      	cmp	r3, #0
 800703a:	bfb8      	it	lt
 800703c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007040:	3402      	adds	r4, #2
 8007042:	9305      	str	r3, [sp, #20]
 8007044:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007110 <_svfiprintf_r+0x1fc>
 8007048:	7821      	ldrb	r1, [r4, #0]
 800704a:	2203      	movs	r2, #3
 800704c:	4650      	mov	r0, sl
 800704e:	f7f9 f8c7 	bl	80001e0 <memchr>
 8007052:	b140      	cbz	r0, 8007066 <_svfiprintf_r+0x152>
 8007054:	2340      	movs	r3, #64	; 0x40
 8007056:	eba0 000a 	sub.w	r0, r0, sl
 800705a:	fa03 f000 	lsl.w	r0, r3, r0
 800705e:	9b04      	ldr	r3, [sp, #16]
 8007060:	4303      	orrs	r3, r0
 8007062:	3401      	adds	r4, #1
 8007064:	9304      	str	r3, [sp, #16]
 8007066:	f814 1b01 	ldrb.w	r1, [r4], #1
 800706a:	4826      	ldr	r0, [pc, #152]	; (8007104 <_svfiprintf_r+0x1f0>)
 800706c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007070:	2206      	movs	r2, #6
 8007072:	f7f9 f8b5 	bl	80001e0 <memchr>
 8007076:	2800      	cmp	r0, #0
 8007078:	d038      	beq.n	80070ec <_svfiprintf_r+0x1d8>
 800707a:	4b23      	ldr	r3, [pc, #140]	; (8007108 <_svfiprintf_r+0x1f4>)
 800707c:	bb1b      	cbnz	r3, 80070c6 <_svfiprintf_r+0x1b2>
 800707e:	9b03      	ldr	r3, [sp, #12]
 8007080:	3307      	adds	r3, #7
 8007082:	f023 0307 	bic.w	r3, r3, #7
 8007086:	3308      	adds	r3, #8
 8007088:	9303      	str	r3, [sp, #12]
 800708a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800708c:	4433      	add	r3, r6
 800708e:	9309      	str	r3, [sp, #36]	; 0x24
 8007090:	e767      	b.n	8006f62 <_svfiprintf_r+0x4e>
 8007092:	fb0c 3202 	mla	r2, ip, r2, r3
 8007096:	460c      	mov	r4, r1
 8007098:	2001      	movs	r0, #1
 800709a:	e7a5      	b.n	8006fe8 <_svfiprintf_r+0xd4>
 800709c:	2300      	movs	r3, #0
 800709e:	3401      	adds	r4, #1
 80070a0:	9305      	str	r3, [sp, #20]
 80070a2:	4619      	mov	r1, r3
 80070a4:	f04f 0c0a 	mov.w	ip, #10
 80070a8:	4620      	mov	r0, r4
 80070aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070ae:	3a30      	subs	r2, #48	; 0x30
 80070b0:	2a09      	cmp	r2, #9
 80070b2:	d903      	bls.n	80070bc <_svfiprintf_r+0x1a8>
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d0c5      	beq.n	8007044 <_svfiprintf_r+0x130>
 80070b8:	9105      	str	r1, [sp, #20]
 80070ba:	e7c3      	b.n	8007044 <_svfiprintf_r+0x130>
 80070bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80070c0:	4604      	mov	r4, r0
 80070c2:	2301      	movs	r3, #1
 80070c4:	e7f0      	b.n	80070a8 <_svfiprintf_r+0x194>
 80070c6:	ab03      	add	r3, sp, #12
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	462a      	mov	r2, r5
 80070cc:	4b0f      	ldr	r3, [pc, #60]	; (800710c <_svfiprintf_r+0x1f8>)
 80070ce:	a904      	add	r1, sp, #16
 80070d0:	4638      	mov	r0, r7
 80070d2:	f3af 8000 	nop.w
 80070d6:	1c42      	adds	r2, r0, #1
 80070d8:	4606      	mov	r6, r0
 80070da:	d1d6      	bne.n	800708a <_svfiprintf_r+0x176>
 80070dc:	89ab      	ldrh	r3, [r5, #12]
 80070de:	065b      	lsls	r3, r3, #25
 80070e0:	f53f af2c 	bmi.w	8006f3c <_svfiprintf_r+0x28>
 80070e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80070e6:	b01d      	add	sp, #116	; 0x74
 80070e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ec:	ab03      	add	r3, sp, #12
 80070ee:	9300      	str	r3, [sp, #0]
 80070f0:	462a      	mov	r2, r5
 80070f2:	4b06      	ldr	r3, [pc, #24]	; (800710c <_svfiprintf_r+0x1f8>)
 80070f4:	a904      	add	r1, sp, #16
 80070f6:	4638      	mov	r0, r7
 80070f8:	f000 f87a 	bl	80071f0 <_printf_i>
 80070fc:	e7eb      	b.n	80070d6 <_svfiprintf_r+0x1c2>
 80070fe:	bf00      	nop
 8007100:	0800761c 	.word	0x0800761c
 8007104:	08007626 	.word	0x08007626
 8007108:	00000000 	.word	0x00000000
 800710c:	08006e5d 	.word	0x08006e5d
 8007110:	08007622 	.word	0x08007622

08007114 <_printf_common>:
 8007114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007118:	4616      	mov	r6, r2
 800711a:	4699      	mov	r9, r3
 800711c:	688a      	ldr	r2, [r1, #8]
 800711e:	690b      	ldr	r3, [r1, #16]
 8007120:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007124:	4293      	cmp	r3, r2
 8007126:	bfb8      	it	lt
 8007128:	4613      	movlt	r3, r2
 800712a:	6033      	str	r3, [r6, #0]
 800712c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007130:	4607      	mov	r7, r0
 8007132:	460c      	mov	r4, r1
 8007134:	b10a      	cbz	r2, 800713a <_printf_common+0x26>
 8007136:	3301      	adds	r3, #1
 8007138:	6033      	str	r3, [r6, #0]
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	0699      	lsls	r1, r3, #26
 800713e:	bf42      	ittt	mi
 8007140:	6833      	ldrmi	r3, [r6, #0]
 8007142:	3302      	addmi	r3, #2
 8007144:	6033      	strmi	r3, [r6, #0]
 8007146:	6825      	ldr	r5, [r4, #0]
 8007148:	f015 0506 	ands.w	r5, r5, #6
 800714c:	d106      	bne.n	800715c <_printf_common+0x48>
 800714e:	f104 0a19 	add.w	sl, r4, #25
 8007152:	68e3      	ldr	r3, [r4, #12]
 8007154:	6832      	ldr	r2, [r6, #0]
 8007156:	1a9b      	subs	r3, r3, r2
 8007158:	42ab      	cmp	r3, r5
 800715a:	dc26      	bgt.n	80071aa <_printf_common+0x96>
 800715c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007160:	1e13      	subs	r3, r2, #0
 8007162:	6822      	ldr	r2, [r4, #0]
 8007164:	bf18      	it	ne
 8007166:	2301      	movne	r3, #1
 8007168:	0692      	lsls	r2, r2, #26
 800716a:	d42b      	bmi.n	80071c4 <_printf_common+0xb0>
 800716c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007170:	4649      	mov	r1, r9
 8007172:	4638      	mov	r0, r7
 8007174:	47c0      	blx	r8
 8007176:	3001      	adds	r0, #1
 8007178:	d01e      	beq.n	80071b8 <_printf_common+0xa4>
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	68e5      	ldr	r5, [r4, #12]
 800717e:	6832      	ldr	r2, [r6, #0]
 8007180:	f003 0306 	and.w	r3, r3, #6
 8007184:	2b04      	cmp	r3, #4
 8007186:	bf08      	it	eq
 8007188:	1aad      	subeq	r5, r5, r2
 800718a:	68a3      	ldr	r3, [r4, #8]
 800718c:	6922      	ldr	r2, [r4, #16]
 800718e:	bf0c      	ite	eq
 8007190:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007194:	2500      	movne	r5, #0
 8007196:	4293      	cmp	r3, r2
 8007198:	bfc4      	itt	gt
 800719a:	1a9b      	subgt	r3, r3, r2
 800719c:	18ed      	addgt	r5, r5, r3
 800719e:	2600      	movs	r6, #0
 80071a0:	341a      	adds	r4, #26
 80071a2:	42b5      	cmp	r5, r6
 80071a4:	d11a      	bne.n	80071dc <_printf_common+0xc8>
 80071a6:	2000      	movs	r0, #0
 80071a8:	e008      	b.n	80071bc <_printf_common+0xa8>
 80071aa:	2301      	movs	r3, #1
 80071ac:	4652      	mov	r2, sl
 80071ae:	4649      	mov	r1, r9
 80071b0:	4638      	mov	r0, r7
 80071b2:	47c0      	blx	r8
 80071b4:	3001      	adds	r0, #1
 80071b6:	d103      	bne.n	80071c0 <_printf_common+0xac>
 80071b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c0:	3501      	adds	r5, #1
 80071c2:	e7c6      	b.n	8007152 <_printf_common+0x3e>
 80071c4:	18e1      	adds	r1, r4, r3
 80071c6:	1c5a      	adds	r2, r3, #1
 80071c8:	2030      	movs	r0, #48	; 0x30
 80071ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071ce:	4422      	add	r2, r4
 80071d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80071d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80071d8:	3302      	adds	r3, #2
 80071da:	e7c7      	b.n	800716c <_printf_common+0x58>
 80071dc:	2301      	movs	r3, #1
 80071de:	4622      	mov	r2, r4
 80071e0:	4649      	mov	r1, r9
 80071e2:	4638      	mov	r0, r7
 80071e4:	47c0      	blx	r8
 80071e6:	3001      	adds	r0, #1
 80071e8:	d0e6      	beq.n	80071b8 <_printf_common+0xa4>
 80071ea:	3601      	adds	r6, #1
 80071ec:	e7d9      	b.n	80071a2 <_printf_common+0x8e>
	...

080071f0 <_printf_i>:
 80071f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071f4:	7e0f      	ldrb	r7, [r1, #24]
 80071f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80071f8:	2f78      	cmp	r7, #120	; 0x78
 80071fa:	4691      	mov	r9, r2
 80071fc:	4680      	mov	r8, r0
 80071fe:	460c      	mov	r4, r1
 8007200:	469a      	mov	sl, r3
 8007202:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007206:	d807      	bhi.n	8007218 <_printf_i+0x28>
 8007208:	2f62      	cmp	r7, #98	; 0x62
 800720a:	d80a      	bhi.n	8007222 <_printf_i+0x32>
 800720c:	2f00      	cmp	r7, #0
 800720e:	f000 80d8 	beq.w	80073c2 <_printf_i+0x1d2>
 8007212:	2f58      	cmp	r7, #88	; 0x58
 8007214:	f000 80a3 	beq.w	800735e <_printf_i+0x16e>
 8007218:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800721c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007220:	e03a      	b.n	8007298 <_printf_i+0xa8>
 8007222:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007226:	2b15      	cmp	r3, #21
 8007228:	d8f6      	bhi.n	8007218 <_printf_i+0x28>
 800722a:	a101      	add	r1, pc, #4	; (adr r1, 8007230 <_printf_i+0x40>)
 800722c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007230:	08007289 	.word	0x08007289
 8007234:	0800729d 	.word	0x0800729d
 8007238:	08007219 	.word	0x08007219
 800723c:	08007219 	.word	0x08007219
 8007240:	08007219 	.word	0x08007219
 8007244:	08007219 	.word	0x08007219
 8007248:	0800729d 	.word	0x0800729d
 800724c:	08007219 	.word	0x08007219
 8007250:	08007219 	.word	0x08007219
 8007254:	08007219 	.word	0x08007219
 8007258:	08007219 	.word	0x08007219
 800725c:	080073a9 	.word	0x080073a9
 8007260:	080072cd 	.word	0x080072cd
 8007264:	0800738b 	.word	0x0800738b
 8007268:	08007219 	.word	0x08007219
 800726c:	08007219 	.word	0x08007219
 8007270:	080073cb 	.word	0x080073cb
 8007274:	08007219 	.word	0x08007219
 8007278:	080072cd 	.word	0x080072cd
 800727c:	08007219 	.word	0x08007219
 8007280:	08007219 	.word	0x08007219
 8007284:	08007393 	.word	0x08007393
 8007288:	682b      	ldr	r3, [r5, #0]
 800728a:	1d1a      	adds	r2, r3, #4
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	602a      	str	r2, [r5, #0]
 8007290:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007294:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007298:	2301      	movs	r3, #1
 800729a:	e0a3      	b.n	80073e4 <_printf_i+0x1f4>
 800729c:	6820      	ldr	r0, [r4, #0]
 800729e:	6829      	ldr	r1, [r5, #0]
 80072a0:	0606      	lsls	r6, r0, #24
 80072a2:	f101 0304 	add.w	r3, r1, #4
 80072a6:	d50a      	bpl.n	80072be <_printf_i+0xce>
 80072a8:	680e      	ldr	r6, [r1, #0]
 80072aa:	602b      	str	r3, [r5, #0]
 80072ac:	2e00      	cmp	r6, #0
 80072ae:	da03      	bge.n	80072b8 <_printf_i+0xc8>
 80072b0:	232d      	movs	r3, #45	; 0x2d
 80072b2:	4276      	negs	r6, r6
 80072b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072b8:	485e      	ldr	r0, [pc, #376]	; (8007434 <_printf_i+0x244>)
 80072ba:	230a      	movs	r3, #10
 80072bc:	e019      	b.n	80072f2 <_printf_i+0x102>
 80072be:	680e      	ldr	r6, [r1, #0]
 80072c0:	602b      	str	r3, [r5, #0]
 80072c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80072c6:	bf18      	it	ne
 80072c8:	b236      	sxthne	r6, r6
 80072ca:	e7ef      	b.n	80072ac <_printf_i+0xbc>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	6820      	ldr	r0, [r4, #0]
 80072d0:	1d19      	adds	r1, r3, #4
 80072d2:	6029      	str	r1, [r5, #0]
 80072d4:	0601      	lsls	r1, r0, #24
 80072d6:	d501      	bpl.n	80072dc <_printf_i+0xec>
 80072d8:	681e      	ldr	r6, [r3, #0]
 80072da:	e002      	b.n	80072e2 <_printf_i+0xf2>
 80072dc:	0646      	lsls	r6, r0, #25
 80072de:	d5fb      	bpl.n	80072d8 <_printf_i+0xe8>
 80072e0:	881e      	ldrh	r6, [r3, #0]
 80072e2:	4854      	ldr	r0, [pc, #336]	; (8007434 <_printf_i+0x244>)
 80072e4:	2f6f      	cmp	r7, #111	; 0x6f
 80072e6:	bf0c      	ite	eq
 80072e8:	2308      	moveq	r3, #8
 80072ea:	230a      	movne	r3, #10
 80072ec:	2100      	movs	r1, #0
 80072ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80072f2:	6865      	ldr	r5, [r4, #4]
 80072f4:	60a5      	str	r5, [r4, #8]
 80072f6:	2d00      	cmp	r5, #0
 80072f8:	bfa2      	ittt	ge
 80072fa:	6821      	ldrge	r1, [r4, #0]
 80072fc:	f021 0104 	bicge.w	r1, r1, #4
 8007300:	6021      	strge	r1, [r4, #0]
 8007302:	b90e      	cbnz	r6, 8007308 <_printf_i+0x118>
 8007304:	2d00      	cmp	r5, #0
 8007306:	d04d      	beq.n	80073a4 <_printf_i+0x1b4>
 8007308:	4615      	mov	r5, r2
 800730a:	fbb6 f1f3 	udiv	r1, r6, r3
 800730e:	fb03 6711 	mls	r7, r3, r1, r6
 8007312:	5dc7      	ldrb	r7, [r0, r7]
 8007314:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007318:	4637      	mov	r7, r6
 800731a:	42bb      	cmp	r3, r7
 800731c:	460e      	mov	r6, r1
 800731e:	d9f4      	bls.n	800730a <_printf_i+0x11a>
 8007320:	2b08      	cmp	r3, #8
 8007322:	d10b      	bne.n	800733c <_printf_i+0x14c>
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	07de      	lsls	r6, r3, #31
 8007328:	d508      	bpl.n	800733c <_printf_i+0x14c>
 800732a:	6923      	ldr	r3, [r4, #16]
 800732c:	6861      	ldr	r1, [r4, #4]
 800732e:	4299      	cmp	r1, r3
 8007330:	bfde      	ittt	le
 8007332:	2330      	movle	r3, #48	; 0x30
 8007334:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007338:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800733c:	1b52      	subs	r2, r2, r5
 800733e:	6122      	str	r2, [r4, #16]
 8007340:	f8cd a000 	str.w	sl, [sp]
 8007344:	464b      	mov	r3, r9
 8007346:	aa03      	add	r2, sp, #12
 8007348:	4621      	mov	r1, r4
 800734a:	4640      	mov	r0, r8
 800734c:	f7ff fee2 	bl	8007114 <_printf_common>
 8007350:	3001      	adds	r0, #1
 8007352:	d14c      	bne.n	80073ee <_printf_i+0x1fe>
 8007354:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007358:	b004      	add	sp, #16
 800735a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800735e:	4835      	ldr	r0, [pc, #212]	; (8007434 <_printf_i+0x244>)
 8007360:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007364:	6829      	ldr	r1, [r5, #0]
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	f851 6b04 	ldr.w	r6, [r1], #4
 800736c:	6029      	str	r1, [r5, #0]
 800736e:	061d      	lsls	r5, r3, #24
 8007370:	d514      	bpl.n	800739c <_printf_i+0x1ac>
 8007372:	07df      	lsls	r7, r3, #31
 8007374:	bf44      	itt	mi
 8007376:	f043 0320 	orrmi.w	r3, r3, #32
 800737a:	6023      	strmi	r3, [r4, #0]
 800737c:	b91e      	cbnz	r6, 8007386 <_printf_i+0x196>
 800737e:	6823      	ldr	r3, [r4, #0]
 8007380:	f023 0320 	bic.w	r3, r3, #32
 8007384:	6023      	str	r3, [r4, #0]
 8007386:	2310      	movs	r3, #16
 8007388:	e7b0      	b.n	80072ec <_printf_i+0xfc>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	f043 0320 	orr.w	r3, r3, #32
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	2378      	movs	r3, #120	; 0x78
 8007394:	4828      	ldr	r0, [pc, #160]	; (8007438 <_printf_i+0x248>)
 8007396:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800739a:	e7e3      	b.n	8007364 <_printf_i+0x174>
 800739c:	0659      	lsls	r1, r3, #25
 800739e:	bf48      	it	mi
 80073a0:	b2b6      	uxthmi	r6, r6
 80073a2:	e7e6      	b.n	8007372 <_printf_i+0x182>
 80073a4:	4615      	mov	r5, r2
 80073a6:	e7bb      	b.n	8007320 <_printf_i+0x130>
 80073a8:	682b      	ldr	r3, [r5, #0]
 80073aa:	6826      	ldr	r6, [r4, #0]
 80073ac:	6961      	ldr	r1, [r4, #20]
 80073ae:	1d18      	adds	r0, r3, #4
 80073b0:	6028      	str	r0, [r5, #0]
 80073b2:	0635      	lsls	r5, r6, #24
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	d501      	bpl.n	80073bc <_printf_i+0x1cc>
 80073b8:	6019      	str	r1, [r3, #0]
 80073ba:	e002      	b.n	80073c2 <_printf_i+0x1d2>
 80073bc:	0670      	lsls	r0, r6, #25
 80073be:	d5fb      	bpl.n	80073b8 <_printf_i+0x1c8>
 80073c0:	8019      	strh	r1, [r3, #0]
 80073c2:	2300      	movs	r3, #0
 80073c4:	6123      	str	r3, [r4, #16]
 80073c6:	4615      	mov	r5, r2
 80073c8:	e7ba      	b.n	8007340 <_printf_i+0x150>
 80073ca:	682b      	ldr	r3, [r5, #0]
 80073cc:	1d1a      	adds	r2, r3, #4
 80073ce:	602a      	str	r2, [r5, #0]
 80073d0:	681d      	ldr	r5, [r3, #0]
 80073d2:	6862      	ldr	r2, [r4, #4]
 80073d4:	2100      	movs	r1, #0
 80073d6:	4628      	mov	r0, r5
 80073d8:	f7f8 ff02 	bl	80001e0 <memchr>
 80073dc:	b108      	cbz	r0, 80073e2 <_printf_i+0x1f2>
 80073de:	1b40      	subs	r0, r0, r5
 80073e0:	6060      	str	r0, [r4, #4]
 80073e2:	6863      	ldr	r3, [r4, #4]
 80073e4:	6123      	str	r3, [r4, #16]
 80073e6:	2300      	movs	r3, #0
 80073e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073ec:	e7a8      	b.n	8007340 <_printf_i+0x150>
 80073ee:	6923      	ldr	r3, [r4, #16]
 80073f0:	462a      	mov	r2, r5
 80073f2:	4649      	mov	r1, r9
 80073f4:	4640      	mov	r0, r8
 80073f6:	47d0      	blx	sl
 80073f8:	3001      	adds	r0, #1
 80073fa:	d0ab      	beq.n	8007354 <_printf_i+0x164>
 80073fc:	6823      	ldr	r3, [r4, #0]
 80073fe:	079b      	lsls	r3, r3, #30
 8007400:	d413      	bmi.n	800742a <_printf_i+0x23a>
 8007402:	68e0      	ldr	r0, [r4, #12]
 8007404:	9b03      	ldr	r3, [sp, #12]
 8007406:	4298      	cmp	r0, r3
 8007408:	bfb8      	it	lt
 800740a:	4618      	movlt	r0, r3
 800740c:	e7a4      	b.n	8007358 <_printf_i+0x168>
 800740e:	2301      	movs	r3, #1
 8007410:	4632      	mov	r2, r6
 8007412:	4649      	mov	r1, r9
 8007414:	4640      	mov	r0, r8
 8007416:	47d0      	blx	sl
 8007418:	3001      	adds	r0, #1
 800741a:	d09b      	beq.n	8007354 <_printf_i+0x164>
 800741c:	3501      	adds	r5, #1
 800741e:	68e3      	ldr	r3, [r4, #12]
 8007420:	9903      	ldr	r1, [sp, #12]
 8007422:	1a5b      	subs	r3, r3, r1
 8007424:	42ab      	cmp	r3, r5
 8007426:	dcf2      	bgt.n	800740e <_printf_i+0x21e>
 8007428:	e7eb      	b.n	8007402 <_printf_i+0x212>
 800742a:	2500      	movs	r5, #0
 800742c:	f104 0619 	add.w	r6, r4, #25
 8007430:	e7f5      	b.n	800741e <_printf_i+0x22e>
 8007432:	bf00      	nop
 8007434:	0800762d 	.word	0x0800762d
 8007438:	0800763e 	.word	0x0800763e

0800743c <memmove>:
 800743c:	4288      	cmp	r0, r1
 800743e:	b510      	push	{r4, lr}
 8007440:	eb01 0402 	add.w	r4, r1, r2
 8007444:	d902      	bls.n	800744c <memmove+0x10>
 8007446:	4284      	cmp	r4, r0
 8007448:	4623      	mov	r3, r4
 800744a:	d807      	bhi.n	800745c <memmove+0x20>
 800744c:	1e43      	subs	r3, r0, #1
 800744e:	42a1      	cmp	r1, r4
 8007450:	d008      	beq.n	8007464 <memmove+0x28>
 8007452:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007456:	f803 2f01 	strb.w	r2, [r3, #1]!
 800745a:	e7f8      	b.n	800744e <memmove+0x12>
 800745c:	4402      	add	r2, r0
 800745e:	4601      	mov	r1, r0
 8007460:	428a      	cmp	r2, r1
 8007462:	d100      	bne.n	8007466 <memmove+0x2a>
 8007464:	bd10      	pop	{r4, pc}
 8007466:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800746a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800746e:	e7f7      	b.n	8007460 <memmove+0x24>

08007470 <_realloc_r>:
 8007470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007474:	4680      	mov	r8, r0
 8007476:	4614      	mov	r4, r2
 8007478:	460e      	mov	r6, r1
 800747a:	b921      	cbnz	r1, 8007486 <_realloc_r+0x16>
 800747c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007480:	4611      	mov	r1, r2
 8007482:	f7ff bb65 	b.w	8006b50 <_malloc_r>
 8007486:	b92a      	cbnz	r2, 8007494 <_realloc_r+0x24>
 8007488:	f7ff fc9c 	bl	8006dc4 <_free_r>
 800748c:	4625      	mov	r5, r4
 800748e:	4628      	mov	r0, r5
 8007490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007494:	f000 f81b 	bl	80074ce <_malloc_usable_size_r>
 8007498:	4284      	cmp	r4, r0
 800749a:	4607      	mov	r7, r0
 800749c:	d802      	bhi.n	80074a4 <_realloc_r+0x34>
 800749e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80074a2:	d812      	bhi.n	80074ca <_realloc_r+0x5a>
 80074a4:	4621      	mov	r1, r4
 80074a6:	4640      	mov	r0, r8
 80074a8:	f7ff fb52 	bl	8006b50 <_malloc_r>
 80074ac:	4605      	mov	r5, r0
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d0ed      	beq.n	800748e <_realloc_r+0x1e>
 80074b2:	42bc      	cmp	r4, r7
 80074b4:	4622      	mov	r2, r4
 80074b6:	4631      	mov	r1, r6
 80074b8:	bf28      	it	cs
 80074ba:	463a      	movcs	r2, r7
 80074bc:	f7ff fb12 	bl	8006ae4 <memcpy>
 80074c0:	4631      	mov	r1, r6
 80074c2:	4640      	mov	r0, r8
 80074c4:	f7ff fc7e 	bl	8006dc4 <_free_r>
 80074c8:	e7e1      	b.n	800748e <_realloc_r+0x1e>
 80074ca:	4635      	mov	r5, r6
 80074cc:	e7df      	b.n	800748e <_realloc_r+0x1e>

080074ce <_malloc_usable_size_r>:
 80074ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074d2:	1f18      	subs	r0, r3, #4
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	bfbc      	itt	lt
 80074d8:	580b      	ldrlt	r3, [r1, r0]
 80074da:	18c0      	addlt	r0, r0, r3
 80074dc:	4770      	bx	lr
	...

080074e0 <_init>:
 80074e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e2:	bf00      	nop
 80074e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074e6:	bc08      	pop	{r3}
 80074e8:	469e      	mov	lr, r3
 80074ea:	4770      	bx	lr

080074ec <_fini>:
 80074ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ee:	bf00      	nop
 80074f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074f2:	bc08      	pop	{r3}
 80074f4:	469e      	mov	lr, r3
 80074f6:	4770      	bx	lr
