Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Sep 16 14:48:44 2022
| Host         : vxserver running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : pfm_top_wrapper
| Device       : xcu250figd2104-2L
| Design State : Routed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    | 2910 |       |     23040 | 12.63 |
|   SLR2 -> SLR3                   | 1398 |       |           |  6.07 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   | 1512 |       |           |  6.56 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |   25 |    25 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR2 <-> SLR1                    | 3444 |       |     23040 | 14.95 |
|   SLR1 -> SLR2                   | 1491 |       |           |  6.47 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   | 1953 |       |           |  8.48 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |   23 |    23 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    | 2901 |       |     23040 | 12.59 |
|   SLR0 -> SLR1                   | 1469 |       |           |  6.38 |
|     Using TX_REG only            |   70 |    70 |           |       |
|     Using RX_REG only            |  144 |   144 |           |       |
|     Using Both TX_REG and RX_REG |   70 |    70 |           |       |
|   SLR1 -> SLR0                   | 1432 |       |           |  6.22 |
|     Using TX_REG only            |   32 |    32 |           |       |
|     Using RX_REG only            |   39 |    39 |           |       |
|     Using Both TX_REG and RX_REG |   32 |    32 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 9255 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 | 1512 |    0 |    0 |
| SLR2      | 1309 |    0 | 1953 |    0 |
| SLR1      |   40 | 1370 |    0 | 1432 |
| SLR0      |   49 |   32 | 1388 |    0 |
+-----------+------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 |  SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
| CLB                        |  41119 |  43058 | 13760 | 10495 |  76.15 |  79.74 |  25.48 |  19.44 |
|   CLBL                     |  22138 |  23091 |  7149 |  5635 |  75.61 |  78.86 |  24.42 |  19.25 |
|   CLBM                     |  18981 |  19967 |  6611 |  4860 |  76.78 |  80.77 |  26.74 |  19.66 |
| CLB LUTs                   | 187200 | 200346 | 69336 | 46386 |  43.33 |  46.38 |  16.05 |  10.74 |
|   LUT as Logic             | 155757 | 170234 | 62718 | 39781 |  36.05 |  39.41 |  14.52 |   9.21 |
|     using O5 output only   |   3218 |   3573 |  1011 |   788 |   0.74 |   0.83 |   0.23 |   0.18 |
|     using O6 output only   |  95372 | 113022 | 38943 | 26142 |  22.08 |  26.16 |   9.01 |   6.05 |
|     using O5 and O6        |  57167 |  53639 | 22764 | 12851 |  13.23 |  12.42 |   5.27 |   2.97 |
|   LUT as Memory            |  31443 |  30112 |  6618 |  6605 |  15.90 |  15.23 |   3.35 |   3.34 |
|     LUT as Distributed RAM |   5632 |   5368 |  4666 |  4771 |   2.85 |   2.71 |   2.36 |   2.41 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    124 |      4 |   184 |    39 |   0.06 |  <0.01 |   0.09 |   0.02 |
|       using O5 and O6      |   5508 |   5364 |  4482 |  4732 |   2.79 |   2.71 |   2.27 |   2.39 |
|     LUT as Shift Register  |  25811 |  24744 |  1952 |  1834 |  13.05 |  12.51 |   0.99 |   0.93 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   8486 |   6520 |  1885 |  1799 |   4.29 |   3.30 |   0.95 |   0.91 |
|       using O5 and O6      |  17325 |  18224 |    67 |    35 |   8.76 |   9.22 |   0.03 |   0.02 |
| CLB Registers              | 299769 | 329935 | 99103 | 60502 |  34.70 |  38.19 |  11.47 |   7.00 |
| CARRY8                     |   2713 |   2363 |   356 |   475 |   5.02 |   4.38 |   0.66 |   0.88 |
| F7 Muxes                   |   1379 |    911 |   887 |   616 |   0.64 |   0.42 |   0.41 |   0.29 |
| F8 Muxes                   |     47 |     47 |   154 |    45 |   0.04 |   0.04 |   0.14 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  380.5 |    378 |   123 |  82.5 |  56.62 |  56.25 |  18.30 |  12.28 |
|   RAMB36/FIFO              |    348 |    345 |   121 |    81 |  51.79 |  51.34 |  18.01 |  12.05 |
|     RAMB36E2 only          |    348 |    345 |   121 |    81 |  51.79 |  51.34 |  18.01 |  12.05 |
|   RAMB18                   |     65 |     66 |     4 |     3 |   4.84 |   4.91 |   0.30 |   0.22 |
|     RAMB18E2 only          |     65 |     66 |     4 |     3 |   4.84 |   4.91 |   0.30 |   0.22 |
| URAM                       |      2 |      2 |     0 |     0 |   0.63 |   0.63 |   0.00 |   0.00 |
| DSPs                       |   1027 |    775 |     3 |     3 |  33.43 |  25.23 |   0.10 |   0.10 |
| PLL                        |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| MMCM                       |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   7840 |   8655 |  2726 |  1816 |   7.26 |   8.01 |   2.52 |   1.68 |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       161 |   77.40 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       578 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


