
asm_4k_vip.h,1523
#define __ASM_4K_VIP_H__32,1025
#define UPPER_MEMD_MASK 37,1111
#define LOWER_MEMD_MASK 38,1183
#define VIP_CBUS_STACK_SIZE	44,1375
#define PUSH_T4_OFS	49,1466
#define PUSH_RA_OFS	50,1489
#define PUSH_SP_OFS	51,1512
#define PUSH_K0_OFS	52,1535
#define PUSH_K1_OFS	53,1558
#define PUSH_AT_OFS	54,1581
#define PUSH_T0_OFS	55,1604
#define PUSH_T1_OFS	56,1627
#define PUSH_T2_OFS	57,1650
#define PUSH_T3_OFS	58,1673
#define PUSH_EPC_OFS	59,1696
#define PUSH_SREG_OFS	60,1719
#define PA_WRAPPER_OFS	65,1799
#define PA_BASE_OFS	66,1825
#define PA_SCRATCH0_OFS	67,1848
#define PA_SCRATCH1_OFS	68,1875
#define PA_IDB_OFS	69,1903
#define PA_SREG_OFS	70,1933
#define PA_TABLE_SIZE	71,1997
#define FPU_SP_REG	77,2168
#define FPU_T0_REG	78,2204
#define FPU_T1_REG	79,2241
#define FPU_T2_REG	80,2278
#define FPU_T3_REG	81,2315
#define FPU_K0_REG	82,2352
#define FPU_AT_REG	83,2388
#define FPU_K1_REG	84,2424
#define FPU_EPC_REG	85,2461
#define FPU_SREG_REG	86,2500
#define FPU_LO_REG	87,2539
#define FPU_HI_REG	88,2576
#define FPU_V0_REG	89,2613
#define FPU_V1_REG	90,2650
#define FPU_A0_REG	91,2687
#define FPU_A1_REG	92,2724
#define FPU_A2_REG	93,2761
#define FPU_A3_REG	94,2798
#define FPU_T4_REG	95,2835
#define FPU_T5_REG	96,2872
#define FPU_T6_REG	97,2909
#define FPU_T7_REG	98,2946
#define FPU_T8_REG	99,2983
#define FPU_T9_REG	100,3020
#define FPU_RA_REG	101,3057
#define FPU_S0_REG	102,3094
#define FPU_S1_REG	103,3131
#define FPU_S2_REG	104,3168
#define FPU_S3_REG	105,3205
