/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_0z & celloutsig_1_2z;
  assign celloutsig_1_17z = celloutsig_1_1z & celloutsig_1_10z;
  assign celloutsig_1_18z = celloutsig_1_4z & celloutsig_1_17z;
  assign celloutsig_1_19z = celloutsig_1_1z & in_data[99];
  assign celloutsig_0_4z = in_data[55] & celloutsig_0_0z[2];
  assign celloutsig_0_6z = in_data[36] & in_data[38];
  assign celloutsig_0_7z = celloutsig_0_1z & celloutsig_0_6z;
  assign celloutsig_0_8z = celloutsig_0_0z[0] & celloutsig_0_7z;
  assign celloutsig_0_9z = celloutsig_0_1z & in_data[69];
  assign celloutsig_0_11z = celloutsig_0_1z & celloutsig_0_4z;
  assign celloutsig_0_13z = celloutsig_0_11z & celloutsig_0_4z;
  assign celloutsig_0_1z = in_data[26] & celloutsig_0_0z[0];
  assign celloutsig_0_17z = celloutsig_0_9z & celloutsig_0_13z;
  assign celloutsig_0_18z = celloutsig_0_8z & celloutsig_0_6z;
  assign celloutsig_1_0z = in_data[135] & in_data[102];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[178];
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[172];
  assign celloutsig_1_4z = in_data[186] & celloutsig_1_1z;
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[45:41];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
