{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623225839487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623225839488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 16:03:59 2021 " "Processing started: Wed Jun 09 16:03:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623225839488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623225839488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MFE -c MFE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MFE -c MFE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623225839488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1623225839972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfe.v 1 1 " "Found 1 design units, including 1 entities, in source file mfe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MFE " "Found entity 1: MFE" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623225840061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623225840061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MFE " "Elaborating entity \"MFE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623225840104 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MFE.v(61) " "Verilog HDL Case Statement warning at MFE.v(61): incomplete case statement has no default case item" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1623225840111 "|MFE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MFE.v(61) " "Verilog HDL Case Statement information at MFE.v(61): all case item expressions in this case statement are onehot" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1623225840112 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state MFE.v(61) " "Verilog HDL Always Construct warning at MFE.v(61): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1623225840112 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(260) " "Verilog HDL assignment warning at MFE.v(260): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840113 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(263) " "Verilog HDL assignment warning at MFE.v(263): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840113 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(266) " "Verilog HDL assignment warning at MFE.v(266): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840114 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(270) " "Verilog HDL assignment warning at MFE.v(270): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840114 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(274) " "Verilog HDL assignment warning at MFE.v(274): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840114 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(282) " "Verilog HDL assignment warning at MFE.v(282): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840114 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(286) " "Verilog HDL assignment warning at MFE.v(286): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840114 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(290) " "Verilog HDL assignment warning at MFE.v(290): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840114 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(294) " "Verilog HDL assignment warning at MFE.v(294): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840114 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(298) " "Verilog HDL assignment warning at MFE.v(298): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840115 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(313) " "Verilog HDL assignment warning at MFE.v(313): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840115 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(321) " "Verilog HDL assignment warning at MFE.v(321): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840115 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(332) " "Verilog HDL assignment warning at MFE.v(332): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840116 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(337) " "Verilog HDL assignment warning at MFE.v(337): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840116 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(353) " "Verilog HDL assignment warning at MFE.v(353): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840117 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(356) " "Verilog HDL assignment warning at MFE.v(356): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840117 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(359) " "Verilog HDL assignment warning at MFE.v(359): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840117 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(363) " "Verilog HDL assignment warning at MFE.v(363): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840117 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(367) " "Verilog HDL assignment warning at MFE.v(367): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840117 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(375) " "Verilog HDL assignment warning at MFE.v(375): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840117 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(379) " "Verilog HDL assignment warning at MFE.v(379): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840117 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(383) " "Verilog HDL assignment warning at MFE.v(383): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840118 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(387) " "Verilog HDL assignment warning at MFE.v(387): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840118 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(391) " "Verilog HDL assignment warning at MFE.v(391): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840118 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(402) " "Verilog HDL assignment warning at MFE.v(402): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840119 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(405) " "Verilog HDL assignment warning at MFE.v(405): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840119 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(408) " "Verilog HDL assignment warning at MFE.v(408): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840119 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(412) " "Verilog HDL assignment warning at MFE.v(412): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840119 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(416) " "Verilog HDL assignment warning at MFE.v(416): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840119 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(424) " "Verilog HDL assignment warning at MFE.v(424): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840119 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(428) " "Verilog HDL assignment warning at MFE.v(428): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840119 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(432) " "Verilog HDL assignment warning at MFE.v(432): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840119 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(436) " "Verilog HDL assignment warning at MFE.v(436): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840120 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(440) " "Verilog HDL assignment warning at MFE.v(440): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840120 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(451) " "Verilog HDL assignment warning at MFE.v(451): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840121 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(457) " "Verilog HDL assignment warning at MFE.v(457): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840121 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(468) " "Verilog HDL assignment warning at MFE.v(468): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840121 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(473) " "Verilog HDL assignment warning at MFE.v(473): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840122 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(478) " "Verilog HDL assignment warning at MFE.v(478): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840122 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(483) " "Verilog HDL assignment warning at MFE.v(483): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840122 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(500) " "Verilog HDL assignment warning at MFE.v(500): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840123 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(503) " "Verilog HDL assignment warning at MFE.v(503): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840123 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(507) " "Verilog HDL assignment warning at MFE.v(507): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840124 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(511) " "Verilog HDL assignment warning at MFE.v(511): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840124 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(520) " "Verilog HDL assignment warning at MFE.v(520): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840124 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(524) " "Verilog HDL assignment warning at MFE.v(524): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840124 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(528) " "Verilog HDL assignment warning at MFE.v(528): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840124 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(532) " "Verilog HDL assignment warning at MFE.v(532): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840124 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(535) " "Verilog HDL assignment warning at MFE.v(535): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840124 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(547) " "Verilog HDL assignment warning at MFE.v(547): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840125 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(550) " "Verilog HDL assignment warning at MFE.v(550): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840125 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(553) " "Verilog HDL assignment warning at MFE.v(553): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840125 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(557) " "Verilog HDL assignment warning at MFE.v(557): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840126 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(561) " "Verilog HDL assignment warning at MFE.v(561): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840126 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(569) " "Verilog HDL assignment warning at MFE.v(569): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840126 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(573) " "Verilog HDL assignment warning at MFE.v(573): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840126 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(577) " "Verilog HDL assignment warning at MFE.v(577): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840126 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(581) " "Verilog HDL assignment warning at MFE.v(581): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840126 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(585) " "Verilog HDL assignment warning at MFE.v(585): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840126 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(596) " "Verilog HDL assignment warning at MFE.v(596): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840127 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(599) " "Verilog HDL assignment warning at MFE.v(599): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840127 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(602) " "Verilog HDL assignment warning at MFE.v(602): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840127 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(606) " "Verilog HDL assignment warning at MFE.v(606): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840127 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(610) " "Verilog HDL assignment warning at MFE.v(610): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840128 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(618) " "Verilog HDL assignment warning at MFE.v(618): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840128 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(622) " "Verilog HDL assignment warning at MFE.v(622): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840128 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(626) " "Verilog HDL assignment warning at MFE.v(626): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840128 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(630) " "Verilog HDL assignment warning at MFE.v(630): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840128 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(634) " "Verilog HDL assignment warning at MFE.v(634): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840128 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(645) " "Verilog HDL assignment warning at MFE.v(645): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840129 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(648) " "Verilog HDL assignment warning at MFE.v(648): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840129 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(651) " "Verilog HDL assignment warning at MFE.v(651): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840129 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(655) " "Verilog HDL assignment warning at MFE.v(655): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840129 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(659) " "Verilog HDL assignment warning at MFE.v(659): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840130 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(667) " "Verilog HDL assignment warning at MFE.v(667): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840130 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(671) " "Verilog HDL assignment warning at MFE.v(671): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840130 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(675) " "Verilog HDL assignment warning at MFE.v(675): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840130 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(679) " "Verilog HDL assignment warning at MFE.v(679): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840130 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(683) " "Verilog HDL assignment warning at MFE.v(683): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840130 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(706) " "Verilog HDL assignment warning at MFE.v(706): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840132 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MFE.v(710) " "Verilog HDL assignment warning at MFE.v(710): truncated value with size 32 to match size of target (4)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840132 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MFE.v(730) " "Verilog HDL assignment warning at MFE.v(730): truncated value with size 32 to match size of target (14)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840132 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MFE.v(731) " "Verilog HDL assignment warning at MFE.v(731): truncated value with size 32 to match size of target (8)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840133 "|MFE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MFE.v(736) " "Verilog HDL assignment warning at MFE.v(736): truncated value with size 32 to match size of target (8)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623225840133 "|MFE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MFE.v(239) " "Verilog HDL Case Statement information at MFE.v(239): all case item expressions in this case statement are onehot" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 239 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1623225840133 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000010100 MFE.v(61) " "Inferred latch for \"next_state.000010100\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840165 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000010011 MFE.v(61) " "Inferred latch for \"next_state.000010011\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840165 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000010010 MFE.v(61) " "Inferred latch for \"next_state.000010010\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840165 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000010001 MFE.v(61) " "Inferred latch for \"next_state.000010001\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840165 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000010000 MFE.v(61) " "Inferred latch for \"next_state.000010000\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000001111 MFE.v(61) " "Inferred latch for \"next_state.000001111\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000001110 MFE.v(61) " "Inferred latch for \"next_state.000001110\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000001101 MFE.v(61) " "Inferred latch for \"next_state.000001101\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000001100 MFE.v(61) " "Inferred latch for \"next_state.000001100\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000001011 MFE.v(61) " "Inferred latch for \"next_state.000001011\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000001010 MFE.v(61) " "Inferred latch for \"next_state.000001010\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000001001 MFE.v(61) " "Inferred latch for \"next_state.000001001\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000000111 MFE.v(61) " "Inferred latch for \"next_state.000000111\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000000110 MFE.v(61) " "Inferred latch for \"next_state.000000110\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000000101 MFE.v(61) " "Inferred latch for \"next_state.000000101\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000000100 MFE.v(61) " "Inferred latch for \"next_state.000000100\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000000011 MFE.v(61) " "Inferred latch for \"next_state.000000011\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000000010 MFE.v(61) " "Inferred latch for \"next_state.000000010\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000000001 MFE.v(61) " "Inferred latch for \"next_state.000000001\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840166 "|MFE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000000000 MFE.v(61) " "Inferred latch for \"next_state.000000000\" at MFE.v(61)" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623225840167 "|MFE"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1623225841945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623225842122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[0\] " "No output dependent on input pin \"data_rd\[0\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842266 "|MFE|data_rd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[1\] " "No output dependent on input pin \"data_rd\[1\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842266 "|MFE|data_rd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[2\] " "No output dependent on input pin \"data_rd\[2\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842266 "|MFE|data_rd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[3\] " "No output dependent on input pin \"data_rd\[3\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842266 "|MFE|data_rd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[4\] " "No output dependent on input pin \"data_rd\[4\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842266 "|MFE|data_rd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[5\] " "No output dependent on input pin \"data_rd\[5\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842266 "|MFE|data_rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[6\] " "No output dependent on input pin \"data_rd\[6\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842266 "|MFE|data_rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_rd\[7\] " "No output dependent on input pin \"data_rd\[7\]\"" {  } { { "MFE.v" "" { Text "D:/109-2_NCKU/HW4_v2/MFE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623225842266 "|MFE|data_rd[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1623225842266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "727 " "Implemented 727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623225842267 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623225842267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "670 " "Implemented 670 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623225842267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623225842267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623225842292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 16:04:02 2021 " "Processing ended: Wed Jun 09 16:04:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623225842292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623225842292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623225842292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623225842292 ""}
