verilog xil_defaultlib --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_2/sim/design_1_processing_system7_0_2.v" \
"../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/073c/hdl/verilog/HMM_Scoring_AXILiteS_s_axi.v" \
"../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/073c/hdl/verilog/HMM_Scoring_gmem_m_axi.v" \
"../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/073c/hdl/verilog/HMM_Scoring_gradicud.v" \
"../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/073c/hdl/verilog/HMM_Scoring_max_abkb.v" \
"../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/073c/hdl/verilog/HMM_Scoring.v" \
"../../../bd/design_1/ip/design_1_HMM_Scoring_0_3/sim/design_1_HMM_Scoring_0_3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/sim/bd_6e42.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_0/sim/bd_6e42_one_0.v" \

sv xil_defaultlib --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_2/sim/bd_6e42_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_3/sim/bd_6e42_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_4/sim/bd_6e42_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_5/sim/bd_6e42_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_6/sim/bd_6e42_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_7/sim/bd_6e42_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_8/sim/bd_6e42_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_9/sim/bd_6e42_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_10/sim/bd_6e42_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_11/sim/bd_6e42_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_12/sim/bd_6e42_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Pynq_v1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/sim/design_1_axi_smc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0_1/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
