-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/21/2024 23:11:16"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	COR_ASP_TopLevel IS
    PORT (
	clock : IN std_logic;
	avgVal : IN std_logic_vector(15 DOWNTO 0);
	calc : IN std_logic;
	sendCorr : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END COR_ASP_TopLevel;

-- Design Ports Information
-- sendCorr[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[1]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[2]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[3]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[5]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[6]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[8]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[9]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[11]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[12]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[13]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[14]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[15]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[16]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[17]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[18]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[19]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[20]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[21]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[22]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[23]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[25]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[26]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[27]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[28]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[29]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[30]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sendCorr[31]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- calc	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[1]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[2]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[3]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[4]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[5]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[6]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[7]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[8]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[9]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[11]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[12]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[13]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[14]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avgVal[15]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF COR_ASP_TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_avgVal : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_calc : std_logic;
SIGNAL ww_sendCorr : std_logic_vector(31 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_BY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult9~8\ : std_logic;
SIGNAL \cor_asp|Mult9~9\ : std_logic;
SIGNAL \cor_asp|Mult9~10\ : std_logic;
SIGNAL \cor_asp|Mult9~11\ : std_logic;
SIGNAL \cor_asp|Mult9~12\ : std_logic;
SIGNAL \cor_asp|Mult9~13\ : std_logic;
SIGNAL \cor_asp|Mult9~14\ : std_logic;
SIGNAL \cor_asp|Mult9~15\ : std_logic;
SIGNAL \cor_asp|Mult9~16\ : std_logic;
SIGNAL \cor_asp|Mult9~17\ : std_logic;
SIGNAL \cor_asp|Mult9~18\ : std_logic;
SIGNAL \cor_asp|Mult9~19\ : std_logic;
SIGNAL \cor_asp|Mult9~20\ : std_logic;
SIGNAL \cor_asp|Mult9~21\ : std_logic;
SIGNAL \cor_asp|Mult9~22\ : std_logic;
SIGNAL \cor_asp|Mult9~23\ : std_logic;
SIGNAL \cor_asp|Mult9~24\ : std_logic;
SIGNAL \cor_asp|Mult9~25\ : std_logic;
SIGNAL \cor_asp|Mult9~26\ : std_logic;
SIGNAL \cor_asp|Mult9~27\ : std_logic;
SIGNAL \cor_asp|Mult9~28\ : std_logic;
SIGNAL \cor_asp|Mult9~29\ : std_logic;
SIGNAL \cor_asp|Mult9~30\ : std_logic;
SIGNAL \cor_asp|Mult9~31\ : std_logic;
SIGNAL \cor_asp|Mult9~32\ : std_logic;
SIGNAL \cor_asp|Mult9~33\ : std_logic;
SIGNAL \cor_asp|Mult9~34\ : std_logic;
SIGNAL \cor_asp|Mult9~35\ : std_logic;
SIGNAL \cor_asp|Mult9~36\ : std_logic;
SIGNAL \cor_asp|Mult9~37\ : std_logic;
SIGNAL \cor_asp|Mult9~38\ : std_logic;
SIGNAL \cor_asp|Mult9~39\ : std_logic;
SIGNAL \cor_asp|Mult8~8\ : std_logic;
SIGNAL \cor_asp|Mult8~9\ : std_logic;
SIGNAL \cor_asp|Mult8~10\ : std_logic;
SIGNAL \cor_asp|Mult8~11\ : std_logic;
SIGNAL \cor_asp|Mult8~12\ : std_logic;
SIGNAL \cor_asp|Mult8~13\ : std_logic;
SIGNAL \cor_asp|Mult8~14\ : std_logic;
SIGNAL \cor_asp|Mult8~15\ : std_logic;
SIGNAL \cor_asp|Mult8~16\ : std_logic;
SIGNAL \cor_asp|Mult8~17\ : std_logic;
SIGNAL \cor_asp|Mult8~18\ : std_logic;
SIGNAL \cor_asp|Mult8~19\ : std_logic;
SIGNAL \cor_asp|Mult8~20\ : std_logic;
SIGNAL \cor_asp|Mult8~21\ : std_logic;
SIGNAL \cor_asp|Mult8~22\ : std_logic;
SIGNAL \cor_asp|Mult8~23\ : std_logic;
SIGNAL \cor_asp|Mult8~24\ : std_logic;
SIGNAL \cor_asp|Mult8~25\ : std_logic;
SIGNAL \cor_asp|Mult8~26\ : std_logic;
SIGNAL \cor_asp|Mult8~27\ : std_logic;
SIGNAL \cor_asp|Mult8~28\ : std_logic;
SIGNAL \cor_asp|Mult8~29\ : std_logic;
SIGNAL \cor_asp|Mult8~30\ : std_logic;
SIGNAL \cor_asp|Mult8~31\ : std_logic;
SIGNAL \cor_asp|Mult8~32\ : std_logic;
SIGNAL \cor_asp|Mult8~33\ : std_logic;
SIGNAL \cor_asp|Mult8~34\ : std_logic;
SIGNAL \cor_asp|Mult8~35\ : std_logic;
SIGNAL \cor_asp|Mult8~36\ : std_logic;
SIGNAL \cor_asp|Mult8~37\ : std_logic;
SIGNAL \cor_asp|Mult8~38\ : std_logic;
SIGNAL \cor_asp|Mult8~39\ : std_logic;
SIGNAL \cor_asp|Mult7~8\ : std_logic;
SIGNAL \cor_asp|Mult7~9\ : std_logic;
SIGNAL \cor_asp|Mult7~10\ : std_logic;
SIGNAL \cor_asp|Mult7~11\ : std_logic;
SIGNAL \cor_asp|Mult7~12\ : std_logic;
SIGNAL \cor_asp|Mult7~13\ : std_logic;
SIGNAL \cor_asp|Mult7~14\ : std_logic;
SIGNAL \cor_asp|Mult7~15\ : std_logic;
SIGNAL \cor_asp|Mult7~16\ : std_logic;
SIGNAL \cor_asp|Mult7~17\ : std_logic;
SIGNAL \cor_asp|Mult7~18\ : std_logic;
SIGNAL \cor_asp|Mult7~19\ : std_logic;
SIGNAL \cor_asp|Mult7~20\ : std_logic;
SIGNAL \cor_asp|Mult7~21\ : std_logic;
SIGNAL \cor_asp|Mult7~22\ : std_logic;
SIGNAL \cor_asp|Mult7~23\ : std_logic;
SIGNAL \cor_asp|Mult7~24\ : std_logic;
SIGNAL \cor_asp|Mult7~25\ : std_logic;
SIGNAL \cor_asp|Mult7~26\ : std_logic;
SIGNAL \cor_asp|Mult7~27\ : std_logic;
SIGNAL \cor_asp|Mult7~28\ : std_logic;
SIGNAL \cor_asp|Mult7~29\ : std_logic;
SIGNAL \cor_asp|Mult7~30\ : std_logic;
SIGNAL \cor_asp|Mult7~31\ : std_logic;
SIGNAL \cor_asp|Mult7~32\ : std_logic;
SIGNAL \cor_asp|Mult7~33\ : std_logic;
SIGNAL \cor_asp|Mult7~34\ : std_logic;
SIGNAL \cor_asp|Mult7~35\ : std_logic;
SIGNAL \cor_asp|Mult7~36\ : std_logic;
SIGNAL \cor_asp|Mult7~37\ : std_logic;
SIGNAL \cor_asp|Mult7~38\ : std_logic;
SIGNAL \cor_asp|Mult7~39\ : std_logic;
SIGNAL \cor_asp|Mult6~8\ : std_logic;
SIGNAL \cor_asp|Mult6~9\ : std_logic;
SIGNAL \cor_asp|Mult6~10\ : std_logic;
SIGNAL \cor_asp|Mult6~11\ : std_logic;
SIGNAL \cor_asp|Mult6~12\ : std_logic;
SIGNAL \cor_asp|Mult6~13\ : std_logic;
SIGNAL \cor_asp|Mult6~14\ : std_logic;
SIGNAL \cor_asp|Mult6~15\ : std_logic;
SIGNAL \cor_asp|Mult6~16\ : std_logic;
SIGNAL \cor_asp|Mult6~17\ : std_logic;
SIGNAL \cor_asp|Mult6~18\ : std_logic;
SIGNAL \cor_asp|Mult6~19\ : std_logic;
SIGNAL \cor_asp|Mult6~20\ : std_logic;
SIGNAL \cor_asp|Mult6~21\ : std_logic;
SIGNAL \cor_asp|Mult6~22\ : std_logic;
SIGNAL \cor_asp|Mult6~23\ : std_logic;
SIGNAL \cor_asp|Mult6~24\ : std_logic;
SIGNAL \cor_asp|Mult6~25\ : std_logic;
SIGNAL \cor_asp|Mult6~26\ : std_logic;
SIGNAL \cor_asp|Mult6~27\ : std_logic;
SIGNAL \cor_asp|Mult6~28\ : std_logic;
SIGNAL \cor_asp|Mult6~29\ : std_logic;
SIGNAL \cor_asp|Mult6~30\ : std_logic;
SIGNAL \cor_asp|Mult6~31\ : std_logic;
SIGNAL \cor_asp|Mult6~32\ : std_logic;
SIGNAL \cor_asp|Mult6~33\ : std_logic;
SIGNAL \cor_asp|Mult6~34\ : std_logic;
SIGNAL \cor_asp|Mult6~35\ : std_logic;
SIGNAL \cor_asp|Mult6~36\ : std_logic;
SIGNAL \cor_asp|Mult6~37\ : std_logic;
SIGNAL \cor_asp|Mult6~38\ : std_logic;
SIGNAL \cor_asp|Mult6~39\ : std_logic;
SIGNAL \cor_asp|Mult5~8\ : std_logic;
SIGNAL \cor_asp|Mult5~9\ : std_logic;
SIGNAL \cor_asp|Mult5~10\ : std_logic;
SIGNAL \cor_asp|Mult5~11\ : std_logic;
SIGNAL \cor_asp|Mult5~12\ : std_logic;
SIGNAL \cor_asp|Mult5~13\ : std_logic;
SIGNAL \cor_asp|Mult5~14\ : std_logic;
SIGNAL \cor_asp|Mult5~15\ : std_logic;
SIGNAL \cor_asp|Mult5~16\ : std_logic;
SIGNAL \cor_asp|Mult5~17\ : std_logic;
SIGNAL \cor_asp|Mult5~18\ : std_logic;
SIGNAL \cor_asp|Mult5~19\ : std_logic;
SIGNAL \cor_asp|Mult5~20\ : std_logic;
SIGNAL \cor_asp|Mult5~21\ : std_logic;
SIGNAL \cor_asp|Mult5~22\ : std_logic;
SIGNAL \cor_asp|Mult5~23\ : std_logic;
SIGNAL \cor_asp|Mult5~24\ : std_logic;
SIGNAL \cor_asp|Mult5~25\ : std_logic;
SIGNAL \cor_asp|Mult5~26\ : std_logic;
SIGNAL \cor_asp|Mult5~27\ : std_logic;
SIGNAL \cor_asp|Mult5~28\ : std_logic;
SIGNAL \cor_asp|Mult5~29\ : std_logic;
SIGNAL \cor_asp|Mult5~30\ : std_logic;
SIGNAL \cor_asp|Mult5~31\ : std_logic;
SIGNAL \cor_asp|Mult5~32\ : std_logic;
SIGNAL \cor_asp|Mult5~33\ : std_logic;
SIGNAL \cor_asp|Mult5~34\ : std_logic;
SIGNAL \cor_asp|Mult5~35\ : std_logic;
SIGNAL \cor_asp|Mult5~36\ : std_logic;
SIGNAL \cor_asp|Mult5~37\ : std_logic;
SIGNAL \cor_asp|Mult5~38\ : std_logic;
SIGNAL \cor_asp|Mult5~39\ : std_logic;
SIGNAL \cor_asp|Mult4~8\ : std_logic;
SIGNAL \cor_asp|Mult4~9\ : std_logic;
SIGNAL \cor_asp|Mult4~10\ : std_logic;
SIGNAL \cor_asp|Mult4~11\ : std_logic;
SIGNAL \cor_asp|Mult4~12\ : std_logic;
SIGNAL \cor_asp|Mult4~13\ : std_logic;
SIGNAL \cor_asp|Mult4~14\ : std_logic;
SIGNAL \cor_asp|Mult4~15\ : std_logic;
SIGNAL \cor_asp|Mult4~16\ : std_logic;
SIGNAL \cor_asp|Mult4~17\ : std_logic;
SIGNAL \cor_asp|Mult4~18\ : std_logic;
SIGNAL \cor_asp|Mult4~19\ : std_logic;
SIGNAL \cor_asp|Mult4~20\ : std_logic;
SIGNAL \cor_asp|Mult4~21\ : std_logic;
SIGNAL \cor_asp|Mult4~22\ : std_logic;
SIGNAL \cor_asp|Mult4~23\ : std_logic;
SIGNAL \cor_asp|Mult4~24\ : std_logic;
SIGNAL \cor_asp|Mult4~25\ : std_logic;
SIGNAL \cor_asp|Mult4~26\ : std_logic;
SIGNAL \cor_asp|Mult4~27\ : std_logic;
SIGNAL \cor_asp|Mult4~28\ : std_logic;
SIGNAL \cor_asp|Mult4~29\ : std_logic;
SIGNAL \cor_asp|Mult4~30\ : std_logic;
SIGNAL \cor_asp|Mult4~31\ : std_logic;
SIGNAL \cor_asp|Mult4~32\ : std_logic;
SIGNAL \cor_asp|Mult4~33\ : std_logic;
SIGNAL \cor_asp|Mult4~34\ : std_logic;
SIGNAL \cor_asp|Mult4~35\ : std_logic;
SIGNAL \cor_asp|Mult4~36\ : std_logic;
SIGNAL \cor_asp|Mult4~37\ : std_logic;
SIGNAL \cor_asp|Mult4~38\ : std_logic;
SIGNAL \cor_asp|Mult4~39\ : std_logic;
SIGNAL \cor_asp|Mult3~8\ : std_logic;
SIGNAL \cor_asp|Mult3~9\ : std_logic;
SIGNAL \cor_asp|Mult3~10\ : std_logic;
SIGNAL \cor_asp|Mult3~11\ : std_logic;
SIGNAL \cor_asp|Mult3~12\ : std_logic;
SIGNAL \cor_asp|Mult3~13\ : std_logic;
SIGNAL \cor_asp|Mult3~14\ : std_logic;
SIGNAL \cor_asp|Mult3~15\ : std_logic;
SIGNAL \cor_asp|Mult3~16\ : std_logic;
SIGNAL \cor_asp|Mult3~17\ : std_logic;
SIGNAL \cor_asp|Mult3~18\ : std_logic;
SIGNAL \cor_asp|Mult3~19\ : std_logic;
SIGNAL \cor_asp|Mult3~20\ : std_logic;
SIGNAL \cor_asp|Mult3~21\ : std_logic;
SIGNAL \cor_asp|Mult3~22\ : std_logic;
SIGNAL \cor_asp|Mult3~23\ : std_logic;
SIGNAL \cor_asp|Mult3~24\ : std_logic;
SIGNAL \cor_asp|Mult3~25\ : std_logic;
SIGNAL \cor_asp|Mult3~26\ : std_logic;
SIGNAL \cor_asp|Mult3~27\ : std_logic;
SIGNAL \cor_asp|Mult3~28\ : std_logic;
SIGNAL \cor_asp|Mult3~29\ : std_logic;
SIGNAL \cor_asp|Mult3~30\ : std_logic;
SIGNAL \cor_asp|Mult3~31\ : std_logic;
SIGNAL \cor_asp|Mult3~32\ : std_logic;
SIGNAL \cor_asp|Mult3~33\ : std_logic;
SIGNAL \cor_asp|Mult3~34\ : std_logic;
SIGNAL \cor_asp|Mult3~35\ : std_logic;
SIGNAL \cor_asp|Mult3~36\ : std_logic;
SIGNAL \cor_asp|Mult3~37\ : std_logic;
SIGNAL \cor_asp|Mult3~38\ : std_logic;
SIGNAL \cor_asp|Mult3~39\ : std_logic;
SIGNAL \cor_asp|Mult2~8\ : std_logic;
SIGNAL \cor_asp|Mult2~9\ : std_logic;
SIGNAL \cor_asp|Mult2~10\ : std_logic;
SIGNAL \cor_asp|Mult2~11\ : std_logic;
SIGNAL \cor_asp|Mult2~12\ : std_logic;
SIGNAL \cor_asp|Mult2~13\ : std_logic;
SIGNAL \cor_asp|Mult2~14\ : std_logic;
SIGNAL \cor_asp|Mult2~15\ : std_logic;
SIGNAL \cor_asp|Mult2~16\ : std_logic;
SIGNAL \cor_asp|Mult2~17\ : std_logic;
SIGNAL \cor_asp|Mult2~18\ : std_logic;
SIGNAL \cor_asp|Mult2~19\ : std_logic;
SIGNAL \cor_asp|Mult2~20\ : std_logic;
SIGNAL \cor_asp|Mult2~21\ : std_logic;
SIGNAL \cor_asp|Mult2~22\ : std_logic;
SIGNAL \cor_asp|Mult2~23\ : std_logic;
SIGNAL \cor_asp|Mult2~24\ : std_logic;
SIGNAL \cor_asp|Mult2~25\ : std_logic;
SIGNAL \cor_asp|Mult2~26\ : std_logic;
SIGNAL \cor_asp|Mult2~27\ : std_logic;
SIGNAL \cor_asp|Mult2~28\ : std_logic;
SIGNAL \cor_asp|Mult2~29\ : std_logic;
SIGNAL \cor_asp|Mult2~30\ : std_logic;
SIGNAL \cor_asp|Mult2~31\ : std_logic;
SIGNAL \cor_asp|Mult2~32\ : std_logic;
SIGNAL \cor_asp|Mult2~33\ : std_logic;
SIGNAL \cor_asp|Mult2~34\ : std_logic;
SIGNAL \cor_asp|Mult2~35\ : std_logic;
SIGNAL \cor_asp|Mult2~36\ : std_logic;
SIGNAL \cor_asp|Mult2~37\ : std_logic;
SIGNAL \cor_asp|Mult2~38\ : std_logic;
SIGNAL \cor_asp|Mult2~39\ : std_logic;
SIGNAL \cor_asp|Add1~40\ : std_logic;
SIGNAL \cor_asp|Add1~41\ : std_logic;
SIGNAL \cor_asp|Add1~42\ : std_logic;
SIGNAL \cor_asp|Add1~43\ : std_logic;
SIGNAL \cor_asp|Add1~44\ : std_logic;
SIGNAL \cor_asp|Add1~45\ : std_logic;
SIGNAL \cor_asp|Add1~46\ : std_logic;
SIGNAL \cor_asp|Add1~47\ : std_logic;
SIGNAL \cor_asp|Add1~48\ : std_logic;
SIGNAL \cor_asp|Add1~49\ : std_logic;
SIGNAL \cor_asp|Add1~50\ : std_logic;
SIGNAL \cor_asp|Add1~51\ : std_logic;
SIGNAL \cor_asp|Add1~52\ : std_logic;
SIGNAL \cor_asp|Add1~53\ : std_logic;
SIGNAL \cor_asp|Add1~54\ : std_logic;
SIGNAL \cor_asp|Add1~55\ : std_logic;
SIGNAL \cor_asp|Add1~56\ : std_logic;
SIGNAL \cor_asp|Add1~57\ : std_logic;
SIGNAL \cor_asp|Add1~58\ : std_logic;
SIGNAL \cor_asp|Add1~59\ : std_logic;
SIGNAL \cor_asp|Add1~60\ : std_logic;
SIGNAL \cor_asp|Add1~61\ : std_logic;
SIGNAL \cor_asp|Add1~62\ : std_logic;
SIGNAL \cor_asp|Add1~63\ : std_logic;
SIGNAL \cor_asp|Add1~64\ : std_logic;
SIGNAL \cor_asp|Add1~65\ : std_logic;
SIGNAL \cor_asp|Add1~66\ : std_logic;
SIGNAL \cor_asp|Add1~67\ : std_logic;
SIGNAL \cor_asp|Add1~68\ : std_logic;
SIGNAL \cor_asp|Add1~69\ : std_logic;
SIGNAL \cor_asp|Add1~70\ : std_logic;
SIGNAL \cor_asp|Add1~71\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \tdma_min|slots|count[0]~2_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \tdma_min|slots|count[1]~0_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[2]~1_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\ : std_logic;
SIGNAL \cor_asp|Equal0~0_combout\ : std_logic;
SIGNAL \cor_asp|index[0]~1_combout\ : std_logic;
SIGNAL \cor_asp|Add0~126_cout\ : std_logic;
SIGNAL \cor_asp|Add0~17_sumout\ : std_logic;
SIGNAL \cor_asp|index[1]~0_combout\ : std_logic;
SIGNAL \cor_asp|Add0~18\ : std_logic;
SIGNAL \cor_asp|Add0~25_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~26\ : std_logic;
SIGNAL \cor_asp|Add0~29_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~30\ : std_logic;
SIGNAL \cor_asp|Add0~21_sumout\ : std_logic;
SIGNAL \cor_asp|index[4]~2_combout\ : std_logic;
SIGNAL \cor_asp|Add0~22\ : std_logic;
SIGNAL \cor_asp|Add0~105_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~106\ : std_logic;
SIGNAL \cor_asp|Add0~109_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~110\ : std_logic;
SIGNAL \cor_asp|Add0~113_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~114\ : std_logic;
SIGNAL \cor_asp|Add0~117_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~118\ : std_logic;
SIGNAL \cor_asp|Add0~121_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~122\ : std_logic;
SIGNAL \cor_asp|Add0~13_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~14\ : std_logic;
SIGNAL \cor_asp|Add0~81_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~82\ : std_logic;
SIGNAL \cor_asp|Add0~85_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~86\ : std_logic;
SIGNAL \cor_asp|Add0~89_sumout\ : std_logic;
SIGNAL \cor_asp|index[13]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|Add0~90\ : std_logic;
SIGNAL \cor_asp|Add0~93_sumout\ : std_logic;
SIGNAL \cor_asp|index[15]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|Add0~94\ : std_logic;
SIGNAL \cor_asp|Add0~97_sumout\ : std_logic;
SIGNAL \cor_asp|index[16]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|Add0~98\ : std_logic;
SIGNAL \cor_asp|Add0~101_sumout\ : std_logic;
SIGNAL \cor_asp|index[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|correlation[0]~2_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~0_combout\ : std_logic;
SIGNAL \cor_asp|index[7]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|correlation[0]~3_combout\ : std_logic;
SIGNAL \cor_asp|Add0~102\ : std_logic;
SIGNAL \cor_asp|Add0~57_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~58\ : std_logic;
SIGNAL \cor_asp|Add0~61_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~62\ : std_logic;
SIGNAL \cor_asp|Add0~65_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~66\ : std_logic;
SIGNAL \cor_asp|Add0~69_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~70\ : std_logic;
SIGNAL \cor_asp|Add0~73_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~74\ : std_logic;
SIGNAL \cor_asp|Add0~77_sumout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~1_combout\ : std_logic;
SIGNAL \cor_asp|index[28]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|Add0~78\ : std_logic;
SIGNAL \cor_asp|Add0~33_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~34\ : std_logic;
SIGNAL \cor_asp|Add0~37_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~38\ : std_logic;
SIGNAL \cor_asp|Add0~41_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~42\ : std_logic;
SIGNAL \cor_asp|Add0~45_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~46\ : std_logic;
SIGNAL \cor_asp|Add0~49_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~50\ : std_logic;
SIGNAL \cor_asp|Add0~53_sumout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~0_combout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~4_combout\ : std_logic;
SIGNAL \cor_asp|Add0~54\ : std_logic;
SIGNAL \cor_asp|Add0~5_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~6\ : std_logic;
SIGNAL \cor_asp|Add0~9_sumout\ : std_logic;
SIGNAL \calc~input_o\ : std_logic;
SIGNAL \cor_asp|Add0~10\ : std_logic;
SIGNAL \cor_asp|Add0~1_sumout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~5_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~1_combout\ : std_logic;
SIGNAL \cor_asp|flag~0_combout\ : std_logic;
SIGNAL \cor_asp|flag~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][0]~1_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][0]~0_combout\ : std_logic;
SIGNAL \avgVal[0]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[1]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[2]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[3]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[4]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[5]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[6]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[7]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[8]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[9]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[10]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[11]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[12]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[13]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[14]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \avgVal[15]~input_o\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~3_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][0]~3_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~2_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][0]~2_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~5_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][0]~5_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~4_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][0]~4_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~7_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][0]~7_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~6_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][0]~6_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~9_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][0]~9_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~8_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][0]~8_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~11_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][0]~11_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~10_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][0]~10_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~13_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][0]~13_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~12_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][0]~12_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~15_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][0]~15_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~14_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][0]~14_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~17_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][0]~17_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~19_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][0]~19_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~16_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][0]~16_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Decoder0~18_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][0]~18_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \cor_asp|Add1~8_resulta\ : std_logic;
SIGNAL \cor_asp|Add1~9\ : std_logic;
SIGNAL \cor_asp|Add1~10\ : std_logic;
SIGNAL \cor_asp|Add1~11\ : std_logic;
SIGNAL \cor_asp|Add1~12\ : std_logic;
SIGNAL \cor_asp|Add1~13\ : std_logic;
SIGNAL \cor_asp|Add1~14\ : std_logic;
SIGNAL \cor_asp|Add1~15\ : std_logic;
SIGNAL \cor_asp|Add1~16\ : std_logic;
SIGNAL \cor_asp|Add1~17\ : std_logic;
SIGNAL \cor_asp|Add1~18\ : std_logic;
SIGNAL \cor_asp|Add1~19\ : std_logic;
SIGNAL \cor_asp|Add1~20\ : std_logic;
SIGNAL \cor_asp|Add1~21\ : std_logic;
SIGNAL \cor_asp|Add1~22\ : std_logic;
SIGNAL \cor_asp|Add1~23\ : std_logic;
SIGNAL \cor_asp|Add1~24\ : std_logic;
SIGNAL \cor_asp|Add1~25\ : std_logic;
SIGNAL \cor_asp|Add1~26\ : std_logic;
SIGNAL \cor_asp|Add1~27\ : std_logic;
SIGNAL \cor_asp|Add1~28\ : std_logic;
SIGNAL \cor_asp|Add1~29\ : std_logic;
SIGNAL \cor_asp|Add1~30\ : std_logic;
SIGNAL \cor_asp|Add1~31\ : std_logic;
SIGNAL \cor_asp|Add1~32\ : std_logic;
SIGNAL \cor_asp|Add1~33\ : std_logic;
SIGNAL \cor_asp|Add1~34\ : std_logic;
SIGNAL \cor_asp|Add1~35\ : std_logic;
SIGNAL \cor_asp|Add1~36\ : std_logic;
SIGNAL \cor_asp|Add1~37\ : std_logic;
SIGNAL \cor_asp|Add1~38\ : std_logic;
SIGNAL \cor_asp|Add1~39\ : std_logic;
SIGNAL \cor_asp|Mult2~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult2~309\ : std_logic;
SIGNAL \cor_asp|Mult2~310\ : std_logic;
SIGNAL \cor_asp|Mult2~311\ : std_logic;
SIGNAL \cor_asp|Mult2~312\ : std_logic;
SIGNAL \cor_asp|Mult2~313\ : std_logic;
SIGNAL \cor_asp|Mult2~314\ : std_logic;
SIGNAL \cor_asp|Mult2~315\ : std_logic;
SIGNAL \cor_asp|Mult2~316\ : std_logic;
SIGNAL \cor_asp|Mult2~317\ : std_logic;
SIGNAL \cor_asp|Mult2~318\ : std_logic;
SIGNAL \cor_asp|Mult2~319\ : std_logic;
SIGNAL \cor_asp|Mult2~320\ : std_logic;
SIGNAL \cor_asp|Mult2~321\ : std_logic;
SIGNAL \cor_asp|Mult2~322\ : std_logic;
SIGNAL \cor_asp|Mult2~323\ : std_logic;
SIGNAL \cor_asp|Mult2~324\ : std_logic;
SIGNAL \cor_asp|Mult2~325\ : std_logic;
SIGNAL \cor_asp|Mult2~326\ : std_logic;
SIGNAL \cor_asp|Mult2~327\ : std_logic;
SIGNAL \cor_asp|Mult2~328\ : std_logic;
SIGNAL \cor_asp|Mult2~329\ : std_logic;
SIGNAL \cor_asp|Mult2~330\ : std_logic;
SIGNAL \cor_asp|Mult2~331\ : std_logic;
SIGNAL \cor_asp|Mult2~332\ : std_logic;
SIGNAL \cor_asp|Mult2~333\ : std_logic;
SIGNAL \cor_asp|Mult2~334\ : std_logic;
SIGNAL \cor_asp|Mult2~335\ : std_logic;
SIGNAL \cor_asp|Mult2~336\ : std_logic;
SIGNAL \cor_asp|Mult2~337\ : std_logic;
SIGNAL \cor_asp|Mult2~338\ : std_logic;
SIGNAL \cor_asp|Mult2~339\ : std_logic;
SIGNAL \cor_asp|Mult3~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult3~309\ : std_logic;
SIGNAL \cor_asp|Mult3~310\ : std_logic;
SIGNAL \cor_asp|Mult3~311\ : std_logic;
SIGNAL \cor_asp|Mult3~312\ : std_logic;
SIGNAL \cor_asp|Mult3~313\ : std_logic;
SIGNAL \cor_asp|Mult3~314\ : std_logic;
SIGNAL \cor_asp|Mult3~315\ : std_logic;
SIGNAL \cor_asp|Mult3~316\ : std_logic;
SIGNAL \cor_asp|Mult3~317\ : std_logic;
SIGNAL \cor_asp|Mult3~318\ : std_logic;
SIGNAL \cor_asp|Mult3~319\ : std_logic;
SIGNAL \cor_asp|Mult3~320\ : std_logic;
SIGNAL \cor_asp|Mult3~321\ : std_logic;
SIGNAL \cor_asp|Mult3~322\ : std_logic;
SIGNAL \cor_asp|Mult3~323\ : std_logic;
SIGNAL \cor_asp|Mult3~324\ : std_logic;
SIGNAL \cor_asp|Mult3~325\ : std_logic;
SIGNAL \cor_asp|Mult3~326\ : std_logic;
SIGNAL \cor_asp|Mult3~327\ : std_logic;
SIGNAL \cor_asp|Mult3~328\ : std_logic;
SIGNAL \cor_asp|Mult3~329\ : std_logic;
SIGNAL \cor_asp|Mult3~330\ : std_logic;
SIGNAL \cor_asp|Mult3~331\ : std_logic;
SIGNAL \cor_asp|Mult3~332\ : std_logic;
SIGNAL \cor_asp|Mult3~333\ : std_logic;
SIGNAL \cor_asp|Mult3~334\ : std_logic;
SIGNAL \cor_asp|Mult3~335\ : std_logic;
SIGNAL \cor_asp|Mult3~336\ : std_logic;
SIGNAL \cor_asp|Mult3~337\ : std_logic;
SIGNAL \cor_asp|Mult3~338\ : std_logic;
SIGNAL \cor_asp|Mult3~339\ : std_logic;
SIGNAL \cor_asp|Mult4~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult4~309\ : std_logic;
SIGNAL \cor_asp|Mult4~310\ : std_logic;
SIGNAL \cor_asp|Mult4~311\ : std_logic;
SIGNAL \cor_asp|Mult4~312\ : std_logic;
SIGNAL \cor_asp|Mult4~313\ : std_logic;
SIGNAL \cor_asp|Mult4~314\ : std_logic;
SIGNAL \cor_asp|Mult4~315\ : std_logic;
SIGNAL \cor_asp|Mult4~316\ : std_logic;
SIGNAL \cor_asp|Mult4~317\ : std_logic;
SIGNAL \cor_asp|Mult4~318\ : std_logic;
SIGNAL \cor_asp|Mult4~319\ : std_logic;
SIGNAL \cor_asp|Mult4~320\ : std_logic;
SIGNAL \cor_asp|Mult4~321\ : std_logic;
SIGNAL \cor_asp|Mult4~322\ : std_logic;
SIGNAL \cor_asp|Mult4~323\ : std_logic;
SIGNAL \cor_asp|Mult4~324\ : std_logic;
SIGNAL \cor_asp|Mult4~325\ : std_logic;
SIGNAL \cor_asp|Mult4~326\ : std_logic;
SIGNAL \cor_asp|Mult4~327\ : std_logic;
SIGNAL \cor_asp|Mult4~328\ : std_logic;
SIGNAL \cor_asp|Mult4~329\ : std_logic;
SIGNAL \cor_asp|Mult4~330\ : std_logic;
SIGNAL \cor_asp|Mult4~331\ : std_logic;
SIGNAL \cor_asp|Mult4~332\ : std_logic;
SIGNAL \cor_asp|Mult4~333\ : std_logic;
SIGNAL \cor_asp|Mult4~334\ : std_logic;
SIGNAL \cor_asp|Mult4~335\ : std_logic;
SIGNAL \cor_asp|Mult4~336\ : std_logic;
SIGNAL \cor_asp|Mult4~337\ : std_logic;
SIGNAL \cor_asp|Mult4~338\ : std_logic;
SIGNAL \cor_asp|Mult4~339\ : std_logic;
SIGNAL \cor_asp|Mult5~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult5~309\ : std_logic;
SIGNAL \cor_asp|Mult5~310\ : std_logic;
SIGNAL \cor_asp|Mult5~311\ : std_logic;
SIGNAL \cor_asp|Mult5~312\ : std_logic;
SIGNAL \cor_asp|Mult5~313\ : std_logic;
SIGNAL \cor_asp|Mult5~314\ : std_logic;
SIGNAL \cor_asp|Mult5~315\ : std_logic;
SIGNAL \cor_asp|Mult5~316\ : std_logic;
SIGNAL \cor_asp|Mult5~317\ : std_logic;
SIGNAL \cor_asp|Mult5~318\ : std_logic;
SIGNAL \cor_asp|Mult5~319\ : std_logic;
SIGNAL \cor_asp|Mult5~320\ : std_logic;
SIGNAL \cor_asp|Mult5~321\ : std_logic;
SIGNAL \cor_asp|Mult5~322\ : std_logic;
SIGNAL \cor_asp|Mult5~323\ : std_logic;
SIGNAL \cor_asp|Mult5~324\ : std_logic;
SIGNAL \cor_asp|Mult5~325\ : std_logic;
SIGNAL \cor_asp|Mult5~326\ : std_logic;
SIGNAL \cor_asp|Mult5~327\ : std_logic;
SIGNAL \cor_asp|Mult5~328\ : std_logic;
SIGNAL \cor_asp|Mult5~329\ : std_logic;
SIGNAL \cor_asp|Mult5~330\ : std_logic;
SIGNAL \cor_asp|Mult5~331\ : std_logic;
SIGNAL \cor_asp|Mult5~332\ : std_logic;
SIGNAL \cor_asp|Mult5~333\ : std_logic;
SIGNAL \cor_asp|Mult5~334\ : std_logic;
SIGNAL \cor_asp|Mult5~335\ : std_logic;
SIGNAL \cor_asp|Mult5~336\ : std_logic;
SIGNAL \cor_asp|Mult5~337\ : std_logic;
SIGNAL \cor_asp|Mult5~338\ : std_logic;
SIGNAL \cor_asp|Mult5~339\ : std_logic;
SIGNAL \cor_asp|Mult6~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult6~309\ : std_logic;
SIGNAL \cor_asp|Mult6~310\ : std_logic;
SIGNAL \cor_asp|Mult6~311\ : std_logic;
SIGNAL \cor_asp|Mult6~312\ : std_logic;
SIGNAL \cor_asp|Mult6~313\ : std_logic;
SIGNAL \cor_asp|Mult6~314\ : std_logic;
SIGNAL \cor_asp|Mult6~315\ : std_logic;
SIGNAL \cor_asp|Mult6~316\ : std_logic;
SIGNAL \cor_asp|Mult6~317\ : std_logic;
SIGNAL \cor_asp|Mult6~318\ : std_logic;
SIGNAL \cor_asp|Mult6~319\ : std_logic;
SIGNAL \cor_asp|Mult6~320\ : std_logic;
SIGNAL \cor_asp|Mult6~321\ : std_logic;
SIGNAL \cor_asp|Mult6~322\ : std_logic;
SIGNAL \cor_asp|Mult6~323\ : std_logic;
SIGNAL \cor_asp|Mult6~324\ : std_logic;
SIGNAL \cor_asp|Mult6~325\ : std_logic;
SIGNAL \cor_asp|Mult6~326\ : std_logic;
SIGNAL \cor_asp|Mult6~327\ : std_logic;
SIGNAL \cor_asp|Mult6~328\ : std_logic;
SIGNAL \cor_asp|Mult6~329\ : std_logic;
SIGNAL \cor_asp|Mult6~330\ : std_logic;
SIGNAL \cor_asp|Mult6~331\ : std_logic;
SIGNAL \cor_asp|Mult6~332\ : std_logic;
SIGNAL \cor_asp|Mult6~333\ : std_logic;
SIGNAL \cor_asp|Mult6~334\ : std_logic;
SIGNAL \cor_asp|Mult6~335\ : std_logic;
SIGNAL \cor_asp|Mult6~336\ : std_logic;
SIGNAL \cor_asp|Mult6~337\ : std_logic;
SIGNAL \cor_asp|Mult6~338\ : std_logic;
SIGNAL \cor_asp|Mult6~339\ : std_logic;
SIGNAL \cor_asp|Mult7~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult7~309\ : std_logic;
SIGNAL \cor_asp|Mult7~310\ : std_logic;
SIGNAL \cor_asp|Mult7~311\ : std_logic;
SIGNAL \cor_asp|Mult7~312\ : std_logic;
SIGNAL \cor_asp|Mult7~313\ : std_logic;
SIGNAL \cor_asp|Mult7~314\ : std_logic;
SIGNAL \cor_asp|Mult7~315\ : std_logic;
SIGNAL \cor_asp|Mult7~316\ : std_logic;
SIGNAL \cor_asp|Mult7~317\ : std_logic;
SIGNAL \cor_asp|Mult7~318\ : std_logic;
SIGNAL \cor_asp|Mult7~319\ : std_logic;
SIGNAL \cor_asp|Mult7~320\ : std_logic;
SIGNAL \cor_asp|Mult7~321\ : std_logic;
SIGNAL \cor_asp|Mult7~322\ : std_logic;
SIGNAL \cor_asp|Mult7~323\ : std_logic;
SIGNAL \cor_asp|Mult7~324\ : std_logic;
SIGNAL \cor_asp|Mult7~325\ : std_logic;
SIGNAL \cor_asp|Mult7~326\ : std_logic;
SIGNAL \cor_asp|Mult7~327\ : std_logic;
SIGNAL \cor_asp|Mult7~328\ : std_logic;
SIGNAL \cor_asp|Mult7~329\ : std_logic;
SIGNAL \cor_asp|Mult7~330\ : std_logic;
SIGNAL \cor_asp|Mult7~331\ : std_logic;
SIGNAL \cor_asp|Mult7~332\ : std_logic;
SIGNAL \cor_asp|Mult7~333\ : std_logic;
SIGNAL \cor_asp|Mult7~334\ : std_logic;
SIGNAL \cor_asp|Mult7~335\ : std_logic;
SIGNAL \cor_asp|Mult7~336\ : std_logic;
SIGNAL \cor_asp|Mult7~337\ : std_logic;
SIGNAL \cor_asp|Mult7~338\ : std_logic;
SIGNAL \cor_asp|Mult7~339\ : std_logic;
SIGNAL \cor_asp|Mult8~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult8~309\ : std_logic;
SIGNAL \cor_asp|Mult8~310\ : std_logic;
SIGNAL \cor_asp|Mult8~311\ : std_logic;
SIGNAL \cor_asp|Mult8~312\ : std_logic;
SIGNAL \cor_asp|Mult8~313\ : std_logic;
SIGNAL \cor_asp|Mult8~314\ : std_logic;
SIGNAL \cor_asp|Mult8~315\ : std_logic;
SIGNAL \cor_asp|Mult8~316\ : std_logic;
SIGNAL \cor_asp|Mult8~317\ : std_logic;
SIGNAL \cor_asp|Mult8~318\ : std_logic;
SIGNAL \cor_asp|Mult8~319\ : std_logic;
SIGNAL \cor_asp|Mult8~320\ : std_logic;
SIGNAL \cor_asp|Mult8~321\ : std_logic;
SIGNAL \cor_asp|Mult8~322\ : std_logic;
SIGNAL \cor_asp|Mult8~323\ : std_logic;
SIGNAL \cor_asp|Mult8~324\ : std_logic;
SIGNAL \cor_asp|Mult8~325\ : std_logic;
SIGNAL \cor_asp|Mult8~326\ : std_logic;
SIGNAL \cor_asp|Mult8~327\ : std_logic;
SIGNAL \cor_asp|Mult8~328\ : std_logic;
SIGNAL \cor_asp|Mult8~329\ : std_logic;
SIGNAL \cor_asp|Mult8~330\ : std_logic;
SIGNAL \cor_asp|Mult8~331\ : std_logic;
SIGNAL \cor_asp|Mult8~332\ : std_logic;
SIGNAL \cor_asp|Mult8~333\ : std_logic;
SIGNAL \cor_asp|Mult8~334\ : std_logic;
SIGNAL \cor_asp|Mult8~335\ : std_logic;
SIGNAL \cor_asp|Mult8~336\ : std_logic;
SIGNAL \cor_asp|Mult8~337\ : std_logic;
SIGNAL \cor_asp|Mult8~338\ : std_logic;
SIGNAL \cor_asp|Mult8~339\ : std_logic;
SIGNAL \cor_asp|correlation\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cor_asp|index\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|slots|count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_flag~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|slots|ALT_INV_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 28);
SIGNAL \cor_asp|ALT_INV_correlation[0]~4_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~3_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_index\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cor_asp|ALT_INV_correlation[0]~2_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~1_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~0_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 28);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 28);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 28);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 28);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 28);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 28);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 28);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 28);
SIGNAL \cor_asp|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_index[7]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_index[16]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_index[15]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_index[13]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_index[11]~DUPLICATE_q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_index[28]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_avgVal[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_avgVal[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_calc~input_o\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~19_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~18_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~17_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~16_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~15_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~14_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~13_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~12_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~11_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~10_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~9_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~8_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cor_asp|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cor_asp|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;

BEGIN

ww_clock <= clock;
ww_avgVal <= avgVal;
ww_calc <= calc;
sendCorr <= ww_sendCorr;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\cor_asp|Mult9~mac_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Mult9~mac_CLK_bus\ <= (\clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Mult9~mac_ENA_bus\ <= (\cor_asp|avgBuffer[0][0]~0_combout\ & \cor_asp|avgBuffer[19][0]~1_combout\ & \cor_asp|correlation[0]~5_combout\);

\cor_asp|Mult9~mac_AX_bus\ <= (\cor_asp|avgBuffer[0][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][14]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[0][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][9]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[0][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][4]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[0][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[0][0]~SCLR_LUT_combout\);

\cor_asp|Mult9~mac_AY_bus\ <= (\cor_asp|avgBuffer[19][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[19][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[19][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[19][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[19][0]~SCLR_LUT_combout\);

\cor_asp|Mult9~mac_BX_bus\ <= (\cor_asp|Mult8~339\ & \cor_asp|Mult8~339\ & \cor_asp|Mult8~339\ & \cor_asp|Mult8~339\ & \cor_asp|Mult8~339\ & \cor_asp|Mult8~338\ & \cor_asp|Mult8~337\ & \cor_asp|Mult8~336\ & \cor_asp|Mult8~335\ & \cor_asp|Mult8~334\ & 
\cor_asp|Mult8~333\ & \cor_asp|Mult8~332\ & \cor_asp|Mult8~331\ & \cor_asp|Mult8~330\ & \cor_asp|Mult8~329\ & \cor_asp|Mult8~328\ & \cor_asp|Mult8~327\ & \cor_asp|Mult8~326\);

\cor_asp|Mult9~mac_BY_bus\ <= (\cor_asp|Mult8~325\ & \cor_asp|Mult8~324\ & \cor_asp|Mult8~323\ & \cor_asp|Mult8~322\ & \cor_asp|Mult8~321\ & \cor_asp|Mult8~320\ & \cor_asp|Mult8~319\ & \cor_asp|Mult8~318\ & \cor_asp|Mult8~317\ & \cor_asp|Mult8~316\ & 
\cor_asp|Mult8~315\ & \cor_asp|Mult8~314\ & \cor_asp|Mult8~313\ & \cor_asp|Mult8~312\ & \cor_asp|Mult8~311\ & \cor_asp|Mult8~310\ & \cor_asp|Mult8~309\ & \cor_asp|Mult8~mac_resulta\);

\cor_asp|correlation\(0) <= \cor_asp|Mult9~mac_RESULTA_bus\(0);
\cor_asp|correlation\(1) <= \cor_asp|Mult9~mac_RESULTA_bus\(1);
\cor_asp|correlation\(2) <= \cor_asp|Mult9~mac_RESULTA_bus\(2);
\cor_asp|correlation\(3) <= \cor_asp|Mult9~mac_RESULTA_bus\(3);
\cor_asp|correlation\(4) <= \cor_asp|Mult9~mac_RESULTA_bus\(4);
\cor_asp|correlation\(5) <= \cor_asp|Mult9~mac_RESULTA_bus\(5);
\cor_asp|correlation\(6) <= \cor_asp|Mult9~mac_RESULTA_bus\(6);
\cor_asp|correlation\(7) <= \cor_asp|Mult9~mac_RESULTA_bus\(7);
\cor_asp|correlation\(8) <= \cor_asp|Mult9~mac_RESULTA_bus\(8);
\cor_asp|correlation\(9) <= \cor_asp|Mult9~mac_RESULTA_bus\(9);
\cor_asp|correlation\(10) <= \cor_asp|Mult9~mac_RESULTA_bus\(10);
\cor_asp|correlation\(11) <= \cor_asp|Mult9~mac_RESULTA_bus\(11);
\cor_asp|correlation\(12) <= \cor_asp|Mult9~mac_RESULTA_bus\(12);
\cor_asp|correlation\(13) <= \cor_asp|Mult9~mac_RESULTA_bus\(13);
\cor_asp|correlation\(14) <= \cor_asp|Mult9~mac_RESULTA_bus\(14);
\cor_asp|correlation\(15) <= \cor_asp|Mult9~mac_RESULTA_bus\(15);
\cor_asp|correlation\(16) <= \cor_asp|Mult9~mac_RESULTA_bus\(16);
\cor_asp|correlation\(17) <= \cor_asp|Mult9~mac_RESULTA_bus\(17);
\cor_asp|correlation\(18) <= \cor_asp|Mult9~mac_RESULTA_bus\(18);
\cor_asp|correlation\(19) <= \cor_asp|Mult9~mac_RESULTA_bus\(19);
\cor_asp|correlation\(20) <= \cor_asp|Mult9~mac_RESULTA_bus\(20);
\cor_asp|correlation\(21) <= \cor_asp|Mult9~mac_RESULTA_bus\(21);
\cor_asp|correlation\(22) <= \cor_asp|Mult9~mac_RESULTA_bus\(22);
\cor_asp|correlation\(23) <= \cor_asp|Mult9~mac_RESULTA_bus\(23);
\cor_asp|correlation\(24) <= \cor_asp|Mult9~mac_RESULTA_bus\(24);
\cor_asp|correlation\(25) <= \cor_asp|Mult9~mac_RESULTA_bus\(25);
\cor_asp|correlation\(26) <= \cor_asp|Mult9~mac_RESULTA_bus\(26);
\cor_asp|correlation\(27) <= \cor_asp|Mult9~mac_RESULTA_bus\(27);
\cor_asp|correlation\(28) <= \cor_asp|Mult9~mac_RESULTA_bus\(28);
\cor_asp|correlation\(29) <= \cor_asp|Mult9~mac_RESULTA_bus\(29);
\cor_asp|correlation\(30) <= \cor_asp|Mult9~mac_RESULTA_bus\(30);
\cor_asp|correlation\(31) <= \cor_asp|Mult9~mac_RESULTA_bus\(31);
\cor_asp|Mult9~8\ <= \cor_asp|Mult9~mac_RESULTA_bus\(32);
\cor_asp|Mult9~9\ <= \cor_asp|Mult9~mac_RESULTA_bus\(33);
\cor_asp|Mult9~10\ <= \cor_asp|Mult9~mac_RESULTA_bus\(34);
\cor_asp|Mult9~11\ <= \cor_asp|Mult9~mac_RESULTA_bus\(35);
\cor_asp|Mult9~12\ <= \cor_asp|Mult9~mac_RESULTA_bus\(36);
\cor_asp|Mult9~13\ <= \cor_asp|Mult9~mac_RESULTA_bus\(37);
\cor_asp|Mult9~14\ <= \cor_asp|Mult9~mac_RESULTA_bus\(38);
\cor_asp|Mult9~15\ <= \cor_asp|Mult9~mac_RESULTA_bus\(39);
\cor_asp|Mult9~16\ <= \cor_asp|Mult9~mac_RESULTA_bus\(40);
\cor_asp|Mult9~17\ <= \cor_asp|Mult9~mac_RESULTA_bus\(41);
\cor_asp|Mult9~18\ <= \cor_asp|Mult9~mac_RESULTA_bus\(42);
\cor_asp|Mult9~19\ <= \cor_asp|Mult9~mac_RESULTA_bus\(43);
\cor_asp|Mult9~20\ <= \cor_asp|Mult9~mac_RESULTA_bus\(44);
\cor_asp|Mult9~21\ <= \cor_asp|Mult9~mac_RESULTA_bus\(45);
\cor_asp|Mult9~22\ <= \cor_asp|Mult9~mac_RESULTA_bus\(46);
\cor_asp|Mult9~23\ <= \cor_asp|Mult9~mac_RESULTA_bus\(47);
\cor_asp|Mult9~24\ <= \cor_asp|Mult9~mac_RESULTA_bus\(48);
\cor_asp|Mult9~25\ <= \cor_asp|Mult9~mac_RESULTA_bus\(49);
\cor_asp|Mult9~26\ <= \cor_asp|Mult9~mac_RESULTA_bus\(50);
\cor_asp|Mult9~27\ <= \cor_asp|Mult9~mac_RESULTA_bus\(51);
\cor_asp|Mult9~28\ <= \cor_asp|Mult9~mac_RESULTA_bus\(52);
\cor_asp|Mult9~29\ <= \cor_asp|Mult9~mac_RESULTA_bus\(53);
\cor_asp|Mult9~30\ <= \cor_asp|Mult9~mac_RESULTA_bus\(54);
\cor_asp|Mult9~31\ <= \cor_asp|Mult9~mac_RESULTA_bus\(55);
\cor_asp|Mult9~32\ <= \cor_asp|Mult9~mac_RESULTA_bus\(56);
\cor_asp|Mult9~33\ <= \cor_asp|Mult9~mac_RESULTA_bus\(57);
\cor_asp|Mult9~34\ <= \cor_asp|Mult9~mac_RESULTA_bus\(58);
\cor_asp|Mult9~35\ <= \cor_asp|Mult9~mac_RESULTA_bus\(59);
\cor_asp|Mult9~36\ <= \cor_asp|Mult9~mac_RESULTA_bus\(60);
\cor_asp|Mult9~37\ <= \cor_asp|Mult9~mac_RESULTA_bus\(61);
\cor_asp|Mult9~38\ <= \cor_asp|Mult9~mac_RESULTA_bus\(62);
\cor_asp|Mult9~39\ <= \cor_asp|Mult9~mac_RESULTA_bus\(63);

\cor_asp|Mult8~mac_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Mult8~mac_CLK_bus\ <= (gnd & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Mult8~mac_ENA_bus\ <= (vcc & \cor_asp|avgBuffer[1][0]~2_combout\ & \cor_asp|avgBuffer[18][0]~3_combout\);

\cor_asp|Mult8~mac_AX_bus\ <= (\cor_asp|avgBuffer[1][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][14]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[1][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][9]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[1][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][4]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[1][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[1][0]~SCLR_LUT_combout\);

\cor_asp|Mult8~mac_AY_bus\ <= (\cor_asp|avgBuffer[18][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[18][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[18][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[18][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[18][0]~SCLR_LUT_combout\);

\cor_asp|Mult8~mac_BX_bus\ <= (\cor_asp|Mult7~339\ & \cor_asp|Mult7~339\ & \cor_asp|Mult7~339\ & \cor_asp|Mult7~339\ & \cor_asp|Mult7~339\ & \cor_asp|Mult7~338\ & \cor_asp|Mult7~337\ & \cor_asp|Mult7~336\ & \cor_asp|Mult7~335\ & \cor_asp|Mult7~334\ & 
\cor_asp|Mult7~333\ & \cor_asp|Mult7~332\ & \cor_asp|Mult7~331\ & \cor_asp|Mult7~330\ & \cor_asp|Mult7~329\ & \cor_asp|Mult7~328\ & \cor_asp|Mult7~327\ & \cor_asp|Mult7~326\);

\cor_asp|Mult8~mac_BY_bus\ <= (\cor_asp|Mult7~325\ & \cor_asp|Mult7~324\ & \cor_asp|Mult7~323\ & \cor_asp|Mult7~322\ & \cor_asp|Mult7~321\ & \cor_asp|Mult7~320\ & \cor_asp|Mult7~319\ & \cor_asp|Mult7~318\ & \cor_asp|Mult7~317\ & \cor_asp|Mult7~316\ & 
\cor_asp|Mult7~315\ & \cor_asp|Mult7~314\ & \cor_asp|Mult7~313\ & \cor_asp|Mult7~312\ & \cor_asp|Mult7~311\ & \cor_asp|Mult7~310\ & \cor_asp|Mult7~309\ & \cor_asp|Mult7~mac_resulta\);

\cor_asp|Mult8~mac_resulta\ <= \cor_asp|Mult8~mac_RESULTA_bus\(0);
\cor_asp|Mult8~309\ <= \cor_asp|Mult8~mac_RESULTA_bus\(1);
\cor_asp|Mult8~310\ <= \cor_asp|Mult8~mac_RESULTA_bus\(2);
\cor_asp|Mult8~311\ <= \cor_asp|Mult8~mac_RESULTA_bus\(3);
\cor_asp|Mult8~312\ <= \cor_asp|Mult8~mac_RESULTA_bus\(4);
\cor_asp|Mult8~313\ <= \cor_asp|Mult8~mac_RESULTA_bus\(5);
\cor_asp|Mult8~314\ <= \cor_asp|Mult8~mac_RESULTA_bus\(6);
\cor_asp|Mult8~315\ <= \cor_asp|Mult8~mac_RESULTA_bus\(7);
\cor_asp|Mult8~316\ <= \cor_asp|Mult8~mac_RESULTA_bus\(8);
\cor_asp|Mult8~317\ <= \cor_asp|Mult8~mac_RESULTA_bus\(9);
\cor_asp|Mult8~318\ <= \cor_asp|Mult8~mac_RESULTA_bus\(10);
\cor_asp|Mult8~319\ <= \cor_asp|Mult8~mac_RESULTA_bus\(11);
\cor_asp|Mult8~320\ <= \cor_asp|Mult8~mac_RESULTA_bus\(12);
\cor_asp|Mult8~321\ <= \cor_asp|Mult8~mac_RESULTA_bus\(13);
\cor_asp|Mult8~322\ <= \cor_asp|Mult8~mac_RESULTA_bus\(14);
\cor_asp|Mult8~323\ <= \cor_asp|Mult8~mac_RESULTA_bus\(15);
\cor_asp|Mult8~324\ <= \cor_asp|Mult8~mac_RESULTA_bus\(16);
\cor_asp|Mult8~325\ <= \cor_asp|Mult8~mac_RESULTA_bus\(17);
\cor_asp|Mult8~326\ <= \cor_asp|Mult8~mac_RESULTA_bus\(18);
\cor_asp|Mult8~327\ <= \cor_asp|Mult8~mac_RESULTA_bus\(19);
\cor_asp|Mult8~328\ <= \cor_asp|Mult8~mac_RESULTA_bus\(20);
\cor_asp|Mult8~329\ <= \cor_asp|Mult8~mac_RESULTA_bus\(21);
\cor_asp|Mult8~330\ <= \cor_asp|Mult8~mac_RESULTA_bus\(22);
\cor_asp|Mult8~331\ <= \cor_asp|Mult8~mac_RESULTA_bus\(23);
\cor_asp|Mult8~332\ <= \cor_asp|Mult8~mac_RESULTA_bus\(24);
\cor_asp|Mult8~333\ <= \cor_asp|Mult8~mac_RESULTA_bus\(25);
\cor_asp|Mult8~334\ <= \cor_asp|Mult8~mac_RESULTA_bus\(26);
\cor_asp|Mult8~335\ <= \cor_asp|Mult8~mac_RESULTA_bus\(27);
\cor_asp|Mult8~336\ <= \cor_asp|Mult8~mac_RESULTA_bus\(28);
\cor_asp|Mult8~337\ <= \cor_asp|Mult8~mac_RESULTA_bus\(29);
\cor_asp|Mult8~338\ <= \cor_asp|Mult8~mac_RESULTA_bus\(30);
\cor_asp|Mult8~339\ <= \cor_asp|Mult8~mac_RESULTA_bus\(31);
\cor_asp|Mult8~8\ <= \cor_asp|Mult8~mac_RESULTA_bus\(32);
\cor_asp|Mult8~9\ <= \cor_asp|Mult8~mac_RESULTA_bus\(33);
\cor_asp|Mult8~10\ <= \cor_asp|Mult8~mac_RESULTA_bus\(34);
\cor_asp|Mult8~11\ <= \cor_asp|Mult8~mac_RESULTA_bus\(35);
\cor_asp|Mult8~12\ <= \cor_asp|Mult8~mac_RESULTA_bus\(36);
\cor_asp|Mult8~13\ <= \cor_asp|Mult8~mac_RESULTA_bus\(37);
\cor_asp|Mult8~14\ <= \cor_asp|Mult8~mac_RESULTA_bus\(38);
\cor_asp|Mult8~15\ <= \cor_asp|Mult8~mac_RESULTA_bus\(39);
\cor_asp|Mult8~16\ <= \cor_asp|Mult8~mac_RESULTA_bus\(40);
\cor_asp|Mult8~17\ <= \cor_asp|Mult8~mac_RESULTA_bus\(41);
\cor_asp|Mult8~18\ <= \cor_asp|Mult8~mac_RESULTA_bus\(42);
\cor_asp|Mult8~19\ <= \cor_asp|Mult8~mac_RESULTA_bus\(43);
\cor_asp|Mult8~20\ <= \cor_asp|Mult8~mac_RESULTA_bus\(44);
\cor_asp|Mult8~21\ <= \cor_asp|Mult8~mac_RESULTA_bus\(45);
\cor_asp|Mult8~22\ <= \cor_asp|Mult8~mac_RESULTA_bus\(46);
\cor_asp|Mult8~23\ <= \cor_asp|Mult8~mac_RESULTA_bus\(47);
\cor_asp|Mult8~24\ <= \cor_asp|Mult8~mac_RESULTA_bus\(48);
\cor_asp|Mult8~25\ <= \cor_asp|Mult8~mac_RESULTA_bus\(49);
\cor_asp|Mult8~26\ <= \cor_asp|Mult8~mac_RESULTA_bus\(50);
\cor_asp|Mult8~27\ <= \cor_asp|Mult8~mac_RESULTA_bus\(51);
\cor_asp|Mult8~28\ <= \cor_asp|Mult8~mac_RESULTA_bus\(52);
\cor_asp|Mult8~29\ <= \cor_asp|Mult8~mac_RESULTA_bus\(53);
\cor_asp|Mult8~30\ <= \cor_asp|Mult8~mac_RESULTA_bus\(54);
\cor_asp|Mult8~31\ <= \cor_asp|Mult8~mac_RESULTA_bus\(55);
\cor_asp|Mult8~32\ <= \cor_asp|Mult8~mac_RESULTA_bus\(56);
\cor_asp|Mult8~33\ <= \cor_asp|Mult8~mac_RESULTA_bus\(57);
\cor_asp|Mult8~34\ <= \cor_asp|Mult8~mac_RESULTA_bus\(58);
\cor_asp|Mult8~35\ <= \cor_asp|Mult8~mac_RESULTA_bus\(59);
\cor_asp|Mult8~36\ <= \cor_asp|Mult8~mac_RESULTA_bus\(60);
\cor_asp|Mult8~37\ <= \cor_asp|Mult8~mac_RESULTA_bus\(61);
\cor_asp|Mult8~38\ <= \cor_asp|Mult8~mac_RESULTA_bus\(62);
\cor_asp|Mult8~39\ <= \cor_asp|Mult8~mac_RESULTA_bus\(63);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(11);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(11);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(11);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(11);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(11);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(11);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(11);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(11);

\cor_asp|Mult7~mac_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Mult7~mac_CLK_bus\ <= (gnd & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Mult7~mac_ENA_bus\ <= (vcc & \cor_asp|avgBuffer[2][0]~4_combout\ & \cor_asp|avgBuffer[17][0]~5_combout\);

\cor_asp|Mult7~mac_AX_bus\ <= (\cor_asp|avgBuffer[2][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][14]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[2][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][9]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[2][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][4]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[2][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[2][0]~SCLR_LUT_combout\);

\cor_asp|Mult7~mac_AY_bus\ <= (\cor_asp|avgBuffer[17][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[17][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[17][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[17][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[17][0]~SCLR_LUT_combout\);

\cor_asp|Mult7~mac_BX_bus\ <= (\cor_asp|Mult6~339\ & \cor_asp|Mult6~339\ & \cor_asp|Mult6~339\ & \cor_asp|Mult6~339\ & \cor_asp|Mult6~339\ & \cor_asp|Mult6~338\ & \cor_asp|Mult6~337\ & \cor_asp|Mult6~336\ & \cor_asp|Mult6~335\ & \cor_asp|Mult6~334\ & 
\cor_asp|Mult6~333\ & \cor_asp|Mult6~332\ & \cor_asp|Mult6~331\ & \cor_asp|Mult6~330\ & \cor_asp|Mult6~329\ & \cor_asp|Mult6~328\ & \cor_asp|Mult6~327\ & \cor_asp|Mult6~326\);

\cor_asp|Mult7~mac_BY_bus\ <= (\cor_asp|Mult6~325\ & \cor_asp|Mult6~324\ & \cor_asp|Mult6~323\ & \cor_asp|Mult6~322\ & \cor_asp|Mult6~321\ & \cor_asp|Mult6~320\ & \cor_asp|Mult6~319\ & \cor_asp|Mult6~318\ & \cor_asp|Mult6~317\ & \cor_asp|Mult6~316\ & 
\cor_asp|Mult6~315\ & \cor_asp|Mult6~314\ & \cor_asp|Mult6~313\ & \cor_asp|Mult6~312\ & \cor_asp|Mult6~311\ & \cor_asp|Mult6~310\ & \cor_asp|Mult6~309\ & \cor_asp|Mult6~mac_resulta\);

\cor_asp|Mult7~mac_resulta\ <= \cor_asp|Mult7~mac_RESULTA_bus\(0);
\cor_asp|Mult7~309\ <= \cor_asp|Mult7~mac_RESULTA_bus\(1);
\cor_asp|Mult7~310\ <= \cor_asp|Mult7~mac_RESULTA_bus\(2);
\cor_asp|Mult7~311\ <= \cor_asp|Mult7~mac_RESULTA_bus\(3);
\cor_asp|Mult7~312\ <= \cor_asp|Mult7~mac_RESULTA_bus\(4);
\cor_asp|Mult7~313\ <= \cor_asp|Mult7~mac_RESULTA_bus\(5);
\cor_asp|Mult7~314\ <= \cor_asp|Mult7~mac_RESULTA_bus\(6);
\cor_asp|Mult7~315\ <= \cor_asp|Mult7~mac_RESULTA_bus\(7);
\cor_asp|Mult7~316\ <= \cor_asp|Mult7~mac_RESULTA_bus\(8);
\cor_asp|Mult7~317\ <= \cor_asp|Mult7~mac_RESULTA_bus\(9);
\cor_asp|Mult7~318\ <= \cor_asp|Mult7~mac_RESULTA_bus\(10);
\cor_asp|Mult7~319\ <= \cor_asp|Mult7~mac_RESULTA_bus\(11);
\cor_asp|Mult7~320\ <= \cor_asp|Mult7~mac_RESULTA_bus\(12);
\cor_asp|Mult7~321\ <= \cor_asp|Mult7~mac_RESULTA_bus\(13);
\cor_asp|Mult7~322\ <= \cor_asp|Mult7~mac_RESULTA_bus\(14);
\cor_asp|Mult7~323\ <= \cor_asp|Mult7~mac_RESULTA_bus\(15);
\cor_asp|Mult7~324\ <= \cor_asp|Mult7~mac_RESULTA_bus\(16);
\cor_asp|Mult7~325\ <= \cor_asp|Mult7~mac_RESULTA_bus\(17);
\cor_asp|Mult7~326\ <= \cor_asp|Mult7~mac_RESULTA_bus\(18);
\cor_asp|Mult7~327\ <= \cor_asp|Mult7~mac_RESULTA_bus\(19);
\cor_asp|Mult7~328\ <= \cor_asp|Mult7~mac_RESULTA_bus\(20);
\cor_asp|Mult7~329\ <= \cor_asp|Mult7~mac_RESULTA_bus\(21);
\cor_asp|Mult7~330\ <= \cor_asp|Mult7~mac_RESULTA_bus\(22);
\cor_asp|Mult7~331\ <= \cor_asp|Mult7~mac_RESULTA_bus\(23);
\cor_asp|Mult7~332\ <= \cor_asp|Mult7~mac_RESULTA_bus\(24);
\cor_asp|Mult7~333\ <= \cor_asp|Mult7~mac_RESULTA_bus\(25);
\cor_asp|Mult7~334\ <= \cor_asp|Mult7~mac_RESULTA_bus\(26);
\cor_asp|Mult7~335\ <= \cor_asp|Mult7~mac_RESULTA_bus\(27);
\cor_asp|Mult7~336\ <= \cor_asp|Mult7~mac_RESULTA_bus\(28);
\cor_asp|Mult7~337\ <= \cor_asp|Mult7~mac_RESULTA_bus\(29);
\cor_asp|Mult7~338\ <= \cor_asp|Mult7~mac_RESULTA_bus\(30);
\cor_asp|Mult7~339\ <= \cor_asp|Mult7~mac_RESULTA_bus\(31);
\cor_asp|Mult7~8\ <= \cor_asp|Mult7~mac_RESULTA_bus\(32);
\cor_asp|Mult7~9\ <= \cor_asp|Mult7~mac_RESULTA_bus\(33);
\cor_asp|Mult7~10\ <= \cor_asp|Mult7~mac_RESULTA_bus\(34);
\cor_asp|Mult7~11\ <= \cor_asp|Mult7~mac_RESULTA_bus\(35);
\cor_asp|Mult7~12\ <= \cor_asp|Mult7~mac_RESULTA_bus\(36);
\cor_asp|Mult7~13\ <= \cor_asp|Mult7~mac_RESULTA_bus\(37);
\cor_asp|Mult7~14\ <= \cor_asp|Mult7~mac_RESULTA_bus\(38);
\cor_asp|Mult7~15\ <= \cor_asp|Mult7~mac_RESULTA_bus\(39);
\cor_asp|Mult7~16\ <= \cor_asp|Mult7~mac_RESULTA_bus\(40);
\cor_asp|Mult7~17\ <= \cor_asp|Mult7~mac_RESULTA_bus\(41);
\cor_asp|Mult7~18\ <= \cor_asp|Mult7~mac_RESULTA_bus\(42);
\cor_asp|Mult7~19\ <= \cor_asp|Mult7~mac_RESULTA_bus\(43);
\cor_asp|Mult7~20\ <= \cor_asp|Mult7~mac_RESULTA_bus\(44);
\cor_asp|Mult7~21\ <= \cor_asp|Mult7~mac_RESULTA_bus\(45);
\cor_asp|Mult7~22\ <= \cor_asp|Mult7~mac_RESULTA_bus\(46);
\cor_asp|Mult7~23\ <= \cor_asp|Mult7~mac_RESULTA_bus\(47);
\cor_asp|Mult7~24\ <= \cor_asp|Mult7~mac_RESULTA_bus\(48);
\cor_asp|Mult7~25\ <= \cor_asp|Mult7~mac_RESULTA_bus\(49);
\cor_asp|Mult7~26\ <= \cor_asp|Mult7~mac_RESULTA_bus\(50);
\cor_asp|Mult7~27\ <= \cor_asp|Mult7~mac_RESULTA_bus\(51);
\cor_asp|Mult7~28\ <= \cor_asp|Mult7~mac_RESULTA_bus\(52);
\cor_asp|Mult7~29\ <= \cor_asp|Mult7~mac_RESULTA_bus\(53);
\cor_asp|Mult7~30\ <= \cor_asp|Mult7~mac_RESULTA_bus\(54);
\cor_asp|Mult7~31\ <= \cor_asp|Mult7~mac_RESULTA_bus\(55);
\cor_asp|Mult7~32\ <= \cor_asp|Mult7~mac_RESULTA_bus\(56);
\cor_asp|Mult7~33\ <= \cor_asp|Mult7~mac_RESULTA_bus\(57);
\cor_asp|Mult7~34\ <= \cor_asp|Mult7~mac_RESULTA_bus\(58);
\cor_asp|Mult7~35\ <= \cor_asp|Mult7~mac_RESULTA_bus\(59);
\cor_asp|Mult7~36\ <= \cor_asp|Mult7~mac_RESULTA_bus\(60);
\cor_asp|Mult7~37\ <= \cor_asp|Mult7~mac_RESULTA_bus\(61);
\cor_asp|Mult7~38\ <= \cor_asp|Mult7~mac_RESULTA_bus\(62);
\cor_asp|Mult7~39\ <= \cor_asp|Mult7~mac_RESULTA_bus\(63);

\cor_asp|Mult6~mac_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Mult6~mac_CLK_bus\ <= (gnd & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Mult6~mac_ENA_bus\ <= (vcc & \cor_asp|avgBuffer[3][0]~6_combout\ & \cor_asp|avgBuffer[16][0]~7_combout\);

\cor_asp|Mult6~mac_AX_bus\ <= (\cor_asp|avgBuffer[3][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][14]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[3][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][9]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[3][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][4]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[3][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[3][0]~SCLR_LUT_combout\);

\cor_asp|Mult6~mac_AY_bus\ <= (\cor_asp|avgBuffer[16][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[16][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[16][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[16][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[16][0]~SCLR_LUT_combout\);

\cor_asp|Mult6~mac_BX_bus\ <= (\cor_asp|Mult5~339\ & \cor_asp|Mult5~339\ & \cor_asp|Mult5~339\ & \cor_asp|Mult5~339\ & \cor_asp|Mult5~339\ & \cor_asp|Mult5~338\ & \cor_asp|Mult5~337\ & \cor_asp|Mult5~336\ & \cor_asp|Mult5~335\ & \cor_asp|Mult5~334\ & 
\cor_asp|Mult5~333\ & \cor_asp|Mult5~332\ & \cor_asp|Mult5~331\ & \cor_asp|Mult5~330\ & \cor_asp|Mult5~329\ & \cor_asp|Mult5~328\ & \cor_asp|Mult5~327\ & \cor_asp|Mult5~326\);

\cor_asp|Mult6~mac_BY_bus\ <= (\cor_asp|Mult5~325\ & \cor_asp|Mult5~324\ & \cor_asp|Mult5~323\ & \cor_asp|Mult5~322\ & \cor_asp|Mult5~321\ & \cor_asp|Mult5~320\ & \cor_asp|Mult5~319\ & \cor_asp|Mult5~318\ & \cor_asp|Mult5~317\ & \cor_asp|Mult5~316\ & 
\cor_asp|Mult5~315\ & \cor_asp|Mult5~314\ & \cor_asp|Mult5~313\ & \cor_asp|Mult5~312\ & \cor_asp|Mult5~311\ & \cor_asp|Mult5~310\ & \cor_asp|Mult5~309\ & \cor_asp|Mult5~mac_resulta\);

\cor_asp|Mult6~mac_resulta\ <= \cor_asp|Mult6~mac_RESULTA_bus\(0);
\cor_asp|Mult6~309\ <= \cor_asp|Mult6~mac_RESULTA_bus\(1);
\cor_asp|Mult6~310\ <= \cor_asp|Mult6~mac_RESULTA_bus\(2);
\cor_asp|Mult6~311\ <= \cor_asp|Mult6~mac_RESULTA_bus\(3);
\cor_asp|Mult6~312\ <= \cor_asp|Mult6~mac_RESULTA_bus\(4);
\cor_asp|Mult6~313\ <= \cor_asp|Mult6~mac_RESULTA_bus\(5);
\cor_asp|Mult6~314\ <= \cor_asp|Mult6~mac_RESULTA_bus\(6);
\cor_asp|Mult6~315\ <= \cor_asp|Mult6~mac_RESULTA_bus\(7);
\cor_asp|Mult6~316\ <= \cor_asp|Mult6~mac_RESULTA_bus\(8);
\cor_asp|Mult6~317\ <= \cor_asp|Mult6~mac_RESULTA_bus\(9);
\cor_asp|Mult6~318\ <= \cor_asp|Mult6~mac_RESULTA_bus\(10);
\cor_asp|Mult6~319\ <= \cor_asp|Mult6~mac_RESULTA_bus\(11);
\cor_asp|Mult6~320\ <= \cor_asp|Mult6~mac_RESULTA_bus\(12);
\cor_asp|Mult6~321\ <= \cor_asp|Mult6~mac_RESULTA_bus\(13);
\cor_asp|Mult6~322\ <= \cor_asp|Mult6~mac_RESULTA_bus\(14);
\cor_asp|Mult6~323\ <= \cor_asp|Mult6~mac_RESULTA_bus\(15);
\cor_asp|Mult6~324\ <= \cor_asp|Mult6~mac_RESULTA_bus\(16);
\cor_asp|Mult6~325\ <= \cor_asp|Mult6~mac_RESULTA_bus\(17);
\cor_asp|Mult6~326\ <= \cor_asp|Mult6~mac_RESULTA_bus\(18);
\cor_asp|Mult6~327\ <= \cor_asp|Mult6~mac_RESULTA_bus\(19);
\cor_asp|Mult6~328\ <= \cor_asp|Mult6~mac_RESULTA_bus\(20);
\cor_asp|Mult6~329\ <= \cor_asp|Mult6~mac_RESULTA_bus\(21);
\cor_asp|Mult6~330\ <= \cor_asp|Mult6~mac_RESULTA_bus\(22);
\cor_asp|Mult6~331\ <= \cor_asp|Mult6~mac_RESULTA_bus\(23);
\cor_asp|Mult6~332\ <= \cor_asp|Mult6~mac_RESULTA_bus\(24);
\cor_asp|Mult6~333\ <= \cor_asp|Mult6~mac_RESULTA_bus\(25);
\cor_asp|Mult6~334\ <= \cor_asp|Mult6~mac_RESULTA_bus\(26);
\cor_asp|Mult6~335\ <= \cor_asp|Mult6~mac_RESULTA_bus\(27);
\cor_asp|Mult6~336\ <= \cor_asp|Mult6~mac_RESULTA_bus\(28);
\cor_asp|Mult6~337\ <= \cor_asp|Mult6~mac_RESULTA_bus\(29);
\cor_asp|Mult6~338\ <= \cor_asp|Mult6~mac_RESULTA_bus\(30);
\cor_asp|Mult6~339\ <= \cor_asp|Mult6~mac_RESULTA_bus\(31);
\cor_asp|Mult6~8\ <= \cor_asp|Mult6~mac_RESULTA_bus\(32);
\cor_asp|Mult6~9\ <= \cor_asp|Mult6~mac_RESULTA_bus\(33);
\cor_asp|Mult6~10\ <= \cor_asp|Mult6~mac_RESULTA_bus\(34);
\cor_asp|Mult6~11\ <= \cor_asp|Mult6~mac_RESULTA_bus\(35);
\cor_asp|Mult6~12\ <= \cor_asp|Mult6~mac_RESULTA_bus\(36);
\cor_asp|Mult6~13\ <= \cor_asp|Mult6~mac_RESULTA_bus\(37);
\cor_asp|Mult6~14\ <= \cor_asp|Mult6~mac_RESULTA_bus\(38);
\cor_asp|Mult6~15\ <= \cor_asp|Mult6~mac_RESULTA_bus\(39);
\cor_asp|Mult6~16\ <= \cor_asp|Mult6~mac_RESULTA_bus\(40);
\cor_asp|Mult6~17\ <= \cor_asp|Mult6~mac_RESULTA_bus\(41);
\cor_asp|Mult6~18\ <= \cor_asp|Mult6~mac_RESULTA_bus\(42);
\cor_asp|Mult6~19\ <= \cor_asp|Mult6~mac_RESULTA_bus\(43);
\cor_asp|Mult6~20\ <= \cor_asp|Mult6~mac_RESULTA_bus\(44);
\cor_asp|Mult6~21\ <= \cor_asp|Mult6~mac_RESULTA_bus\(45);
\cor_asp|Mult6~22\ <= \cor_asp|Mult6~mac_RESULTA_bus\(46);
\cor_asp|Mult6~23\ <= \cor_asp|Mult6~mac_RESULTA_bus\(47);
\cor_asp|Mult6~24\ <= \cor_asp|Mult6~mac_RESULTA_bus\(48);
\cor_asp|Mult6~25\ <= \cor_asp|Mult6~mac_RESULTA_bus\(49);
\cor_asp|Mult6~26\ <= \cor_asp|Mult6~mac_RESULTA_bus\(50);
\cor_asp|Mult6~27\ <= \cor_asp|Mult6~mac_RESULTA_bus\(51);
\cor_asp|Mult6~28\ <= \cor_asp|Mult6~mac_RESULTA_bus\(52);
\cor_asp|Mult6~29\ <= \cor_asp|Mult6~mac_RESULTA_bus\(53);
\cor_asp|Mult6~30\ <= \cor_asp|Mult6~mac_RESULTA_bus\(54);
\cor_asp|Mult6~31\ <= \cor_asp|Mult6~mac_RESULTA_bus\(55);
\cor_asp|Mult6~32\ <= \cor_asp|Mult6~mac_RESULTA_bus\(56);
\cor_asp|Mult6~33\ <= \cor_asp|Mult6~mac_RESULTA_bus\(57);
\cor_asp|Mult6~34\ <= \cor_asp|Mult6~mac_RESULTA_bus\(58);
\cor_asp|Mult6~35\ <= \cor_asp|Mult6~mac_RESULTA_bus\(59);
\cor_asp|Mult6~36\ <= \cor_asp|Mult6~mac_RESULTA_bus\(60);
\cor_asp|Mult6~37\ <= \cor_asp|Mult6~mac_RESULTA_bus\(61);
\cor_asp|Mult6~38\ <= \cor_asp|Mult6~mac_RESULTA_bus\(62);
\cor_asp|Mult6~39\ <= \cor_asp|Mult6~mac_RESULTA_bus\(63);

\cor_asp|Mult5~mac_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Mult5~mac_CLK_bus\ <= (gnd & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Mult5~mac_ENA_bus\ <= (vcc & \cor_asp|avgBuffer[4][0]~8_combout\ & \cor_asp|avgBuffer[15][0]~9_combout\);

\cor_asp|Mult5~mac_AX_bus\ <= (\cor_asp|avgBuffer[4][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][14]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[4][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][9]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[4][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][4]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[4][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[4][0]~SCLR_LUT_combout\);

\cor_asp|Mult5~mac_AY_bus\ <= (\cor_asp|avgBuffer[15][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[15][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[15][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[15][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[15][0]~SCLR_LUT_combout\);

\cor_asp|Mult5~mac_BX_bus\ <= (\cor_asp|Mult4~339\ & \cor_asp|Mult4~339\ & \cor_asp|Mult4~339\ & \cor_asp|Mult4~339\ & \cor_asp|Mult4~339\ & \cor_asp|Mult4~338\ & \cor_asp|Mult4~337\ & \cor_asp|Mult4~336\ & \cor_asp|Mult4~335\ & \cor_asp|Mult4~334\ & 
\cor_asp|Mult4~333\ & \cor_asp|Mult4~332\ & \cor_asp|Mult4~331\ & \cor_asp|Mult4~330\ & \cor_asp|Mult4~329\ & \cor_asp|Mult4~328\ & \cor_asp|Mult4~327\ & \cor_asp|Mult4~326\);

\cor_asp|Mult5~mac_BY_bus\ <= (\cor_asp|Mult4~325\ & \cor_asp|Mult4~324\ & \cor_asp|Mult4~323\ & \cor_asp|Mult4~322\ & \cor_asp|Mult4~321\ & \cor_asp|Mult4~320\ & \cor_asp|Mult4~319\ & \cor_asp|Mult4~318\ & \cor_asp|Mult4~317\ & \cor_asp|Mult4~316\ & 
\cor_asp|Mult4~315\ & \cor_asp|Mult4~314\ & \cor_asp|Mult4~313\ & \cor_asp|Mult4~312\ & \cor_asp|Mult4~311\ & \cor_asp|Mult4~310\ & \cor_asp|Mult4~309\ & \cor_asp|Mult4~mac_resulta\);

\cor_asp|Mult5~mac_resulta\ <= \cor_asp|Mult5~mac_RESULTA_bus\(0);
\cor_asp|Mult5~309\ <= \cor_asp|Mult5~mac_RESULTA_bus\(1);
\cor_asp|Mult5~310\ <= \cor_asp|Mult5~mac_RESULTA_bus\(2);
\cor_asp|Mult5~311\ <= \cor_asp|Mult5~mac_RESULTA_bus\(3);
\cor_asp|Mult5~312\ <= \cor_asp|Mult5~mac_RESULTA_bus\(4);
\cor_asp|Mult5~313\ <= \cor_asp|Mult5~mac_RESULTA_bus\(5);
\cor_asp|Mult5~314\ <= \cor_asp|Mult5~mac_RESULTA_bus\(6);
\cor_asp|Mult5~315\ <= \cor_asp|Mult5~mac_RESULTA_bus\(7);
\cor_asp|Mult5~316\ <= \cor_asp|Mult5~mac_RESULTA_bus\(8);
\cor_asp|Mult5~317\ <= \cor_asp|Mult5~mac_RESULTA_bus\(9);
\cor_asp|Mult5~318\ <= \cor_asp|Mult5~mac_RESULTA_bus\(10);
\cor_asp|Mult5~319\ <= \cor_asp|Mult5~mac_RESULTA_bus\(11);
\cor_asp|Mult5~320\ <= \cor_asp|Mult5~mac_RESULTA_bus\(12);
\cor_asp|Mult5~321\ <= \cor_asp|Mult5~mac_RESULTA_bus\(13);
\cor_asp|Mult5~322\ <= \cor_asp|Mult5~mac_RESULTA_bus\(14);
\cor_asp|Mult5~323\ <= \cor_asp|Mult5~mac_RESULTA_bus\(15);
\cor_asp|Mult5~324\ <= \cor_asp|Mult5~mac_RESULTA_bus\(16);
\cor_asp|Mult5~325\ <= \cor_asp|Mult5~mac_RESULTA_bus\(17);
\cor_asp|Mult5~326\ <= \cor_asp|Mult5~mac_RESULTA_bus\(18);
\cor_asp|Mult5~327\ <= \cor_asp|Mult5~mac_RESULTA_bus\(19);
\cor_asp|Mult5~328\ <= \cor_asp|Mult5~mac_RESULTA_bus\(20);
\cor_asp|Mult5~329\ <= \cor_asp|Mult5~mac_RESULTA_bus\(21);
\cor_asp|Mult5~330\ <= \cor_asp|Mult5~mac_RESULTA_bus\(22);
\cor_asp|Mult5~331\ <= \cor_asp|Mult5~mac_RESULTA_bus\(23);
\cor_asp|Mult5~332\ <= \cor_asp|Mult5~mac_RESULTA_bus\(24);
\cor_asp|Mult5~333\ <= \cor_asp|Mult5~mac_RESULTA_bus\(25);
\cor_asp|Mult5~334\ <= \cor_asp|Mult5~mac_RESULTA_bus\(26);
\cor_asp|Mult5~335\ <= \cor_asp|Mult5~mac_RESULTA_bus\(27);
\cor_asp|Mult5~336\ <= \cor_asp|Mult5~mac_RESULTA_bus\(28);
\cor_asp|Mult5~337\ <= \cor_asp|Mult5~mac_RESULTA_bus\(29);
\cor_asp|Mult5~338\ <= \cor_asp|Mult5~mac_RESULTA_bus\(30);
\cor_asp|Mult5~339\ <= \cor_asp|Mult5~mac_RESULTA_bus\(31);
\cor_asp|Mult5~8\ <= \cor_asp|Mult5~mac_RESULTA_bus\(32);
\cor_asp|Mult5~9\ <= \cor_asp|Mult5~mac_RESULTA_bus\(33);
\cor_asp|Mult5~10\ <= \cor_asp|Mult5~mac_RESULTA_bus\(34);
\cor_asp|Mult5~11\ <= \cor_asp|Mult5~mac_RESULTA_bus\(35);
\cor_asp|Mult5~12\ <= \cor_asp|Mult5~mac_RESULTA_bus\(36);
\cor_asp|Mult5~13\ <= \cor_asp|Mult5~mac_RESULTA_bus\(37);
\cor_asp|Mult5~14\ <= \cor_asp|Mult5~mac_RESULTA_bus\(38);
\cor_asp|Mult5~15\ <= \cor_asp|Mult5~mac_RESULTA_bus\(39);
\cor_asp|Mult5~16\ <= \cor_asp|Mult5~mac_RESULTA_bus\(40);
\cor_asp|Mult5~17\ <= \cor_asp|Mult5~mac_RESULTA_bus\(41);
\cor_asp|Mult5~18\ <= \cor_asp|Mult5~mac_RESULTA_bus\(42);
\cor_asp|Mult5~19\ <= \cor_asp|Mult5~mac_RESULTA_bus\(43);
\cor_asp|Mult5~20\ <= \cor_asp|Mult5~mac_RESULTA_bus\(44);
\cor_asp|Mult5~21\ <= \cor_asp|Mult5~mac_RESULTA_bus\(45);
\cor_asp|Mult5~22\ <= \cor_asp|Mult5~mac_RESULTA_bus\(46);
\cor_asp|Mult5~23\ <= \cor_asp|Mult5~mac_RESULTA_bus\(47);
\cor_asp|Mult5~24\ <= \cor_asp|Mult5~mac_RESULTA_bus\(48);
\cor_asp|Mult5~25\ <= \cor_asp|Mult5~mac_RESULTA_bus\(49);
\cor_asp|Mult5~26\ <= \cor_asp|Mult5~mac_RESULTA_bus\(50);
\cor_asp|Mult5~27\ <= \cor_asp|Mult5~mac_RESULTA_bus\(51);
\cor_asp|Mult5~28\ <= \cor_asp|Mult5~mac_RESULTA_bus\(52);
\cor_asp|Mult5~29\ <= \cor_asp|Mult5~mac_RESULTA_bus\(53);
\cor_asp|Mult5~30\ <= \cor_asp|Mult5~mac_RESULTA_bus\(54);
\cor_asp|Mult5~31\ <= \cor_asp|Mult5~mac_RESULTA_bus\(55);
\cor_asp|Mult5~32\ <= \cor_asp|Mult5~mac_RESULTA_bus\(56);
\cor_asp|Mult5~33\ <= \cor_asp|Mult5~mac_RESULTA_bus\(57);
\cor_asp|Mult5~34\ <= \cor_asp|Mult5~mac_RESULTA_bus\(58);
\cor_asp|Mult5~35\ <= \cor_asp|Mult5~mac_RESULTA_bus\(59);
\cor_asp|Mult5~36\ <= \cor_asp|Mult5~mac_RESULTA_bus\(60);
\cor_asp|Mult5~37\ <= \cor_asp|Mult5~mac_RESULTA_bus\(61);
\cor_asp|Mult5~38\ <= \cor_asp|Mult5~mac_RESULTA_bus\(62);
\cor_asp|Mult5~39\ <= \cor_asp|Mult5~mac_RESULTA_bus\(63);

\cor_asp|Mult4~mac_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Mult4~mac_CLK_bus\ <= (gnd & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Mult4~mac_ENA_bus\ <= (vcc & \cor_asp|avgBuffer[5][0]~10_combout\ & \cor_asp|avgBuffer[14][0]~11_combout\);

\cor_asp|Mult4~mac_AX_bus\ <= (\cor_asp|avgBuffer[5][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][14]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[5][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][9]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[5][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][4]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[5][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[5][0]~SCLR_LUT_combout\);

\cor_asp|Mult4~mac_AY_bus\ <= (\cor_asp|avgBuffer[14][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[14][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[14][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[14][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[14][0]~SCLR_LUT_combout\);

\cor_asp|Mult4~mac_BX_bus\ <= (\cor_asp|Mult3~339\ & \cor_asp|Mult3~339\ & \cor_asp|Mult3~339\ & \cor_asp|Mult3~339\ & \cor_asp|Mult3~339\ & \cor_asp|Mult3~338\ & \cor_asp|Mult3~337\ & \cor_asp|Mult3~336\ & \cor_asp|Mult3~335\ & \cor_asp|Mult3~334\ & 
\cor_asp|Mult3~333\ & \cor_asp|Mult3~332\ & \cor_asp|Mult3~331\ & \cor_asp|Mult3~330\ & \cor_asp|Mult3~329\ & \cor_asp|Mult3~328\ & \cor_asp|Mult3~327\ & \cor_asp|Mult3~326\);

\cor_asp|Mult4~mac_BY_bus\ <= (\cor_asp|Mult3~325\ & \cor_asp|Mult3~324\ & \cor_asp|Mult3~323\ & \cor_asp|Mult3~322\ & \cor_asp|Mult3~321\ & \cor_asp|Mult3~320\ & \cor_asp|Mult3~319\ & \cor_asp|Mult3~318\ & \cor_asp|Mult3~317\ & \cor_asp|Mult3~316\ & 
\cor_asp|Mult3~315\ & \cor_asp|Mult3~314\ & \cor_asp|Mult3~313\ & \cor_asp|Mult3~312\ & \cor_asp|Mult3~311\ & \cor_asp|Mult3~310\ & \cor_asp|Mult3~309\ & \cor_asp|Mult3~mac_resulta\);

\cor_asp|Mult4~mac_resulta\ <= \cor_asp|Mult4~mac_RESULTA_bus\(0);
\cor_asp|Mult4~309\ <= \cor_asp|Mult4~mac_RESULTA_bus\(1);
\cor_asp|Mult4~310\ <= \cor_asp|Mult4~mac_RESULTA_bus\(2);
\cor_asp|Mult4~311\ <= \cor_asp|Mult4~mac_RESULTA_bus\(3);
\cor_asp|Mult4~312\ <= \cor_asp|Mult4~mac_RESULTA_bus\(4);
\cor_asp|Mult4~313\ <= \cor_asp|Mult4~mac_RESULTA_bus\(5);
\cor_asp|Mult4~314\ <= \cor_asp|Mult4~mac_RESULTA_bus\(6);
\cor_asp|Mult4~315\ <= \cor_asp|Mult4~mac_RESULTA_bus\(7);
\cor_asp|Mult4~316\ <= \cor_asp|Mult4~mac_RESULTA_bus\(8);
\cor_asp|Mult4~317\ <= \cor_asp|Mult4~mac_RESULTA_bus\(9);
\cor_asp|Mult4~318\ <= \cor_asp|Mult4~mac_RESULTA_bus\(10);
\cor_asp|Mult4~319\ <= \cor_asp|Mult4~mac_RESULTA_bus\(11);
\cor_asp|Mult4~320\ <= \cor_asp|Mult4~mac_RESULTA_bus\(12);
\cor_asp|Mult4~321\ <= \cor_asp|Mult4~mac_RESULTA_bus\(13);
\cor_asp|Mult4~322\ <= \cor_asp|Mult4~mac_RESULTA_bus\(14);
\cor_asp|Mult4~323\ <= \cor_asp|Mult4~mac_RESULTA_bus\(15);
\cor_asp|Mult4~324\ <= \cor_asp|Mult4~mac_RESULTA_bus\(16);
\cor_asp|Mult4~325\ <= \cor_asp|Mult4~mac_RESULTA_bus\(17);
\cor_asp|Mult4~326\ <= \cor_asp|Mult4~mac_RESULTA_bus\(18);
\cor_asp|Mult4~327\ <= \cor_asp|Mult4~mac_RESULTA_bus\(19);
\cor_asp|Mult4~328\ <= \cor_asp|Mult4~mac_RESULTA_bus\(20);
\cor_asp|Mult4~329\ <= \cor_asp|Mult4~mac_RESULTA_bus\(21);
\cor_asp|Mult4~330\ <= \cor_asp|Mult4~mac_RESULTA_bus\(22);
\cor_asp|Mult4~331\ <= \cor_asp|Mult4~mac_RESULTA_bus\(23);
\cor_asp|Mult4~332\ <= \cor_asp|Mult4~mac_RESULTA_bus\(24);
\cor_asp|Mult4~333\ <= \cor_asp|Mult4~mac_RESULTA_bus\(25);
\cor_asp|Mult4~334\ <= \cor_asp|Mult4~mac_RESULTA_bus\(26);
\cor_asp|Mult4~335\ <= \cor_asp|Mult4~mac_RESULTA_bus\(27);
\cor_asp|Mult4~336\ <= \cor_asp|Mult4~mac_RESULTA_bus\(28);
\cor_asp|Mult4~337\ <= \cor_asp|Mult4~mac_RESULTA_bus\(29);
\cor_asp|Mult4~338\ <= \cor_asp|Mult4~mac_RESULTA_bus\(30);
\cor_asp|Mult4~339\ <= \cor_asp|Mult4~mac_RESULTA_bus\(31);
\cor_asp|Mult4~8\ <= \cor_asp|Mult4~mac_RESULTA_bus\(32);
\cor_asp|Mult4~9\ <= \cor_asp|Mult4~mac_RESULTA_bus\(33);
\cor_asp|Mult4~10\ <= \cor_asp|Mult4~mac_RESULTA_bus\(34);
\cor_asp|Mult4~11\ <= \cor_asp|Mult4~mac_RESULTA_bus\(35);
\cor_asp|Mult4~12\ <= \cor_asp|Mult4~mac_RESULTA_bus\(36);
\cor_asp|Mult4~13\ <= \cor_asp|Mult4~mac_RESULTA_bus\(37);
\cor_asp|Mult4~14\ <= \cor_asp|Mult4~mac_RESULTA_bus\(38);
\cor_asp|Mult4~15\ <= \cor_asp|Mult4~mac_RESULTA_bus\(39);
\cor_asp|Mult4~16\ <= \cor_asp|Mult4~mac_RESULTA_bus\(40);
\cor_asp|Mult4~17\ <= \cor_asp|Mult4~mac_RESULTA_bus\(41);
\cor_asp|Mult4~18\ <= \cor_asp|Mult4~mac_RESULTA_bus\(42);
\cor_asp|Mult4~19\ <= \cor_asp|Mult4~mac_RESULTA_bus\(43);
\cor_asp|Mult4~20\ <= \cor_asp|Mult4~mac_RESULTA_bus\(44);
\cor_asp|Mult4~21\ <= \cor_asp|Mult4~mac_RESULTA_bus\(45);
\cor_asp|Mult4~22\ <= \cor_asp|Mult4~mac_RESULTA_bus\(46);
\cor_asp|Mult4~23\ <= \cor_asp|Mult4~mac_RESULTA_bus\(47);
\cor_asp|Mult4~24\ <= \cor_asp|Mult4~mac_RESULTA_bus\(48);
\cor_asp|Mult4~25\ <= \cor_asp|Mult4~mac_RESULTA_bus\(49);
\cor_asp|Mult4~26\ <= \cor_asp|Mult4~mac_RESULTA_bus\(50);
\cor_asp|Mult4~27\ <= \cor_asp|Mult4~mac_RESULTA_bus\(51);
\cor_asp|Mult4~28\ <= \cor_asp|Mult4~mac_RESULTA_bus\(52);
\cor_asp|Mult4~29\ <= \cor_asp|Mult4~mac_RESULTA_bus\(53);
\cor_asp|Mult4~30\ <= \cor_asp|Mult4~mac_RESULTA_bus\(54);
\cor_asp|Mult4~31\ <= \cor_asp|Mult4~mac_RESULTA_bus\(55);
\cor_asp|Mult4~32\ <= \cor_asp|Mult4~mac_RESULTA_bus\(56);
\cor_asp|Mult4~33\ <= \cor_asp|Mult4~mac_RESULTA_bus\(57);
\cor_asp|Mult4~34\ <= \cor_asp|Mult4~mac_RESULTA_bus\(58);
\cor_asp|Mult4~35\ <= \cor_asp|Mult4~mac_RESULTA_bus\(59);
\cor_asp|Mult4~36\ <= \cor_asp|Mult4~mac_RESULTA_bus\(60);
\cor_asp|Mult4~37\ <= \cor_asp|Mult4~mac_RESULTA_bus\(61);
\cor_asp|Mult4~38\ <= \cor_asp|Mult4~mac_RESULTA_bus\(62);
\cor_asp|Mult4~39\ <= \cor_asp|Mult4~mac_RESULTA_bus\(63);

\cor_asp|Mult3~mac_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Mult3~mac_CLK_bus\ <= (gnd & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Mult3~mac_ENA_bus\ <= (vcc & \cor_asp|avgBuffer[6][0]~12_combout\ & \cor_asp|avgBuffer[13][0]~13_combout\);

\cor_asp|Mult3~mac_AX_bus\ <= (\cor_asp|avgBuffer[6][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][14]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[6][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][9]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[6][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][4]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[6][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[6][0]~SCLR_LUT_combout\);

\cor_asp|Mult3~mac_AY_bus\ <= (\cor_asp|avgBuffer[13][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[13][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[13][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[13][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[13][0]~SCLR_LUT_combout\);

\cor_asp|Mult3~mac_BX_bus\ <= (\cor_asp|Mult2~339\ & \cor_asp|Mult2~339\ & \cor_asp|Mult2~339\ & \cor_asp|Mult2~339\ & \cor_asp|Mult2~339\ & \cor_asp|Mult2~338\ & \cor_asp|Mult2~337\ & \cor_asp|Mult2~336\ & \cor_asp|Mult2~335\ & \cor_asp|Mult2~334\ & 
\cor_asp|Mult2~333\ & \cor_asp|Mult2~332\ & \cor_asp|Mult2~331\ & \cor_asp|Mult2~330\ & \cor_asp|Mult2~329\ & \cor_asp|Mult2~328\ & \cor_asp|Mult2~327\ & \cor_asp|Mult2~326\);

\cor_asp|Mult3~mac_BY_bus\ <= (\cor_asp|Mult2~325\ & \cor_asp|Mult2~324\ & \cor_asp|Mult2~323\ & \cor_asp|Mult2~322\ & \cor_asp|Mult2~321\ & \cor_asp|Mult2~320\ & \cor_asp|Mult2~319\ & \cor_asp|Mult2~318\ & \cor_asp|Mult2~317\ & \cor_asp|Mult2~316\ & 
\cor_asp|Mult2~315\ & \cor_asp|Mult2~314\ & \cor_asp|Mult2~313\ & \cor_asp|Mult2~312\ & \cor_asp|Mult2~311\ & \cor_asp|Mult2~310\ & \cor_asp|Mult2~309\ & \cor_asp|Mult2~mac_resulta\);

\cor_asp|Mult3~mac_resulta\ <= \cor_asp|Mult3~mac_RESULTA_bus\(0);
\cor_asp|Mult3~309\ <= \cor_asp|Mult3~mac_RESULTA_bus\(1);
\cor_asp|Mult3~310\ <= \cor_asp|Mult3~mac_RESULTA_bus\(2);
\cor_asp|Mult3~311\ <= \cor_asp|Mult3~mac_RESULTA_bus\(3);
\cor_asp|Mult3~312\ <= \cor_asp|Mult3~mac_RESULTA_bus\(4);
\cor_asp|Mult3~313\ <= \cor_asp|Mult3~mac_RESULTA_bus\(5);
\cor_asp|Mult3~314\ <= \cor_asp|Mult3~mac_RESULTA_bus\(6);
\cor_asp|Mult3~315\ <= \cor_asp|Mult3~mac_RESULTA_bus\(7);
\cor_asp|Mult3~316\ <= \cor_asp|Mult3~mac_RESULTA_bus\(8);
\cor_asp|Mult3~317\ <= \cor_asp|Mult3~mac_RESULTA_bus\(9);
\cor_asp|Mult3~318\ <= \cor_asp|Mult3~mac_RESULTA_bus\(10);
\cor_asp|Mult3~319\ <= \cor_asp|Mult3~mac_RESULTA_bus\(11);
\cor_asp|Mult3~320\ <= \cor_asp|Mult3~mac_RESULTA_bus\(12);
\cor_asp|Mult3~321\ <= \cor_asp|Mult3~mac_RESULTA_bus\(13);
\cor_asp|Mult3~322\ <= \cor_asp|Mult3~mac_RESULTA_bus\(14);
\cor_asp|Mult3~323\ <= \cor_asp|Mult3~mac_RESULTA_bus\(15);
\cor_asp|Mult3~324\ <= \cor_asp|Mult3~mac_RESULTA_bus\(16);
\cor_asp|Mult3~325\ <= \cor_asp|Mult3~mac_RESULTA_bus\(17);
\cor_asp|Mult3~326\ <= \cor_asp|Mult3~mac_RESULTA_bus\(18);
\cor_asp|Mult3~327\ <= \cor_asp|Mult3~mac_RESULTA_bus\(19);
\cor_asp|Mult3~328\ <= \cor_asp|Mult3~mac_RESULTA_bus\(20);
\cor_asp|Mult3~329\ <= \cor_asp|Mult3~mac_RESULTA_bus\(21);
\cor_asp|Mult3~330\ <= \cor_asp|Mult3~mac_RESULTA_bus\(22);
\cor_asp|Mult3~331\ <= \cor_asp|Mult3~mac_RESULTA_bus\(23);
\cor_asp|Mult3~332\ <= \cor_asp|Mult3~mac_RESULTA_bus\(24);
\cor_asp|Mult3~333\ <= \cor_asp|Mult3~mac_RESULTA_bus\(25);
\cor_asp|Mult3~334\ <= \cor_asp|Mult3~mac_RESULTA_bus\(26);
\cor_asp|Mult3~335\ <= \cor_asp|Mult3~mac_RESULTA_bus\(27);
\cor_asp|Mult3~336\ <= \cor_asp|Mult3~mac_RESULTA_bus\(28);
\cor_asp|Mult3~337\ <= \cor_asp|Mult3~mac_RESULTA_bus\(29);
\cor_asp|Mult3~338\ <= \cor_asp|Mult3~mac_RESULTA_bus\(30);
\cor_asp|Mult3~339\ <= \cor_asp|Mult3~mac_RESULTA_bus\(31);
\cor_asp|Mult3~8\ <= \cor_asp|Mult3~mac_RESULTA_bus\(32);
\cor_asp|Mult3~9\ <= \cor_asp|Mult3~mac_RESULTA_bus\(33);
\cor_asp|Mult3~10\ <= \cor_asp|Mult3~mac_RESULTA_bus\(34);
\cor_asp|Mult3~11\ <= \cor_asp|Mult3~mac_RESULTA_bus\(35);
\cor_asp|Mult3~12\ <= \cor_asp|Mult3~mac_RESULTA_bus\(36);
\cor_asp|Mult3~13\ <= \cor_asp|Mult3~mac_RESULTA_bus\(37);
\cor_asp|Mult3~14\ <= \cor_asp|Mult3~mac_RESULTA_bus\(38);
\cor_asp|Mult3~15\ <= \cor_asp|Mult3~mac_RESULTA_bus\(39);
\cor_asp|Mult3~16\ <= \cor_asp|Mult3~mac_RESULTA_bus\(40);
\cor_asp|Mult3~17\ <= \cor_asp|Mult3~mac_RESULTA_bus\(41);
\cor_asp|Mult3~18\ <= \cor_asp|Mult3~mac_RESULTA_bus\(42);
\cor_asp|Mult3~19\ <= \cor_asp|Mult3~mac_RESULTA_bus\(43);
\cor_asp|Mult3~20\ <= \cor_asp|Mult3~mac_RESULTA_bus\(44);
\cor_asp|Mult3~21\ <= \cor_asp|Mult3~mac_RESULTA_bus\(45);
\cor_asp|Mult3~22\ <= \cor_asp|Mult3~mac_RESULTA_bus\(46);
\cor_asp|Mult3~23\ <= \cor_asp|Mult3~mac_RESULTA_bus\(47);
\cor_asp|Mult3~24\ <= \cor_asp|Mult3~mac_RESULTA_bus\(48);
\cor_asp|Mult3~25\ <= \cor_asp|Mult3~mac_RESULTA_bus\(49);
\cor_asp|Mult3~26\ <= \cor_asp|Mult3~mac_RESULTA_bus\(50);
\cor_asp|Mult3~27\ <= \cor_asp|Mult3~mac_RESULTA_bus\(51);
\cor_asp|Mult3~28\ <= \cor_asp|Mult3~mac_RESULTA_bus\(52);
\cor_asp|Mult3~29\ <= \cor_asp|Mult3~mac_RESULTA_bus\(53);
\cor_asp|Mult3~30\ <= \cor_asp|Mult3~mac_RESULTA_bus\(54);
\cor_asp|Mult3~31\ <= \cor_asp|Mult3~mac_RESULTA_bus\(55);
\cor_asp|Mult3~32\ <= \cor_asp|Mult3~mac_RESULTA_bus\(56);
\cor_asp|Mult3~33\ <= \cor_asp|Mult3~mac_RESULTA_bus\(57);
\cor_asp|Mult3~34\ <= \cor_asp|Mult3~mac_RESULTA_bus\(58);
\cor_asp|Mult3~35\ <= \cor_asp|Mult3~mac_RESULTA_bus\(59);
\cor_asp|Mult3~36\ <= \cor_asp|Mult3~mac_RESULTA_bus\(60);
\cor_asp|Mult3~37\ <= \cor_asp|Mult3~mac_RESULTA_bus\(61);
\cor_asp|Mult3~38\ <= \cor_asp|Mult3~mac_RESULTA_bus\(62);
\cor_asp|Mult3~39\ <= \cor_asp|Mult3~mac_RESULTA_bus\(63);

\cor_asp|Mult2~mac_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Mult2~mac_CLK_bus\ <= (gnd & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Mult2~mac_ENA_bus\ <= (vcc & \cor_asp|avgBuffer[7][0]~14_combout\ & \cor_asp|avgBuffer[12][0]~15_combout\);

\cor_asp|Mult2~mac_AX_bus\ <= (\cor_asp|avgBuffer[7][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][14]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[7][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][9]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[7][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][4]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[7][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[7][0]~SCLR_LUT_combout\);

\cor_asp|Mult2~mac_AY_bus\ <= (\cor_asp|avgBuffer[12][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[12][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[12][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[12][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[12][0]~SCLR_LUT_combout\);

\cor_asp|Mult2~mac_BX_bus\ <= (\cor_asp|Add1~39\ & \cor_asp|Add1~39\ & \cor_asp|Add1~39\ & \cor_asp|Add1~39\ & \cor_asp|Add1~39\ & \cor_asp|Add1~38\ & \cor_asp|Add1~37\ & \cor_asp|Add1~36\ & \cor_asp|Add1~35\ & \cor_asp|Add1~34\ & \cor_asp|Add1~33\ & 
\cor_asp|Add1~32\ & \cor_asp|Add1~31\ & \cor_asp|Add1~30\ & \cor_asp|Add1~29\ & \cor_asp|Add1~28\ & \cor_asp|Add1~27\ & \cor_asp|Add1~26\);

\cor_asp|Mult2~mac_BY_bus\ <= (\cor_asp|Add1~25\ & \cor_asp|Add1~24\ & \cor_asp|Add1~23\ & \cor_asp|Add1~22\ & \cor_asp|Add1~21\ & \cor_asp|Add1~20\ & \cor_asp|Add1~19\ & \cor_asp|Add1~18\ & \cor_asp|Add1~17\ & \cor_asp|Add1~16\ & \cor_asp|Add1~15\ & 
\cor_asp|Add1~14\ & \cor_asp|Add1~13\ & \cor_asp|Add1~12\ & \cor_asp|Add1~11\ & \cor_asp|Add1~10\ & \cor_asp|Add1~9\ & \cor_asp|Add1~8_resulta\);

\cor_asp|Mult2~mac_resulta\ <= \cor_asp|Mult2~mac_RESULTA_bus\(0);
\cor_asp|Mult2~309\ <= \cor_asp|Mult2~mac_RESULTA_bus\(1);
\cor_asp|Mult2~310\ <= \cor_asp|Mult2~mac_RESULTA_bus\(2);
\cor_asp|Mult2~311\ <= \cor_asp|Mult2~mac_RESULTA_bus\(3);
\cor_asp|Mult2~312\ <= \cor_asp|Mult2~mac_RESULTA_bus\(4);
\cor_asp|Mult2~313\ <= \cor_asp|Mult2~mac_RESULTA_bus\(5);
\cor_asp|Mult2~314\ <= \cor_asp|Mult2~mac_RESULTA_bus\(6);
\cor_asp|Mult2~315\ <= \cor_asp|Mult2~mac_RESULTA_bus\(7);
\cor_asp|Mult2~316\ <= \cor_asp|Mult2~mac_RESULTA_bus\(8);
\cor_asp|Mult2~317\ <= \cor_asp|Mult2~mac_RESULTA_bus\(9);
\cor_asp|Mult2~318\ <= \cor_asp|Mult2~mac_RESULTA_bus\(10);
\cor_asp|Mult2~319\ <= \cor_asp|Mult2~mac_RESULTA_bus\(11);
\cor_asp|Mult2~320\ <= \cor_asp|Mult2~mac_RESULTA_bus\(12);
\cor_asp|Mult2~321\ <= \cor_asp|Mult2~mac_RESULTA_bus\(13);
\cor_asp|Mult2~322\ <= \cor_asp|Mult2~mac_RESULTA_bus\(14);
\cor_asp|Mult2~323\ <= \cor_asp|Mult2~mac_RESULTA_bus\(15);
\cor_asp|Mult2~324\ <= \cor_asp|Mult2~mac_RESULTA_bus\(16);
\cor_asp|Mult2~325\ <= \cor_asp|Mult2~mac_RESULTA_bus\(17);
\cor_asp|Mult2~326\ <= \cor_asp|Mult2~mac_RESULTA_bus\(18);
\cor_asp|Mult2~327\ <= \cor_asp|Mult2~mac_RESULTA_bus\(19);
\cor_asp|Mult2~328\ <= \cor_asp|Mult2~mac_RESULTA_bus\(20);
\cor_asp|Mult2~329\ <= \cor_asp|Mult2~mac_RESULTA_bus\(21);
\cor_asp|Mult2~330\ <= \cor_asp|Mult2~mac_RESULTA_bus\(22);
\cor_asp|Mult2~331\ <= \cor_asp|Mult2~mac_RESULTA_bus\(23);
\cor_asp|Mult2~332\ <= \cor_asp|Mult2~mac_RESULTA_bus\(24);
\cor_asp|Mult2~333\ <= \cor_asp|Mult2~mac_RESULTA_bus\(25);
\cor_asp|Mult2~334\ <= \cor_asp|Mult2~mac_RESULTA_bus\(26);
\cor_asp|Mult2~335\ <= \cor_asp|Mult2~mac_RESULTA_bus\(27);
\cor_asp|Mult2~336\ <= \cor_asp|Mult2~mac_RESULTA_bus\(28);
\cor_asp|Mult2~337\ <= \cor_asp|Mult2~mac_RESULTA_bus\(29);
\cor_asp|Mult2~338\ <= \cor_asp|Mult2~mac_RESULTA_bus\(30);
\cor_asp|Mult2~339\ <= \cor_asp|Mult2~mac_RESULTA_bus\(31);
\cor_asp|Mult2~8\ <= \cor_asp|Mult2~mac_RESULTA_bus\(32);
\cor_asp|Mult2~9\ <= \cor_asp|Mult2~mac_RESULTA_bus\(33);
\cor_asp|Mult2~10\ <= \cor_asp|Mult2~mac_RESULTA_bus\(34);
\cor_asp|Mult2~11\ <= \cor_asp|Mult2~mac_RESULTA_bus\(35);
\cor_asp|Mult2~12\ <= \cor_asp|Mult2~mac_RESULTA_bus\(36);
\cor_asp|Mult2~13\ <= \cor_asp|Mult2~mac_RESULTA_bus\(37);
\cor_asp|Mult2~14\ <= \cor_asp|Mult2~mac_RESULTA_bus\(38);
\cor_asp|Mult2~15\ <= \cor_asp|Mult2~mac_RESULTA_bus\(39);
\cor_asp|Mult2~16\ <= \cor_asp|Mult2~mac_RESULTA_bus\(40);
\cor_asp|Mult2~17\ <= \cor_asp|Mult2~mac_RESULTA_bus\(41);
\cor_asp|Mult2~18\ <= \cor_asp|Mult2~mac_RESULTA_bus\(42);
\cor_asp|Mult2~19\ <= \cor_asp|Mult2~mac_RESULTA_bus\(43);
\cor_asp|Mult2~20\ <= \cor_asp|Mult2~mac_RESULTA_bus\(44);
\cor_asp|Mult2~21\ <= \cor_asp|Mult2~mac_RESULTA_bus\(45);
\cor_asp|Mult2~22\ <= \cor_asp|Mult2~mac_RESULTA_bus\(46);
\cor_asp|Mult2~23\ <= \cor_asp|Mult2~mac_RESULTA_bus\(47);
\cor_asp|Mult2~24\ <= \cor_asp|Mult2~mac_RESULTA_bus\(48);
\cor_asp|Mult2~25\ <= \cor_asp|Mult2~mac_RESULTA_bus\(49);
\cor_asp|Mult2~26\ <= \cor_asp|Mult2~mac_RESULTA_bus\(50);
\cor_asp|Mult2~27\ <= \cor_asp|Mult2~mac_RESULTA_bus\(51);
\cor_asp|Mult2~28\ <= \cor_asp|Mult2~mac_RESULTA_bus\(52);
\cor_asp|Mult2~29\ <= \cor_asp|Mult2~mac_RESULTA_bus\(53);
\cor_asp|Mult2~30\ <= \cor_asp|Mult2~mac_RESULTA_bus\(54);
\cor_asp|Mult2~31\ <= \cor_asp|Mult2~mac_RESULTA_bus\(55);
\cor_asp|Mult2~32\ <= \cor_asp|Mult2~mac_RESULTA_bus\(56);
\cor_asp|Mult2~33\ <= \cor_asp|Mult2~mac_RESULTA_bus\(57);
\cor_asp|Mult2~34\ <= \cor_asp|Mult2~mac_RESULTA_bus\(58);
\cor_asp|Mult2~35\ <= \cor_asp|Mult2~mac_RESULTA_bus\(59);
\cor_asp|Mult2~36\ <= \cor_asp|Mult2~mac_RESULTA_bus\(60);
\cor_asp|Mult2~37\ <= \cor_asp|Mult2~mac_RESULTA_bus\(61);
\cor_asp|Mult2~38\ <= \cor_asp|Mult2~mac_RESULTA_bus\(62);
\cor_asp|Mult2~39\ <= \cor_asp|Mult2~mac_RESULTA_bus\(63);

\cor_asp|Add1~8_ACLR_bus\ <= (gnd & gnd);

\cor_asp|Add1~8_CLK_bus\ <= (\clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\ & \clock~inputCLKENA0_outclk\);

\cor_asp|Add1~8_ENA_bus\ <= (\cor_asp|avgBuffer[8][0]~16_combout\ & \cor_asp|avgBuffer[10][0]~19_combout\ & \cor_asp|avgBuffer[11][0]~17_combout\);

\cor_asp|Add1~8_AX_bus\ <= (\cor_asp|avgBuffer[8][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][13]~SCLR_LUT_combout\
& \cor_asp|avgBuffer[8][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][10]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][8]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[8][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][5]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][3]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[8][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[8][0]~SCLR_LUT_combout\);

\cor_asp|Add1~8_AY_bus\ <= (\cor_asp|avgBuffer[11][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[11][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[11][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[11][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[11][0]~SCLR_LUT_combout\);

\cor_asp|Add1~8_BX_bus\ <= (\cor_asp|avgBuffer[9][15]~q\ & \cor_asp|avgBuffer[9][15]~q\ & \cor_asp|avgBuffer[9][15]~q\ & \cor_asp|avgBuffer[9][14]~q\ & \cor_asp|avgBuffer[9][13]~q\ & \cor_asp|avgBuffer[9][12]~q\ & \cor_asp|avgBuffer[9][11]~q\ & 
\cor_asp|avgBuffer[9][10]~q\ & \cor_asp|avgBuffer[9][9]~q\ & \cor_asp|avgBuffer[9][8]~q\ & \cor_asp|avgBuffer[9][7]~q\ & \cor_asp|avgBuffer[9][6]~q\ & \cor_asp|avgBuffer[9][5]~q\ & \cor_asp|avgBuffer[9][4]~q\ & \cor_asp|avgBuffer[9][3]~q\ & 
\cor_asp|avgBuffer[9][2]~q\ & \cor_asp|avgBuffer[9][1]~q\ & \cor_asp|avgBuffer[9][0]~q\);

\cor_asp|Add1~8_BY_bus\ <= (\cor_asp|avgBuffer[10][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][15]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][15]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[10][14]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][13]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][12]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][11]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][10]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[10][9]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][8]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][7]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][6]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][5]~SCLR_LUT_combout\ & 
\cor_asp|avgBuffer[10][4]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][3]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][2]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][1]~SCLR_LUT_combout\ & \cor_asp|avgBuffer[10][0]~SCLR_LUT_combout\);

\cor_asp|Add1~8_resulta\ <= \cor_asp|Add1~8_RESULTA_bus\(0);
\cor_asp|Add1~9\ <= \cor_asp|Add1~8_RESULTA_bus\(1);
\cor_asp|Add1~10\ <= \cor_asp|Add1~8_RESULTA_bus\(2);
\cor_asp|Add1~11\ <= \cor_asp|Add1~8_RESULTA_bus\(3);
\cor_asp|Add1~12\ <= \cor_asp|Add1~8_RESULTA_bus\(4);
\cor_asp|Add1~13\ <= \cor_asp|Add1~8_RESULTA_bus\(5);
\cor_asp|Add1~14\ <= \cor_asp|Add1~8_RESULTA_bus\(6);
\cor_asp|Add1~15\ <= \cor_asp|Add1~8_RESULTA_bus\(7);
\cor_asp|Add1~16\ <= \cor_asp|Add1~8_RESULTA_bus\(8);
\cor_asp|Add1~17\ <= \cor_asp|Add1~8_RESULTA_bus\(9);
\cor_asp|Add1~18\ <= \cor_asp|Add1~8_RESULTA_bus\(10);
\cor_asp|Add1~19\ <= \cor_asp|Add1~8_RESULTA_bus\(11);
\cor_asp|Add1~20\ <= \cor_asp|Add1~8_RESULTA_bus\(12);
\cor_asp|Add1~21\ <= \cor_asp|Add1~8_RESULTA_bus\(13);
\cor_asp|Add1~22\ <= \cor_asp|Add1~8_RESULTA_bus\(14);
\cor_asp|Add1~23\ <= \cor_asp|Add1~8_RESULTA_bus\(15);
\cor_asp|Add1~24\ <= \cor_asp|Add1~8_RESULTA_bus\(16);
\cor_asp|Add1~25\ <= \cor_asp|Add1~8_RESULTA_bus\(17);
\cor_asp|Add1~26\ <= \cor_asp|Add1~8_RESULTA_bus\(18);
\cor_asp|Add1~27\ <= \cor_asp|Add1~8_RESULTA_bus\(19);
\cor_asp|Add1~28\ <= \cor_asp|Add1~8_RESULTA_bus\(20);
\cor_asp|Add1~29\ <= \cor_asp|Add1~8_RESULTA_bus\(21);
\cor_asp|Add1~30\ <= \cor_asp|Add1~8_RESULTA_bus\(22);
\cor_asp|Add1~31\ <= \cor_asp|Add1~8_RESULTA_bus\(23);
\cor_asp|Add1~32\ <= \cor_asp|Add1~8_RESULTA_bus\(24);
\cor_asp|Add1~33\ <= \cor_asp|Add1~8_RESULTA_bus\(25);
\cor_asp|Add1~34\ <= \cor_asp|Add1~8_RESULTA_bus\(26);
\cor_asp|Add1~35\ <= \cor_asp|Add1~8_RESULTA_bus\(27);
\cor_asp|Add1~36\ <= \cor_asp|Add1~8_RESULTA_bus\(28);
\cor_asp|Add1~37\ <= \cor_asp|Add1~8_RESULTA_bus\(29);
\cor_asp|Add1~38\ <= \cor_asp|Add1~8_RESULTA_bus\(30);
\cor_asp|Add1~39\ <= \cor_asp|Add1~8_RESULTA_bus\(31);
\cor_asp|Add1~40\ <= \cor_asp|Add1~8_RESULTA_bus\(32);
\cor_asp|Add1~41\ <= \cor_asp|Add1~8_RESULTA_bus\(33);
\cor_asp|Add1~42\ <= \cor_asp|Add1~8_RESULTA_bus\(34);
\cor_asp|Add1~43\ <= \cor_asp|Add1~8_RESULTA_bus\(35);
\cor_asp|Add1~44\ <= \cor_asp|Add1~8_RESULTA_bus\(36);
\cor_asp|Add1~45\ <= \cor_asp|Add1~8_RESULTA_bus\(37);
\cor_asp|Add1~46\ <= \cor_asp|Add1~8_RESULTA_bus\(38);
\cor_asp|Add1~47\ <= \cor_asp|Add1~8_RESULTA_bus\(39);
\cor_asp|Add1~48\ <= \cor_asp|Add1~8_RESULTA_bus\(40);
\cor_asp|Add1~49\ <= \cor_asp|Add1~8_RESULTA_bus\(41);
\cor_asp|Add1~50\ <= \cor_asp|Add1~8_RESULTA_bus\(42);
\cor_asp|Add1~51\ <= \cor_asp|Add1~8_RESULTA_bus\(43);
\cor_asp|Add1~52\ <= \cor_asp|Add1~8_RESULTA_bus\(44);
\cor_asp|Add1~53\ <= \cor_asp|Add1~8_RESULTA_bus\(45);
\cor_asp|Add1~54\ <= \cor_asp|Add1~8_RESULTA_bus\(46);
\cor_asp|Add1~55\ <= \cor_asp|Add1~8_RESULTA_bus\(47);
\cor_asp|Add1~56\ <= \cor_asp|Add1~8_RESULTA_bus\(48);
\cor_asp|Add1~57\ <= \cor_asp|Add1~8_RESULTA_bus\(49);
\cor_asp|Add1~58\ <= \cor_asp|Add1~8_RESULTA_bus\(50);
\cor_asp|Add1~59\ <= \cor_asp|Add1~8_RESULTA_bus\(51);
\cor_asp|Add1~60\ <= \cor_asp|Add1~8_RESULTA_bus\(52);
\cor_asp|Add1~61\ <= \cor_asp|Add1~8_RESULTA_bus\(53);
\cor_asp|Add1~62\ <= \cor_asp|Add1~8_RESULTA_bus\(54);
\cor_asp|Add1~63\ <= \cor_asp|Add1~8_RESULTA_bus\(55);
\cor_asp|Add1~64\ <= \cor_asp|Add1~8_RESULTA_bus\(56);
\cor_asp|Add1~65\ <= \cor_asp|Add1~8_RESULTA_bus\(57);
\cor_asp|Add1~66\ <= \cor_asp|Add1~8_RESULTA_bus\(58);
\cor_asp|Add1~67\ <= \cor_asp|Add1~8_RESULTA_bus\(59);
\cor_asp|Add1~68\ <= \cor_asp|Add1~8_RESULTA_bus\(60);
\cor_asp|Add1~69\ <= \cor_asp|Add1~8_RESULTA_bus\(61);
\cor_asp|Add1~70\ <= \cor_asp|Add1~8_RESULTA_bus\(62);
\cor_asp|Add1~71\ <= \cor_asp|Add1~8_RESULTA_bus\(63);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\cor_asp|ALT_INV_Decoder0~1_combout\ <= NOT \cor_asp|Decoder0~1_combout\;
\cor_asp|ALT_INV_flag~q\ <= NOT \cor_asp|flag~q\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~10_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~9_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~7_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~7_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~6_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~4_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~3_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~2_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[28]~2_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~1_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~1_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\;
\tdma_min|interfaces:5:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:5:interface|ack~combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~1_combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~0_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:1:interface|ack~combout\;
\tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:1:interface|Equal0~1_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:1:interface|Equal0~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:7:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:7:interface|ack~combout\;
\tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:7:interface|Equal0~1_combout\;
\tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:7:interface|Equal0~0_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:3:interface|ack~combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~1_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~0_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~0_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[28]~0_combout\;
\tdma_min|interfaces:4:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:4:interface|ack~combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~1_combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~0_combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:0:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:0:interface|ack~combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~1_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:6:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:6:interface|ack~combout\;
\tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:6:interface|Equal0~1_combout\;
\tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:6:interface|Equal0~0_combout\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:2:interface|ack~combout\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:2:interface|ack~1_combout\;
\tdma_min|slots|ALT_INV_count\(0) <= NOT \tdma_min|slots|count\(0);
\tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:2:interface|ack~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|slots|ALT_INV_count\(2) <= NOT \tdma_min|slots|count\(2);
\tdma_min|slots|ALT_INV_count\(1) <= NOT \tdma_min|slots|count\(1);
\cor_asp|ALT_INV_Equal0~0_combout\ <= NOT \cor_asp|Equal0~0_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:2:interface|recv.data\(31);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(30) <= NOT \tdma_min|interfaces:2:interface|recv.data\(30);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:2:interface|recv.data\(29);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:2:interface|recv.data\(28);
\cor_asp|ALT_INV_correlation[0]~4_combout\ <= NOT \cor_asp|correlation[0]~4_combout\;
\cor_asp|ALT_INV_correlation[0]~3_combout\ <= NOT \cor_asp|correlation[0]~3_combout\;
\cor_asp|ALT_INV_index\(9) <= NOT \cor_asp|index\(9);
\cor_asp|ALT_INV_index\(8) <= NOT \cor_asp|index\(8);
\cor_asp|ALT_INV_index\(7) <= NOT \cor_asp|index\(7);
\cor_asp|ALT_INV_index\(6) <= NOT \cor_asp|index\(6);
\cor_asp|ALT_INV_index\(5) <= NOT \cor_asp|index\(5);
\cor_asp|ALT_INV_correlation[0]~2_combout\ <= NOT \cor_asp|correlation[0]~2_combout\;
\cor_asp|ALT_INV_index\(16) <= NOT \cor_asp|index\(16);
\cor_asp|ALT_INV_index\(15) <= NOT \cor_asp|index\(15);
\cor_asp|ALT_INV_index\(14) <= NOT \cor_asp|index\(14);
\cor_asp|ALT_INV_index\(13) <= NOT \cor_asp|index\(13);
\cor_asp|ALT_INV_index\(12) <= NOT \cor_asp|index\(12);
\cor_asp|ALT_INV_index\(11) <= NOT \cor_asp|index\(11);
\cor_asp|ALT_INV_correlation[0]~1_combout\ <= NOT \cor_asp|correlation[0]~1_combout\;
\cor_asp|ALT_INV_index\(22) <= NOT \cor_asp|index\(22);
\cor_asp|ALT_INV_index\(21) <= NOT \cor_asp|index\(21);
\cor_asp|ALT_INV_index\(20) <= NOT \cor_asp|index\(20);
\cor_asp|ALT_INV_index\(19) <= NOT \cor_asp|index\(19);
\cor_asp|ALT_INV_index\(18) <= NOT \cor_asp|index\(18);
\cor_asp|ALT_INV_index\(17) <= NOT \cor_asp|index\(17);
\cor_asp|ALT_INV_correlation[0]~0_combout\ <= NOT \cor_asp|correlation[0]~0_combout\;
\cor_asp|ALT_INV_index\(28) <= NOT \cor_asp|index\(28);
\cor_asp|ALT_INV_index\(27) <= NOT \cor_asp|index\(27);
\cor_asp|ALT_INV_index\(26) <= NOT \cor_asp|index\(26);
\cor_asp|ALT_INV_index\(25) <= NOT \cor_asp|index\(25);
\cor_asp|ALT_INV_index\(24) <= NOT \cor_asp|index\(24);
\cor_asp|ALT_INV_index\(23) <= NOT \cor_asp|index\(23);
\cor_asp|ALT_INV_Decoder0~0_combout\ <= NOT \cor_asp|Decoder0~0_combout\;
\cor_asp|ALT_INV_index\(3) <= NOT \cor_asp|index\(3);
\cor_asp|ALT_INV_index\(2) <= NOT \cor_asp|index\(2);
\cor_asp|ALT_INV_index\(4) <= NOT \cor_asp|index\(4);
\cor_asp|ALT_INV_index\(0) <= NOT \cor_asp|index\(0);
\cor_asp|ALT_INV_index\(1) <= NOT \cor_asp|index\(1);
\cor_asp|ALT_INV_index\(10) <= NOT \cor_asp|index\(10);
\cor_asp|ALT_INV_index\(30) <= NOT \cor_asp|index\(30);
\cor_asp|ALT_INV_index\(29) <= NOT \cor_asp|index\(29);
\cor_asp|ALT_INV_index\(31) <= NOT \cor_asp|index\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\cor_asp|ALT_INV_Add0~21_sumout\ <= NOT \cor_asp|Add0~21_sumout\;
\cor_asp|ALT_INV_Add0~17_sumout\ <= NOT \cor_asp|Add0~17_sumout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\;
\tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\ <= NOT \tdma_min|slots|count[2]~DUPLICATE_q\;
\cor_asp|ALT_INV_index[7]~DUPLICATE_q\ <= NOT \cor_asp|index[7]~DUPLICATE_q\;
\cor_asp|ALT_INV_index[16]~DUPLICATE_q\ <= NOT \cor_asp|index[16]~DUPLICATE_q\;
\cor_asp|ALT_INV_index[15]~DUPLICATE_q\ <= NOT \cor_asp|index[15]~DUPLICATE_q\;
\cor_asp|ALT_INV_index[13]~DUPLICATE_q\ <= NOT \cor_asp|index[13]~DUPLICATE_q\;
\cor_asp|ALT_INV_index[11]~DUPLICATE_q\ <= NOT \cor_asp|index[11]~DUPLICATE_q\;
\cor_asp|ALT_INV_index[28]~DUPLICATE_q\ <= NOT \cor_asp|index[28]~DUPLICATE_q\;
\ALT_INV_avgVal[15]~input_o\ <= NOT \avgVal[15]~input_o\;
\ALT_INV_avgVal[14]~input_o\ <= NOT \avgVal[14]~input_o\;
\ALT_INV_avgVal[13]~input_o\ <= NOT \avgVal[13]~input_o\;
\ALT_INV_avgVal[12]~input_o\ <= NOT \avgVal[12]~input_o\;
\ALT_INV_avgVal[11]~input_o\ <= NOT \avgVal[11]~input_o\;
\ALT_INV_avgVal[10]~input_o\ <= NOT \avgVal[10]~input_o\;
\ALT_INV_avgVal[9]~input_o\ <= NOT \avgVal[9]~input_o\;
\ALT_INV_avgVal[8]~input_o\ <= NOT \avgVal[8]~input_o\;
\ALT_INV_avgVal[7]~input_o\ <= NOT \avgVal[7]~input_o\;
\ALT_INV_avgVal[6]~input_o\ <= NOT \avgVal[6]~input_o\;
\ALT_INV_avgVal[5]~input_o\ <= NOT \avgVal[5]~input_o\;
\ALT_INV_avgVal[4]~input_o\ <= NOT \avgVal[4]~input_o\;
\ALT_INV_avgVal[3]~input_o\ <= NOT \avgVal[3]~input_o\;
\ALT_INV_avgVal[2]~input_o\ <= NOT \avgVal[2]~input_o\;
\ALT_INV_avgVal[1]~input_o\ <= NOT \avgVal[1]~input_o\;
\ALT_INV_avgVal[0]~input_o\ <= NOT \avgVal[0]~input_o\;
\ALT_INV_calc~input_o\ <= NOT \calc~input_o\;
\cor_asp|ALT_INV_Decoder0~19_combout\ <= NOT \cor_asp|Decoder0~19_combout\;
\cor_asp|ALT_INV_Decoder0~18_combout\ <= NOT \cor_asp|Decoder0~18_combout\;
\cor_asp|ALT_INV_Decoder0~17_combout\ <= NOT \cor_asp|Decoder0~17_combout\;
\cor_asp|ALT_INV_Decoder0~16_combout\ <= NOT \cor_asp|Decoder0~16_combout\;
\cor_asp|ALT_INV_Decoder0~15_combout\ <= NOT \cor_asp|Decoder0~15_combout\;
\cor_asp|ALT_INV_Decoder0~14_combout\ <= NOT \cor_asp|Decoder0~14_combout\;
\cor_asp|ALT_INV_Decoder0~13_combout\ <= NOT \cor_asp|Decoder0~13_combout\;
\cor_asp|ALT_INV_Decoder0~12_combout\ <= NOT \cor_asp|Decoder0~12_combout\;
\cor_asp|ALT_INV_Decoder0~11_combout\ <= NOT \cor_asp|Decoder0~11_combout\;
\cor_asp|ALT_INV_Decoder0~10_combout\ <= NOT \cor_asp|Decoder0~10_combout\;
\cor_asp|ALT_INV_Decoder0~9_combout\ <= NOT \cor_asp|Decoder0~9_combout\;
\cor_asp|ALT_INV_Decoder0~8_combout\ <= NOT \cor_asp|Decoder0~8_combout\;
\cor_asp|ALT_INV_Decoder0~7_combout\ <= NOT \cor_asp|Decoder0~7_combout\;
\cor_asp|ALT_INV_Decoder0~6_combout\ <= NOT \cor_asp|Decoder0~6_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\cor_asp|ALT_INV_Decoder0~5_combout\ <= NOT \cor_asp|Decoder0~5_combout\;
\cor_asp|ALT_INV_Decoder0~4_combout\ <= NOT \cor_asp|Decoder0~4_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~5_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\cor_asp|ALT_INV_Decoder0~3_combout\ <= NOT \cor_asp|Decoder0~3_combout\;
\cor_asp|ALT_INV_Decoder0~2_combout\ <= NOT \cor_asp|Decoder0~2_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);

-- Location: IOOBUF_X36_Y0_N19
\sendCorr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(0),
	devoe => ww_devoe,
	o => ww_sendCorr(0));

-- Location: IOOBUF_X28_Y0_N36
\sendCorr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(1),
	devoe => ww_devoe,
	o => ww_sendCorr(1));

-- Location: IOOBUF_X32_Y0_N36
\sendCorr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(2),
	devoe => ww_devoe,
	o => ww_sendCorr(2));

-- Location: IOOBUF_X26_Y0_N59
\sendCorr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(3),
	devoe => ww_devoe,
	o => ww_sendCorr(3));

-- Location: IOOBUF_X32_Y0_N2
\sendCorr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(4),
	devoe => ww_devoe,
	o => ww_sendCorr(4));

-- Location: IOOBUF_X36_Y0_N36
\sendCorr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(5),
	devoe => ww_devoe,
	o => ww_sendCorr(5));

-- Location: IOOBUF_X30_Y0_N36
\sendCorr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(6),
	devoe => ww_devoe,
	o => ww_sendCorr(6));

-- Location: IOOBUF_X40_Y0_N2
\sendCorr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(7),
	devoe => ww_devoe,
	o => ww_sendCorr(7));

-- Location: IOOBUF_X30_Y0_N19
\sendCorr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(8),
	devoe => ww_devoe,
	o => ww_sendCorr(8));

-- Location: IOOBUF_X40_Y0_N19
\sendCorr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(9),
	devoe => ww_devoe,
	o => ww_sendCorr(9));

-- Location: IOOBUF_X34_Y0_N76
\sendCorr[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(10),
	devoe => ww_devoe,
	o => ww_sendCorr(10));

-- Location: IOOBUF_X28_Y0_N19
\sendCorr[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(11),
	devoe => ww_devoe,
	o => ww_sendCorr(11));

-- Location: IOOBUF_X26_Y0_N42
\sendCorr[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(12),
	devoe => ww_devoe,
	o => ww_sendCorr(12));

-- Location: IOOBUF_X40_Y0_N53
\sendCorr[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(13),
	devoe => ww_devoe,
	o => ww_sendCorr(13));

-- Location: IOOBUF_X38_Y0_N19
\sendCorr[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(14),
	devoe => ww_devoe,
	o => ww_sendCorr(14));

-- Location: IOOBUF_X34_Y0_N93
\sendCorr[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(15),
	devoe => ww_devoe,
	o => ww_sendCorr(15));

-- Location: IOOBUF_X32_Y0_N53
\sendCorr[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(16),
	devoe => ww_devoe,
	o => ww_sendCorr(16));

-- Location: IOOBUF_X36_Y0_N53
\sendCorr[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(17),
	devoe => ww_devoe,
	o => ww_sendCorr(17));

-- Location: IOOBUF_X34_Y0_N42
\sendCorr[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(18),
	devoe => ww_devoe,
	o => ww_sendCorr(18));

-- Location: IOOBUF_X38_Y0_N2
\sendCorr[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(19),
	devoe => ww_devoe,
	o => ww_sendCorr(19));

-- Location: IOOBUF_X30_Y0_N2
\sendCorr[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(20),
	devoe => ww_devoe,
	o => ww_sendCorr(20));

-- Location: IOOBUF_X38_Y0_N36
\sendCorr[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(21),
	devoe => ww_devoe,
	o => ww_sendCorr(21));

-- Location: IOOBUF_X34_Y0_N59
\sendCorr[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(22),
	devoe => ww_devoe,
	o => ww_sendCorr(22));

-- Location: IOOBUF_X28_Y0_N2
\sendCorr[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(23),
	devoe => ww_devoe,
	o => ww_sendCorr(23));

-- Location: IOOBUF_X36_Y0_N2
\sendCorr[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(24),
	devoe => ww_devoe,
	o => ww_sendCorr(24));

-- Location: IOOBUF_X28_Y0_N53
\sendCorr[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(25),
	devoe => ww_devoe,
	o => ww_sendCorr(25));

-- Location: IOOBUF_X50_Y0_N76
\sendCorr[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(26),
	devoe => ww_devoe,
	o => ww_sendCorr(26));

-- Location: IOOBUF_X38_Y0_N53
\sendCorr[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(27),
	devoe => ww_devoe,
	o => ww_sendCorr(27));

-- Location: IOOBUF_X30_Y0_N53
\sendCorr[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(28),
	devoe => ww_devoe,
	o => ww_sendCorr(28));

-- Location: IOOBUF_X32_Y0_N19
\sendCorr[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(29),
	devoe => ww_devoe,
	o => ww_sendCorr(29));

-- Location: IOOBUF_X58_Y0_N42
\sendCorr[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(30),
	devoe => ww_devoe,
	o => ww_sendCorr(30));

-- Location: IOOBUF_X20_Y0_N19
\sendCorr[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(31),
	devoe => ww_devoe,
	o => ww_sendCorr(31));

-- Location: IOIBUF_X89_Y25_N21
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G10
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X27_Y4_N39
\tdma_min|slots|count[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[0]~2_combout\ = ( !\tdma_min|slots|count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[0]~2_combout\);

-- Location: FF_X27_Y4_N40
\tdma_min|slots|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(0));

-- Location: LABCELL_X30_Y6_N18
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X27_Y3_N0
\tdma_min|slots|count[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[1]~0_combout\ = ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|slots|count[1]~0_combout\);

-- Location: FF_X27_Y3_N1
\tdma_min|slots|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(1));

-- Location: FF_X37_Y3_N29
\tdma_min|slots|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(2));

-- Location: LABCELL_X37_Y3_N27
\tdma_min|slots|count[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[2]~1_combout\ = ( \tdma_min|slots|count\(0) & ( !\tdma_min|slots|count\(1) $ (!\tdma_min|slots|count\(2)) ) ) # ( !\tdma_min|slots|count\(0) & ( \tdma_min|slots|count\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[2]~1_combout\);

-- Location: FF_X37_Y3_N28
\tdma_min|slots|count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count[2]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y6_N30
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X28_Y6_N0
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X28_Y6_N2
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: MLABCELL_X28_Y6_N3
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y6_N4
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X28_Y6_N6
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X28_Y6_N7
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X28_Y6_N9
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y6_N11
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X28_Y6_N12
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y6_N14
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X28_Y6_N15
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X28_Y6_N17
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X28_Y6_N18
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X28_Y6_N20
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: MLABCELL_X28_Y6_N21
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X28_Y6_N23
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: MLABCELL_X28_Y6_N24
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: MLABCELL_X28_Y6_N54
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X28_Y6_N56
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X28_Y6_N29
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: MLABCELL_X28_Y6_N48
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:6:interface|Equal0~1_combout\ & ( (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) ) # ( !\tdma_min|interfaces:6:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X28_Y6_N50
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: MLABCELL_X28_Y6_N42
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X28_Y6_N44
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X28_Y6_N45
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:6:interface|Equal0~0_combout\ & ( (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X27_Y6_N31
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X27_Y6_N8
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: FF_X28_Y6_N49
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\);

-- Location: LABCELL_X27_Y6_N6
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X27_Y6_N33
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X27_Y6_N34
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X27_Y6_N17
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X27_Y6_N15
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X28_Y6_N41
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X27_Y6_N36
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X27_Y6_N37
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: MLABCELL_X28_Y6_N39
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\)) ) ) ) # ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # (!\tdma_min|interfaces:6:interface|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111111000000001000000011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X27_Y6_N39
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X27_Y6_N41
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X27_Y6_N59
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X27_Y6_N57
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X27_Y6_N42
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X27_Y6_N43
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X27_Y6_N14
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X27_Y6_N12
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5))))) # (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))) # (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4))))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X27_Y6_N45
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X27_Y6_N46
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X27_Y6_N56
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X27_Y6_N54
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X27_Y6_N48
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X27_Y6_N49
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X27_Y6_N11
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X27_Y6_N9
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y6_N0
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \clock~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y6_N18
\tdma_min|interfaces:6:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count[2]~DUPLICATE_q\ $ (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) 
-- & (!\tdma_min|slots|count[2]~DUPLICATE_q\ $ (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count[2]~DUPLICATE_q\ $ 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count[2]~DUPLICATE_q\ $ 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001000000000010000001001000000100000000001000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:6:interface|Equal0~1_combout\);

-- Location: FF_X28_Y6_N53
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X28_Y6_N51
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:6:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0))))) # (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010000111111100001000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X27_Y6_N24
\tdma_min|interfaces:6:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	combout => \tdma_min|interfaces:6:interface|Equal0~0_combout\);

-- Location: MLABCELL_X28_Y6_N57
\tdma_min|interfaces:6:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|ack~combout\ = ( \tdma_min|interfaces:6:interface|Equal0~1_combout\ & ( (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	dataf => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:6:interface|ack~combout\);

-- Location: LABCELL_X37_Y2_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X36_Y2_N39
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X36_Y2_N40
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X37_Y2_N48
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:0:interface|Equal0~0_combout\ & ( (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X37_Y2_N2
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X37_Y2_N44
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X37_Y2_N42
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & 
-- ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X37_Y2_N3
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X37_Y2_N4
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X37_Y2_N47
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X37_Y2_N45
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & 
-- ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X36_Y2_N49
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: FF_X37_Y2_N38
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X37_Y2_N6
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X37_Y2_N8
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X37_Y2_N36
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:0:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # 
-- (!\tdma_min|interfaces:0:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X37_Y2_N9
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X37_Y2_N11
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X37_Y2_N41
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X37_Y2_N39
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( (!\tdma_min|interfaces:0:interface|Equal0~0_combout\ & 
-- (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))))) ) ) # ( !\tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X37_Y2_N12
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X37_Y2_N13
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X37_Y2_N55
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X36_Y2_N57
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\) # 
-- ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4))) ) ) ) # ( !\tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) ) ) # ( \tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000111111111111111111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X37_Y2_N32
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X37_Y2_N15
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X37_Y2_N16
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X37_Y2_N30
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\))) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X37_Y2_N18
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X37_Y2_N19
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X37_Y2_N35
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X37_Y2_N33
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & 
-- ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X38_Y2_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \clock~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y2_N54
\tdma_min|interfaces:0:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count\(1) & (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[2]~DUPLICATE_q\ $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|slots|count\(0) & 
-- (!\tdma_min|slots|count[2]~DUPLICATE_q\ $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[2]~DUPLICATE_q\ $ 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[2]~DUPLICATE_q\ $ 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:0:interface|Equal0~1_combout\);

-- Location: FF_X37_Y2_N53
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X37_Y2_N51
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- (!\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0))))) # (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & 
-- ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010000111111100001000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X37_Y2_N24
\tdma_min|interfaces:0:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:0:interface|Equal0~0_combout\);

-- Location: LABCELL_X36_Y2_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X36_Y2_N1
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X36_Y2_N3
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X36_Y2_N5
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X36_Y2_N6
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X36_Y2_N8
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X36_Y2_N9
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X36_Y2_N11
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X36_Y2_N12
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X36_Y2_N14
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X36_Y2_N15
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X36_Y2_N17
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X36_Y2_N18
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X36_Y2_N20
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X36_Y2_N21
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X36_Y2_N23
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X36_Y2_N24
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: LABCELL_X36_Y2_N42
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X36_Y2_N44
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X36_Y2_N28
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X36_Y2_N48
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # (!\tdma_min|interfaces:0:interface|Equal0~1_combout\) ) ) ) # ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X36_Y2_N50
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\);

-- Location: LABCELL_X36_Y2_N33
\tdma_min|interfaces:0:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|ack~combout\ = ( \tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & 
-- \tdma_min|interfaces:0:interface|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:0:interface|ack~combout\);

-- Location: LABCELL_X27_Y7_N48
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X27_Y7_N49
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X25_Y7_N30
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X25_Y7_N9
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( \tdma_min|interfaces:4:interface|Equal0~0_combout\ & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datae => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X25_Y7_N31
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X25_Y7_N56
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X25_Y7_N54
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( (!\tdma_min|interfaces:4:interface|Equal0~0_combout\ & 
-- (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & ((!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( !\tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: FF_X25_Y7_N14
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X25_Y7_N33
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y7_N34
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: MLABCELL_X25_Y7_N12
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:4:interface|Equal0~0_combout\)) ) ) ) # ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- ((!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # (!\tdma_min|interfaces:4:interface|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111111000000001000000011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: MLABCELL_X25_Y7_N36
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y7_N37
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X25_Y7_N59
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X25_Y7_N57
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( (!\tdma_min|interfaces:4:interface|Equal0~0_combout\ & 
-- (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & ((!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2))))) ) ) # ( !\tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: FF_X25_Y7_N20
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X25_Y7_N39
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y7_N40
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: MLABCELL_X25_Y7_N18
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- ((\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:4:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # 
-- (!\tdma_min|interfaces:4:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: MLABCELL_X25_Y7_N42
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y7_N44
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X25_Y7_N29
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X25_Y7_N27
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( (!\tdma_min|interfaces:4:interface|Equal0~0_combout\ & 
-- (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5))))) # (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & ((!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4))))) ) ) # ( !\tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: MLABCELL_X25_Y7_N45
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y7_N47
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X25_Y7_N23
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X25_Y7_N21
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( (!\tdma_min|interfaces:4:interface|Equal0~0_combout\ & 
-- (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & ((!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))))) ) ) # ( !\tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: MLABCELL_X25_Y7_N48
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X25_Y7_N50
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X25_Y7_N26
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X25_Y7_N24
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( (!\tdma_min|interfaces:4:interface|Equal0~0_combout\ & 
-- (((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & ((!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))))) ) ) # ( !\tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y7_N0
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \clock~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y7_N54
\tdma_min|interfaces:4:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:4:interface|Equal0~0_combout\);

-- Location: LABCELL_X27_Y7_N0
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X27_Y7_N2
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X27_Y7_N3
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X27_Y7_N5
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X27_Y7_N6
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X27_Y7_N8
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X27_Y7_N9
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X27_Y7_N10
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X27_Y7_N12
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X27_Y7_N14
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X27_Y7_N15
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X27_Y7_N17
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X27_Y7_N18
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X27_Y7_N20
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X27_Y7_N21
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X27_Y7_N23
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X27_Y7_N30
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: LABCELL_X27_Y7_N42
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X27_Y7_N43
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X27_Y7_N34
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X27_Y7_N24
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:4:interface|Equal0~0_combout\) ) ) ) # ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X27_Y7_N25
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: FF_X25_Y7_N5
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X25_Y7_N3
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\) # ((!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # 
-- (!\tdma_min|interfaces:4:interface|Equal0~0_combout\)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:4:interface|Equal0~0_combout\)) ) ) ) # ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( !\tdma_min|interfaces:4:interface|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000011001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X27_Y6_N0
\tdma_min|interfaces:4:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count\(1) & (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ (!\tdma_min|slots|count[2]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|slots|count\(0) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ (!\tdma_min|slots|count[2]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ 
-- (!\tdma_min|slots|count[2]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ (!\tdma_min|slots|count[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010000000000001000100000000000010001000000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datad => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:4:interface|Equal0~1_combout\);

-- Location: LABCELL_X27_Y7_N39
\tdma_min|interfaces:4:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|ack~combout\ = ( \tdma_min|interfaces:4:interface|Equal0~0_combout\ & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datae => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:4:interface|ack~combout\);

-- Location: LABCELL_X36_Y5_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X39_Y5_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X39_Y5_N1
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X39_Y5_N3
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X39_Y5_N5
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X39_Y5_N6
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X39_Y5_N7
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X39_Y5_N9
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X39_Y5_N10
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X39_Y5_N12
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X39_Y5_N14
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X39_Y5_N15
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X39_Y5_N16
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X39_Y5_N18
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X39_Y5_N20
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: MLABCELL_X39_Y5_N21
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

-- Location: FF_X39_Y5_N22
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: LABCELL_X36_Y5_N3
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: LABCELL_X36_Y5_N6
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X36_Y5_N7
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X36_Y5_N9
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X36_Y5_N11
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X36_Y5_N12
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X36_Y5_N13
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X36_Y5_N15
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X36_Y5_N17
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X36_Y5_N18
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X36_Y5_N20
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X36_Y5_N21
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X36_Y5_N23
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X36_Y5_N45
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: LABCELL_X36_Y5_N30
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~5_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: LABCELL_X36_Y5_N27
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~combout\) # ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # 
-- (\tdma_min|interfaces:2:interface|ack~combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\)))) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:2:interface|ack~combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # 
-- (\tdma_min|interfaces:2:interface|ack~combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100111000000010110011110001001111011111000100111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X36_Y5_N28
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X36_Y5_N39
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (\tdma_min|interfaces:2:interface|ack~combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)) ) ) # 
-- ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~combout\ & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)) # 
-- (\tdma_min|interfaces:2:interface|ack~combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010111011100010001011101100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X36_Y5_N40
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X36_Y5_N24
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\))) # (\tdma_min|interfaces:2:interface|ack~combout\ & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~combout\ $ (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111111111110000111111111111000000111111001100000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: FF_X36_Y5_N26
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X36_Y5_N36
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & !\tdma_min|interfaces:2:interface|ack~combout\) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- ((\tdma_min|interfaces:2:interface|ack~combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X36_Y5_N37
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X37_Y5_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X36_Y5_N57
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X36_Y5_N58
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X37_Y5_N24
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|ack~0_combout\ & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: FF_X37_Y5_N2
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X37_Y5_N50
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X37_Y5_N48
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X37_Y5_N3
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X37_Y5_N4
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X37_Y5_N53
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X37_Y5_N51
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X37_Y5_N32
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X37_Y5_N6
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X37_Y5_N8
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X37_Y5_N30
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((\tdma_min|interfaces:2:interface|ack~1_combout\ & (\tdma_min|interfaces:2:interface|ack~0_combout\ & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39)))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ((!\tdma_min|interfaces:2:interface|ack~1_combout\) # ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001110111100010000111111110001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X37_Y5_N9
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X37_Y5_N11
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X37_Y5_N35
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X37_Y5_N33
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X37_Y5_N12
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X37_Y5_N14
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X37_Y5_N29
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X37_Y5_N27
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5))))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X37_Y5_N44
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X37_Y5_N15
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X37_Y5_N17
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X37_Y5_N42
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & (((!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|ack~1_combout\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X37_Y5_N47
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X37_Y5_N18
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X37_Y5_N19
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: LABCELL_X37_Y5_N45
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & (((!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|ack~1_combout\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X38_Y5_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \clock~inputCLKENA0_outclk\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y5_N39
\tdma_min|interfaces:2:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~0_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:2:interface|ack~0_combout\);

-- Location: FF_X37_Y5_N59
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X37_Y5_N57
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|ack~1_combout\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39)) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- \tdma_min|interfaces:2:interface|ack~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010111111111111111100000000000000001111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X36_Y5_N54
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\)) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|ack~1_combout\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111111111001100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: FF_X36_Y5_N2
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: FF_X36_Y5_N5
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X36_Y5_N42
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: LABCELL_X36_Y5_N48
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( !\tdma_min|interfaces:2:interface|ack~combout\ ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( !\tdma_min|interfaces:2:interface|ack~combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: FF_X36_Y5_N50
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X37_Y5_N36
\tdma_min|interfaces:2:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~1_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|slots|count\(1) & ( (!\tdma_min|slots|count\(0) & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ (\tdma_min|slots|count[2]~DUPLICATE_q\)))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ 
-- (\tdma_min|slots|count[2]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|slots|count\(1) & ( (!\tdma_min|slots|count\(0) & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ (\tdma_min|slots|count[2]~DUPLICATE_q\)))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ 
-- (\tdma_min|slots|count[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000100100000110000010010000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datac => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|interfaces:2:interface|ack~1_combout\);

-- Location: LABCELL_X36_Y5_N33
\tdma_min|interfaces:2:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~combout\ = ( \tdma_min|interfaces:2:interface|ack~0_combout\ & ( (\tdma_min|interfaces:2:interface|ack~1_combout\ & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:2:interface|ack~combout\);

-- Location: MLABCELL_X28_Y5_N18
\tdma_min|interfaces:2:interface|recv.data[28]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|slots|count\(1) & ( (!\tdma_min|slots|count[2]~DUPLICATE_q\ & (\tdma_min|interfaces:0:interface|ack~combout\)) # 
-- (\tdma_min|slots|count[2]~DUPLICATE_q\ & ((\tdma_min|interfaces:4:interface|ack~combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|slots|count\(1) & ( (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|interfaces:0:interface|ack~combout\)) # (\tdma_min|slots|count[2]~DUPLICATE_q\ & ((\tdma_min|interfaces:4:interface|ack~combout\))) ) ) ) # ( \tdma_min|interfaces:2:interface|ack~combout\ & ( !\tdma_min|slots|count\(1) & ( 
-- (!\tdma_min|slots|count[2]~DUPLICATE_q\) # (\tdma_min|interfaces:6:interface|ack~combout\) ) ) ) # ( !\tdma_min|interfaces:2:interface|ack~combout\ & ( !\tdma_min|slots|count\(1) & ( (\tdma_min|interfaces:6:interface|ack~combout\ & 
-- \tdma_min|slots|count[2]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|interfaces:2:interface|recv.data[28]~0_combout\);

-- Location: MLABCELL_X28_Y5_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( \tdma_min|slots|count\(1) & ( 
-- (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)) # (\tdma_min|slots|count[2]~DUPLICATE_q\))) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( \tdma_min|slots|count\(1) & ( (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))) ) ) ) # ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( !\tdma_min|slots|count\(1) & ( 
-- (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( !\tdma_min|slots|count\(1) & ( (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000010001000001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~0_combout\,
	datab => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9_combout\);

-- Location: FF_X36_Y3_N49
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\);

-- Location: LABCELL_X37_Y3_N30
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X36_Y3_N24
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X36_Y3_N25
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X36_Y3_N27
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & \tdma_min|interfaces:1:interface|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X37_Y3_N32
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X37_Y3_N59
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X37_Y3_N57
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:1:interface|Equal0~0_combout\ & ( (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X37_Y3_N33
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X37_Y3_N35
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X37_Y3_N56
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X37_Y3_N54
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:1:interface|Equal0~0_combout\ & ( (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))))) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X37_Y3_N17
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X37_Y3_N36
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X37_Y3_N37
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X37_Y3_N15
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- ((\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\))) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ((!\tdma_min|interfaces:1:interface|Equal0~1_combout\) # ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X37_Y3_N39
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X37_Y3_N41
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X37_Y3_N26
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X37_Y3_N24
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111110110000000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X37_Y3_N8
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X37_Y3_N42
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X37_Y3_N43
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X37_Y3_N6
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & \tdma_min|interfaces:1:interface|Equal0~0_combout\))) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\tdma_min|interfaces:1:interface|Equal0~1_combout\) # 
-- ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\) # (!\tdma_min|interfaces:1:interface|Equal0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X37_Y3_N45
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X37_Y3_N47
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X37_Y3_N11
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X37_Y3_N9
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:1:interface|Equal0~0_combout\ & ( (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))))) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X37_Y3_N48
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X37_Y3_N50
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X37_Y3_N14
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X37_Y3_N12
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X38_Y3_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \clock~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y3_N0
\tdma_min|interfaces:1:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) 
-- & (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(1) & (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010000000000000000100110010000000000000000100100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:1:interface|Equal0~1_combout\);

-- Location: FF_X36_Y3_N59
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X36_Y3_N57
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\)) ) ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ 
-- ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & \tdma_min|interfaces:1:interface|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001111111111111111100000000000000001111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X37_Y3_N18
\tdma_min|interfaces:1:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:1:interface|Equal0~0_combout\);

-- Location: LABCELL_X36_Y3_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X36_Y3_N2
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X36_Y3_N3
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X36_Y3_N5
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X36_Y3_N6
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X36_Y3_N8
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X36_Y3_N9
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X36_Y3_N11
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X36_Y3_N12
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X36_Y3_N14
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X36_Y3_N15
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X36_Y3_N17
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X36_Y3_N18
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X36_Y3_N20
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X36_Y3_N21
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X36_Y3_N23
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X36_Y3_N36
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: LABCELL_X36_Y3_N42
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X36_Y3_N43
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X36_Y3_N40
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X36_Y3_N48
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:1:interface|Equal0~0_combout\) # (!\tdma_min|interfaces:1:interface|Equal0~1_combout\) ) ) ) # ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X36_Y3_N50
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X36_Y3_N33
\tdma_min|interfaces:1:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~combout\ = ( \tdma_min|interfaces:1:interface|Equal0~1_combout\ & ( \tdma_min|interfaces:1:interface|Equal0~0_combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:1:interface|ack~combout\);

-- Location: FF_X25_Y4_N13
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\);

-- Location: LABCELL_X27_Y4_N0
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X25_Y4_N24
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X25_Y4_N25
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X25_Y4_N27
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:3:interface|Equal0~0_combout\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X27_Y4_N2
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X27_Y4_N50
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X27_Y4_N48
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( !\tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X27_Y4_N3
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X27_Y4_N4
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X27_Y4_N53
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X27_Y4_N51
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))))) ) ) # ( !\tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X27_Y4_N6
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X27_Y4_N7
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X27_Y4_N56
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X27_Y4_N54
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2))))) ) ) # ( !\tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X27_Y4_N9
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X27_Y4_N10
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X27_Y4_N26
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X27_Y4_N24
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))))) ) ) # ( !\tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X27_Y4_N12
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X27_Y4_N14
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X27_Y4_N44
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X27_Y4_N42
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\) # (!\tdma_min|interfaces:3:interface|Equal0~0_combout\)) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & \tdma_min|interfaces:3:interface|Equal0~0_combout\)) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( !\tdma_min|interfaces:3:interface|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X27_Y4_N15
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X27_Y4_N17
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X27_Y4_N29
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X27_Y4_N27
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))))) ) ) # ( !\tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X27_Y4_N18
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X27_Y4_N19
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X27_Y4_N59
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X27_Y4_N57
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))))) ) ) # ( !\tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y4_N0
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \clock~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y4_N30
\tdma_min|interfaces:3:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- (\tdma_min|slots|count[2]~DUPLICATE_q\ & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) $ (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) $ (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) $ (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(0) $ (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101000001010000000000000000000000101000001010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	datad => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	combout => \tdma_min|interfaces:3:interface|Equal0~1_combout\);

-- Location: MLABCELL_X25_Y4_N30
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X25_Y4_N32
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: MLABCELL_X25_Y4_N33
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y4_N35
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X25_Y4_N36
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y4_N37
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X25_Y4_N39
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y4_N40
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X25_Y4_N42
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y4_N44
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X25_Y4_N45
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y4_N47
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X25_Y4_N48
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X25_Y4_N50
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: MLABCELL_X25_Y4_N51
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X25_Y4_N53
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: MLABCELL_X25_Y4_N18
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: MLABCELL_X25_Y4_N0
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X25_Y4_N2
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X25_Y4_N22
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: MLABCELL_X25_Y4_N12
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # (!\tdma_min|interfaces:3:interface|Equal0~1_combout\) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X25_Y4_N14
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: FF_X25_Y4_N59
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X25_Y4_N57
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # 
-- (!\tdma_min|interfaces:3:interface|Equal0~1_combout\)) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ 
-- ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (\tdma_min|interfaces:3:interface|Equal0~0_combout\ 
-- & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111111111111111100000000000000001111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: MLABCELL_X25_Y4_N6
\tdma_min|interfaces:3:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:3:interface|Equal0~0_combout\);

-- Location: MLABCELL_X25_Y4_N3
\tdma_min|interfaces:3:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|ack~combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:3:interface|ack~combout\);

-- Location: LABCELL_X27_Y5_N0
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X25_Y5_N39
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X25_Y5_N40
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X27_Y5_N42
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:5:interface|Equal0~1_combout\ & ( (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X27_Y5_N2
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X27_Y5_N26
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X27_Y5_N24
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: FF_X27_Y5_N29
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X27_Y5_N3
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X27_Y5_N4
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X27_Y5_N27
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((\tdma_min|interfaces:5:interface|Equal0~1_combout\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X27_Y5_N6
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X27_Y5_N7
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X27_Y5_N32
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X27_Y5_N30
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2))))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X27_Y5_N9
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X27_Y5_N11
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X27_Y5_N35
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X27_Y5_N33
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X27_Y5_N12
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X27_Y5_N14
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X27_Y5_N53
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X27_Y5_N51
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:5:interface|Equal0~0_combout\ & ( (!\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- (((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5))))) # (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4))))) ) ) # ( !\tdma_min|interfaces:5:interface|Equal0~0_combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X27_Y5_N50
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X27_Y5_N15
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X27_Y5_N16
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X27_Y5_N48
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- ((\tdma_min|interfaces:5:interface|Equal0~1_combout\ & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:5:interface|Equal0~0_combout\))) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X27_Y5_N18
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X27_Y5_N20
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X27_Y5_N38
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X27_Y5_N36
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:5:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y5_N0
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \clock~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X25_Y5_N24
\tdma_min|interfaces:5:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:5:interface|Equal0~0_combout\);

-- Location: FF_X27_Y5_N59
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X27_Y5_N57
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # ((!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # 
-- (!\tdma_min|interfaces:5:interface|Equal0~0_combout\)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( ((\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:5:interface|Equal0~0_combout\))) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: MLABCELL_X28_Y5_N45
\tdma_min|interfaces:5:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|slots|count\(1) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (!\tdma_min|slots|count[2]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) $ 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|slots|count\(1) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (\tdma_min|slots|count[2]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) $ 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( !\tdma_min|slots|count\(1) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (!\tdma_min|slots|count[2]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) $ 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( !\tdma_min|slots|count\(1) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (\tdma_min|slots|count[2]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) $ 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001000001000001000000000000001000001000001000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|interfaces:5:interface|Equal0~1_combout\);

-- Location: MLABCELL_X25_Y5_N0
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X25_Y5_N2
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: MLABCELL_X25_Y5_N3
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y5_N5
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X25_Y5_N6
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y5_N8
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X25_Y5_N9
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y5_N10
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X25_Y5_N12
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y5_N14
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X25_Y5_N15
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y5_N17
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X25_Y5_N18
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X25_Y5_N20
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: MLABCELL_X25_Y5_N21
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X25_Y5_N23
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: MLABCELL_X25_Y5_N42
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: MLABCELL_X25_Y5_N54
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X25_Y5_N56
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X25_Y5_N46
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X27_Y5_N39
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:5:interface|Equal0~0_combout\ & ( (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) ) # ( !\tdma_min|interfaces:5:interface|Equal0~0_combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X27_Y5_N41
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X27_Y5_N54
\tdma_min|interfaces:5:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|ack~combout\ = ( \tdma_min|interfaces:5:interface|Equal0~0_combout\ & ( (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:5:interface|ack~combout\);

-- Location: FF_X25_Y3_N37
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X24_Y5_N30
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X24_Y5_N31
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X24_Y5_N33
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y5_N35
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X24_Y5_N36
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y5_N38
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X24_Y5_N39
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y5_N41
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X24_Y5_N42
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y5_N44
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X24_Y5_N45
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X24_Y5_N47
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X24_Y5_N48
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X24_Y5_N50
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X24_Y5_N51
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X24_Y5_N53
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X24_Y5_N0
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: LABCELL_X24_Y5_N54
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X24_Y5_N56
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X24_Y5_N4
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: MLABCELL_X25_Y3_N36
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:7:interface|Equal0~0_combout\))) ) ) # ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111011100000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X25_Y3_N38
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y3_N0
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X27_Y3_N15
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X27_Y3_N16
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X25_Y3_N54
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & 
-- (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X25_Y3_N1
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X25_Y3_N53
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X25_Y3_N51
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( !\tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: MLABCELL_X25_Y3_N3
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y3_N4
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X25_Y3_N59
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X25_Y3_N57
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))))) ) ) # ( !\tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: MLABCELL_X25_Y3_N6
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y3_N8
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X25_Y3_N29
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X25_Y3_N27
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2))))) ) ) # ( !\tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: MLABCELL_X25_Y3_N9
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y3_N10
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X25_Y3_N26
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X25_Y3_N24
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))))) ) ) # ( !\tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X25_Y3_N44
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X25_Y3_N12
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y3_N13
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: MLABCELL_X25_Y3_N42
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\) # 
-- ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # (!\tdma_min|interfaces:7:interface|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: MLABCELL_X25_Y3_N15
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y3_N17
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X25_Y3_N47
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X25_Y3_N45
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))))) ) ) # ( !\tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: MLABCELL_X25_Y3_N18
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X25_Y3_N20
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X25_Y3_N50
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X25_Y3_N48
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & (((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\ & ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- ((\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))))) ) ) # ( !\tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y3_N0
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \clock~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y3_N42
\tdma_min|interfaces:7:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- (!\tdma_min|slots|count[2]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) $ (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000100100000000000000000010010000100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	combout => \tdma_min|interfaces:7:interface|Equal0~1_combout\);

-- Location: FF_X25_Y3_N41
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X25_Y3_N39
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\)))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( ((\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) # (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: MLABCELL_X25_Y3_N30
\tdma_min|interfaces:7:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:7:interface|Equal0~0_combout\);

-- Location: MLABCELL_X25_Y3_N33
\tdma_min|interfaces:7:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|ack~combout\ = ( \tdma_min|interfaces:7:interface|Equal0~1_combout\ & ( (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~DUPLICATE_q\,
	dataf => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|ack~combout\);

-- Location: LABCELL_X27_Y3_N51
\tdma_min|interfaces:2:interface|recv.data[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ = ( \tdma_min|interfaces:7:interface|ack~combout\ & ( \tdma_min|slots|count[2]~DUPLICATE_q\ & ( (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:5:interface|ack~combout\) ) ) ) # ( 
-- !\tdma_min|interfaces:7:interface|ack~combout\ & ( \tdma_min|slots|count[2]~DUPLICATE_q\ & ( (\tdma_min|interfaces:5:interface|ack~combout\ & \tdma_min|slots|count\(1)) ) ) ) # ( \tdma_min|interfaces:7:interface|ack~combout\ & ( 
-- !\tdma_min|slots|count[2]~DUPLICATE_q\ & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|ack~combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|ack~combout\)) ) ) ) # ( 
-- !\tdma_min|interfaces:7:interface|ack~combout\ & ( !\tdma_min|slots|count[2]~DUPLICATE_q\ & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|ack~combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|ack~combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|interfaces:7:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	combout => \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\);

-- Location: MLABCELL_X28_Y5_N36
\tdma_min|interfaces:2:interface|recv.data[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ = ( \tdma_min|slots|count\(0) & ( !\tdma_min|slots|count[2]~DUPLICATE_q\ & ( (\tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & !\tdma_min|slots|count\(1)) ) ) ) # ( 
-- !\tdma_min|slots|count\(0) & ( !\tdma_min|slots|count[2]~DUPLICATE_q\ & ( (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & !\tdma_min|slots|count\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~1_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	combout => \tdma_min|interfaces:2:interface|recv.data[28]~2_combout\);

-- Location: LABCELL_X27_Y3_N33
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & ( (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))) # (\tdma_min|slots|count[2]~DUPLICATE_q\ & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)))) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datac => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10_combout\);

-- Location: LABCELL_X29_Y5_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~11_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( ((!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10_combout\)))) # (\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9_combout\ & 
-- (!\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10_combout\) # (\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\)))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\)) # (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10_combout\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~9_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~9_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~2_combout\,
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~10_combout\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~11_combout\);

-- Location: FF_X29_Y5_N26
\tdma_min|interfaces:2:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(31));

-- Location: LABCELL_X27_Y3_N39
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~7_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & ( (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))) # (\tdma_min|slots|count[2]~DUPLICATE_q\ & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)))) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datab => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~7_combout\);

-- Location: MLABCELL_X28_Y5_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & (((!\tdma_min|slots|count\(1)) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))) # (\tdma_min|slots|count[2]~DUPLICATE_q\))) ) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)) # (\tdma_min|slots|count[2]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & ((!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) ) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & \tdma_min|slots|count\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100010101010000010000000000000101010101010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~0_combout\,
	datab => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6_combout\);

-- Location: LABCELL_X29_Y5_N9
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~8_combout\ = ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ( (!\tdma_min|slots|count\(0)) # (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~7_combout\) ) ) ) # ( 
-- !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~6_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ( (\tdma_min|slots|count\(0) & \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~7_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datae => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~6_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~2_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~8_combout\);

-- Location: FF_X29_Y5_N11
\tdma_min|interfaces:2:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(30));

-- Location: MLABCELL_X28_Y5_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( \tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & ( 
-- (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count[2]~DUPLICATE_q\ & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))) # (\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( 
-- \tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count[2]~DUPLICATE_q\ & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))) # 
-- (\tdma_min|slots|count[2]~DUPLICATE_q\ & ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datab => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~0_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\);

-- Location: MLABCELL_X28_Y5_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & ( \tdma_min|slots|count[2]~DUPLICATE_q\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29)))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & ( !\tdma_min|slots|count[2]~DUPLICATE_q\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001110100011100000000000000000100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~1_combout\,
	dataf => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4_combout\);

-- Location: MLABCELL_X28_Y5_N3
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~5_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & (((\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\))) # (\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & 
-- (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4_combout\ & ( (!\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & (((\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\))) # 
-- (\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4_combout\ & ( (!\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & 
-- (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( 
-- !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~4_combout\ & ( (!\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\ & (!\tdma_min|slots|count\(0)))) # 
-- (\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~2_combout\,
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~3_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	dataf => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~4_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~5_combout\);

-- Location: FF_X28_Y5_N4
\tdma_min|interfaces:2:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(29));

-- Location: LABCELL_X27_Y3_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~1_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & ( (!\tdma_min|slots|count[2]~DUPLICATE_q\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))) # (\tdma_min|slots|count[2]~DUPLICATE_q\ & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:2:interface|recv.data[28]~1_combout\ & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datab => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~1_combout\);

-- Location: MLABCELL_X28_Y5_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( \tdma_min|slots|count[2]~DUPLICATE_q\ & ( 
-- (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & ((\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( \tdma_min|slots|count[2]~DUPLICATE_q\ & ( (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & 
-- (!\tdma_min|slots|count\(1) & \tdma_min|interfaces:2:interface|recv.data[28]~0_combout\)) ) ) ) # ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( !\tdma_min|slots|count[2]~DUPLICATE_q\ & ( 
-- (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))))) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( !\tdma_min|slots|count[2]~DUPLICATE_q\ & ( 
-- (\tdma_min|interfaces:2:interface|recv.data[28]~0_combout\ & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111000001000000011100000100000001000000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~0_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	dataf => \tdma_min|slots|ALT_INV_count[2]~DUPLICATE_q\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0_combout\);

-- Location: LABCELL_X29_Y5_N15
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\ = ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ( (!\tdma_min|slots|count\(0)) # (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~1_combout\) ) ) ) # ( 
-- !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~0_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[28]~2_combout\ & ( (\tdma_min|slots|count\(0) & \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~1_combout\,
	datae => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[28]~2_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\);

-- Location: FF_X29_Y5_N17
\tdma_min|interfaces:2:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(28));

-- Location: LABCELL_X29_Y5_N33
\cor_asp|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Equal0~0_combout\ = ( !\tdma_min|interfaces:2:interface|recv.data\(28) & ( (\tdma_min|interfaces:2:interface|recv.data\(31) & (!\tdma_min|interfaces:2:interface|recv.data\(30) & !\tdma_min|interfaces:2:interface|recv.data\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(30),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28),
	combout => \cor_asp|Equal0~0_combout\);

-- Location: FF_X30_Y8_N41
\cor_asp|index[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~89_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(13));

-- Location: LABCELL_X30_Y6_N0
\cor_asp|index[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|index[0]~1_combout\ = ( !\cor_asp|index\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|index[0]~1_combout\);

-- Location: FF_X30_Y6_N1
\cor_asp|index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|index[0]~1_combout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(0));

-- Location: LABCELL_X30_Y8_N0
\cor_asp|Add0~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~126_cout\ = CARRY(( !\cor_asp|index\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(0),
	cin => GND,
	cout => \cor_asp|Add0~126_cout\);

-- Location: LABCELL_X30_Y8_N3
\cor_asp|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~17_sumout\ = SUM(( !\cor_asp|index\(1) ) + ( VCC ) + ( \cor_asp|Add0~126_cout\ ))
-- \cor_asp|Add0~18\ = CARRY(( !\cor_asp|index\(1) ) + ( VCC ) + ( \cor_asp|Add0~126_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	cin => \cor_asp|Add0~126_cout\,
	sumout => \cor_asp|Add0~17_sumout\,
	cout => \cor_asp|Add0~18\);

-- Location: LABCELL_X29_Y8_N51
\cor_asp|index[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|index[1]~0_combout\ = ( !\cor_asp|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_Add0~17_sumout\,
	combout => \cor_asp|index[1]~0_combout\);

-- Location: FF_X29_Y8_N52
\cor_asp|index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|index[1]~0_combout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(1));

-- Location: LABCELL_X30_Y8_N6
\cor_asp|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~25_sumout\ = SUM(( \cor_asp|index\(2) ) + ( VCC ) + ( \cor_asp|Add0~18\ ))
-- \cor_asp|Add0~26\ = CARRY(( \cor_asp|index\(2) ) + ( VCC ) + ( \cor_asp|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(2),
	cin => \cor_asp|Add0~18\,
	sumout => \cor_asp|Add0~25_sumout\,
	cout => \cor_asp|Add0~26\);

-- Location: FF_X30_Y8_N7
\cor_asp|index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~25_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(2));

-- Location: LABCELL_X30_Y8_N9
\cor_asp|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~29_sumout\ = SUM(( \cor_asp|index\(3) ) + ( VCC ) + ( \cor_asp|Add0~26\ ))
-- \cor_asp|Add0~30\ = CARRY(( \cor_asp|index\(3) ) + ( VCC ) + ( \cor_asp|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(3),
	cin => \cor_asp|Add0~26\,
	sumout => \cor_asp|Add0~29_sumout\,
	cout => \cor_asp|Add0~30\);

-- Location: FF_X30_Y8_N11
\cor_asp|index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~29_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(3));

-- Location: LABCELL_X30_Y8_N12
\cor_asp|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~21_sumout\ = SUM(( !\cor_asp|index\(4) ) + ( VCC ) + ( \cor_asp|Add0~30\ ))
-- \cor_asp|Add0~22\ = CARRY(( !\cor_asp|index\(4) ) + ( VCC ) + ( \cor_asp|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index\(4),
	cin => \cor_asp|Add0~30\,
	sumout => \cor_asp|Add0~21_sumout\,
	cout => \cor_asp|Add0~22\);

-- Location: LABCELL_X29_Y8_N42
\cor_asp|index[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|index[4]~2_combout\ = ( !\cor_asp|Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cor_asp|ALT_INV_Add0~21_sumout\,
	combout => \cor_asp|index[4]~2_combout\);

-- Location: FF_X29_Y8_N43
\cor_asp|index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|index[4]~2_combout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(4));

-- Location: LABCELL_X30_Y8_N15
\cor_asp|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~105_sumout\ = SUM(( \cor_asp|index\(5) ) + ( VCC ) + ( \cor_asp|Add0~22\ ))
-- \cor_asp|Add0~106\ = CARRY(( \cor_asp|index\(5) ) + ( VCC ) + ( \cor_asp|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(5),
	cin => \cor_asp|Add0~22\,
	sumout => \cor_asp|Add0~105_sumout\,
	cout => \cor_asp|Add0~106\);

-- Location: FF_X30_Y8_N17
\cor_asp|index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~105_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(5));

-- Location: LABCELL_X30_Y8_N18
\cor_asp|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~109_sumout\ = SUM(( \cor_asp|index\(6) ) + ( VCC ) + ( \cor_asp|Add0~106\ ))
-- \cor_asp|Add0~110\ = CARRY(( \cor_asp|index\(6) ) + ( VCC ) + ( \cor_asp|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index\(6),
	cin => \cor_asp|Add0~106\,
	sumout => \cor_asp|Add0~109_sumout\,
	cout => \cor_asp|Add0~110\);

-- Location: FF_X30_Y8_N19
\cor_asp|index[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~109_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(6));

-- Location: LABCELL_X30_Y8_N21
\cor_asp|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~113_sumout\ = SUM(( \cor_asp|index\(7) ) + ( VCC ) + ( \cor_asp|Add0~110\ ))
-- \cor_asp|Add0~114\ = CARRY(( \cor_asp|index\(7) ) + ( VCC ) + ( \cor_asp|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(7),
	cin => \cor_asp|Add0~110\,
	sumout => \cor_asp|Add0~113_sumout\,
	cout => \cor_asp|Add0~114\);

-- Location: FF_X30_Y8_N23
\cor_asp|index[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~113_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(7));

-- Location: LABCELL_X30_Y8_N24
\cor_asp|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~117_sumout\ = SUM(( \cor_asp|index\(8) ) + ( VCC ) + ( \cor_asp|Add0~114\ ))
-- \cor_asp|Add0~118\ = CARRY(( \cor_asp|index\(8) ) + ( VCC ) + ( \cor_asp|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index\(8),
	cin => \cor_asp|Add0~114\,
	sumout => \cor_asp|Add0~117_sumout\,
	cout => \cor_asp|Add0~118\);

-- Location: FF_X30_Y8_N25
\cor_asp|index[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~117_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(8));

-- Location: LABCELL_X30_Y8_N27
\cor_asp|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~121_sumout\ = SUM(( \cor_asp|index\(9) ) + ( VCC ) + ( \cor_asp|Add0~118\ ))
-- \cor_asp|Add0~122\ = CARRY(( \cor_asp|index\(9) ) + ( VCC ) + ( \cor_asp|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(9),
	cin => \cor_asp|Add0~118\,
	sumout => \cor_asp|Add0~121_sumout\,
	cout => \cor_asp|Add0~122\);

-- Location: FF_X30_Y8_N28
\cor_asp|index[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~121_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(9));

-- Location: LABCELL_X30_Y8_N30
\cor_asp|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~13_sumout\ = SUM(( \cor_asp|index\(10) ) + ( VCC ) + ( \cor_asp|Add0~122\ ))
-- \cor_asp|Add0~14\ = CARRY(( \cor_asp|index\(10) ) + ( VCC ) + ( \cor_asp|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(10),
	cin => \cor_asp|Add0~122\,
	sumout => \cor_asp|Add0~13_sumout\,
	cout => \cor_asp|Add0~14\);

-- Location: FF_X30_Y8_N31
\cor_asp|index[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~13_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(10));

-- Location: LABCELL_X30_Y8_N33
\cor_asp|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~81_sumout\ = SUM(( \cor_asp|index\(11) ) + ( VCC ) + ( \cor_asp|Add0~14\ ))
-- \cor_asp|Add0~82\ = CARRY(( \cor_asp|index\(11) ) + ( VCC ) + ( \cor_asp|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(11),
	cin => \cor_asp|Add0~14\,
	sumout => \cor_asp|Add0~81_sumout\,
	cout => \cor_asp|Add0~82\);

-- Location: FF_X30_Y8_N35
\cor_asp|index[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~81_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(11));

-- Location: LABCELL_X30_Y8_N36
\cor_asp|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~85_sumout\ = SUM(( \cor_asp|index\(12) ) + ( VCC ) + ( \cor_asp|Add0~82\ ))
-- \cor_asp|Add0~86\ = CARRY(( \cor_asp|index\(12) ) + ( VCC ) + ( \cor_asp|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index\(12),
	cin => \cor_asp|Add0~82\,
	sumout => \cor_asp|Add0~85_sumout\,
	cout => \cor_asp|Add0~86\);

-- Location: FF_X30_Y8_N37
\cor_asp|index[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~85_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(12));

-- Location: LABCELL_X30_Y8_N39
\cor_asp|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~89_sumout\ = SUM(( \cor_asp|index\(13) ) + ( VCC ) + ( \cor_asp|Add0~86\ ))
-- \cor_asp|Add0~90\ = CARRY(( \cor_asp|index\(13) ) + ( VCC ) + ( \cor_asp|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(13),
	cin => \cor_asp|Add0~86\,
	sumout => \cor_asp|Add0~89_sumout\,
	cout => \cor_asp|Add0~90\);

-- Location: FF_X30_Y8_N40
\cor_asp|index[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~89_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index[13]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y8_N42
\cor_asp|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~93_sumout\ = SUM(( \cor_asp|index\(14) ) + ( VCC ) + ( \cor_asp|Add0~90\ ))
-- \cor_asp|Add0~94\ = CARRY(( \cor_asp|index\(14) ) + ( VCC ) + ( \cor_asp|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index\(14),
	cin => \cor_asp|Add0~90\,
	sumout => \cor_asp|Add0~93_sumout\,
	cout => \cor_asp|Add0~94\);

-- Location: FF_X30_Y8_N43
\cor_asp|index[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~93_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(14));

-- Location: FF_X30_Y8_N47
\cor_asp|index[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~97_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index[15]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y8_N45
\cor_asp|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~97_sumout\ = SUM(( \cor_asp|index[15]~DUPLICATE_q\ ) + ( VCC ) + ( \cor_asp|Add0~94\ ))
-- \cor_asp|Add0~98\ = CARRY(( \cor_asp|index[15]~DUPLICATE_q\ ) + ( VCC ) + ( \cor_asp|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index[15]~DUPLICATE_q\,
	cin => \cor_asp|Add0~94\,
	sumout => \cor_asp|Add0~97_sumout\,
	cout => \cor_asp|Add0~98\);

-- Location: FF_X30_Y8_N46
\cor_asp|index[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~97_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(15));

-- Location: FF_X30_Y8_N50
\cor_asp|index[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~101_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index[16]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y8_N48
\cor_asp|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~101_sumout\ = SUM(( \cor_asp|index[16]~DUPLICATE_q\ ) + ( VCC ) + ( \cor_asp|Add0~98\ ))
-- \cor_asp|Add0~102\ = CARRY(( \cor_asp|index[16]~DUPLICATE_q\ ) + ( VCC ) + ( \cor_asp|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index[16]~DUPLICATE_q\,
	cin => \cor_asp|Add0~98\,
	sumout => \cor_asp|Add0~101_sumout\,
	cout => \cor_asp|Add0~102\);

-- Location: FF_X30_Y8_N49
\cor_asp|index[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~101_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(16));

-- Location: FF_X30_Y8_N34
\cor_asp|index[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~81_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index[11]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y8_N48
\cor_asp|correlation[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~2_combout\ = ( !\cor_asp|index[11]~DUPLICATE_q\ & ( !\cor_asp|index\(12) & ( (!\cor_asp|index[13]~DUPLICATE_q\ & (!\cor_asp|index\(14) & (!\cor_asp|index\(15) & !\cor_asp|index\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index[13]~DUPLICATE_q\,
	datab => \cor_asp|ALT_INV_index\(14),
	datac => \cor_asp|ALT_INV_index\(15),
	datad => \cor_asp|ALT_INV_index\(16),
	datae => \cor_asp|ALT_INV_index[11]~DUPLICATE_q\,
	dataf => \cor_asp|ALT_INV_index\(12),
	combout => \cor_asp|correlation[0]~2_combout\);

-- Location: MLABCELL_X25_Y6_N0
\cor_asp|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~0_combout\ = ( \cor_asp|index\(0) & ( (!\cor_asp|index\(1)) # (((!\cor_asp|index\(4)) # (\cor_asp|index\(2))) # (\cor_asp|index\(3))) ) ) # ( !\cor_asp|index\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111011111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~0_combout\);

-- Location: FF_X30_Y8_N22
\cor_asp|index[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~113_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index[7]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y8_N6
\cor_asp|correlation[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~3_combout\ = ( !\cor_asp|index\(8) & ( (!\cor_asp|index\(5) & (!\cor_asp|index\(6) & (!\cor_asp|index[7]~DUPLICATE_q\ & !\cor_asp|index\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(5),
	datab => \cor_asp|ALT_INV_index\(6),
	datac => \cor_asp|ALT_INV_index[7]~DUPLICATE_q\,
	datad => \cor_asp|ALT_INV_index\(9),
	dataf => \cor_asp|ALT_INV_index\(8),
	combout => \cor_asp|correlation[0]~3_combout\);

-- Location: LABCELL_X30_Y8_N51
\cor_asp|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~57_sumout\ = SUM(( \cor_asp|index\(17) ) + ( VCC ) + ( \cor_asp|Add0~102\ ))
-- \cor_asp|Add0~58\ = CARRY(( \cor_asp|index\(17) ) + ( VCC ) + ( \cor_asp|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(17),
	cin => \cor_asp|Add0~102\,
	sumout => \cor_asp|Add0~57_sumout\,
	cout => \cor_asp|Add0~58\);

-- Location: FF_X30_Y8_N52
\cor_asp|index[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~57_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(17));

-- Location: LABCELL_X30_Y8_N54
\cor_asp|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~61_sumout\ = SUM(( \cor_asp|index\(18) ) + ( VCC ) + ( \cor_asp|Add0~58\ ))
-- \cor_asp|Add0~62\ = CARRY(( \cor_asp|index\(18) ) + ( VCC ) + ( \cor_asp|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(18),
	cin => \cor_asp|Add0~58\,
	sumout => \cor_asp|Add0~61_sumout\,
	cout => \cor_asp|Add0~62\);

-- Location: FF_X30_Y8_N56
\cor_asp|index[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~61_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(18));

-- Location: LABCELL_X30_Y8_N57
\cor_asp|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~65_sumout\ = SUM(( \cor_asp|index\(19) ) + ( VCC ) + ( \cor_asp|Add0~62\ ))
-- \cor_asp|Add0~66\ = CARRY(( \cor_asp|index\(19) ) + ( VCC ) + ( \cor_asp|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(19),
	cin => \cor_asp|Add0~62\,
	sumout => \cor_asp|Add0~65_sumout\,
	cout => \cor_asp|Add0~66\);

-- Location: FF_X30_Y8_N58
\cor_asp|index[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~65_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(19));

-- Location: LABCELL_X30_Y7_N0
\cor_asp|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~69_sumout\ = SUM(( \cor_asp|index\(20) ) + ( VCC ) + ( \cor_asp|Add0~66\ ))
-- \cor_asp|Add0~70\ = CARRY(( \cor_asp|index\(20) ) + ( VCC ) + ( \cor_asp|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(20),
	cin => \cor_asp|Add0~66\,
	sumout => \cor_asp|Add0~69_sumout\,
	cout => \cor_asp|Add0~70\);

-- Location: FF_X30_Y7_N2
\cor_asp|index[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~69_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(20));

-- Location: LABCELL_X30_Y7_N3
\cor_asp|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~73_sumout\ = SUM(( \cor_asp|index\(21) ) + ( VCC ) + ( \cor_asp|Add0~70\ ))
-- \cor_asp|Add0~74\ = CARRY(( \cor_asp|index\(21) ) + ( VCC ) + ( \cor_asp|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(21),
	cin => \cor_asp|Add0~70\,
	sumout => \cor_asp|Add0~73_sumout\,
	cout => \cor_asp|Add0~74\);

-- Location: FF_X30_Y7_N5
\cor_asp|index[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~73_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(21));

-- Location: LABCELL_X30_Y7_N6
\cor_asp|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~77_sumout\ = SUM(( \cor_asp|index\(22) ) + ( VCC ) + ( \cor_asp|Add0~74\ ))
-- \cor_asp|Add0~78\ = CARRY(( \cor_asp|index\(22) ) + ( VCC ) + ( \cor_asp|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index\(22),
	cin => \cor_asp|Add0~74\,
	sumout => \cor_asp|Add0~77_sumout\,
	cout => \cor_asp|Add0~78\);

-- Location: FF_X30_Y7_N8
\cor_asp|index[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~77_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(22));

-- Location: LABCELL_X30_Y7_N42
\cor_asp|correlation[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~1_combout\ = ( !\cor_asp|index\(20) & ( !\cor_asp|index\(17) & ( (!\cor_asp|index\(18) & (!\cor_asp|index\(19) & (!\cor_asp|index\(21) & !\cor_asp|index\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(18),
	datab => \cor_asp|ALT_INV_index\(19),
	datac => \cor_asp|ALT_INV_index\(21),
	datad => \cor_asp|ALT_INV_index\(22),
	datae => \cor_asp|ALT_INV_index\(20),
	dataf => \cor_asp|ALT_INV_index\(17),
	combout => \cor_asp|correlation[0]~1_combout\);

-- Location: FF_X30_Y7_N25
\cor_asp|index[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~53_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index[28]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y7_N9
\cor_asp|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~33_sumout\ = SUM(( \cor_asp|index\(23) ) + ( VCC ) + ( \cor_asp|Add0~78\ ))
-- \cor_asp|Add0~34\ = CARRY(( \cor_asp|index\(23) ) + ( VCC ) + ( \cor_asp|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(23),
	cin => \cor_asp|Add0~78\,
	sumout => \cor_asp|Add0~33_sumout\,
	cout => \cor_asp|Add0~34\);

-- Location: FF_X30_Y7_N11
\cor_asp|index[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~33_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(23));

-- Location: LABCELL_X30_Y7_N12
\cor_asp|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~37_sumout\ = SUM(( \cor_asp|index\(24) ) + ( VCC ) + ( \cor_asp|Add0~34\ ))
-- \cor_asp|Add0~38\ = CARRY(( \cor_asp|index\(24) ) + ( VCC ) + ( \cor_asp|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index\(24),
	cin => \cor_asp|Add0~34\,
	sumout => \cor_asp|Add0~37_sumout\,
	cout => \cor_asp|Add0~38\);

-- Location: FF_X30_Y7_N14
\cor_asp|index[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~37_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(24));

-- Location: LABCELL_X30_Y7_N15
\cor_asp|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~41_sumout\ = SUM(( \cor_asp|index\(25) ) + ( VCC ) + ( \cor_asp|Add0~38\ ))
-- \cor_asp|Add0~42\ = CARRY(( \cor_asp|index\(25) ) + ( VCC ) + ( \cor_asp|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(25),
	cin => \cor_asp|Add0~38\,
	sumout => \cor_asp|Add0~41_sumout\,
	cout => \cor_asp|Add0~42\);

-- Location: FF_X30_Y7_N17
\cor_asp|index[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~41_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(25));

-- Location: LABCELL_X30_Y7_N18
\cor_asp|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~45_sumout\ = SUM(( \cor_asp|index\(26) ) + ( VCC ) + ( \cor_asp|Add0~42\ ))
-- \cor_asp|Add0~46\ = CARRY(( \cor_asp|index\(26) ) + ( VCC ) + ( \cor_asp|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_index\(26),
	cin => \cor_asp|Add0~42\,
	sumout => \cor_asp|Add0~45_sumout\,
	cout => \cor_asp|Add0~46\);

-- Location: FF_X30_Y7_N20
\cor_asp|index[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~45_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(26));

-- Location: LABCELL_X30_Y7_N21
\cor_asp|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~49_sumout\ = SUM(( \cor_asp|index\(27) ) + ( VCC ) + ( \cor_asp|Add0~46\ ))
-- \cor_asp|Add0~50\ = CARRY(( \cor_asp|index\(27) ) + ( VCC ) + ( \cor_asp|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(27),
	cin => \cor_asp|Add0~46\,
	sumout => \cor_asp|Add0~49_sumout\,
	cout => \cor_asp|Add0~50\);

-- Location: FF_X30_Y7_N23
\cor_asp|index[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~49_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(27));

-- Location: LABCELL_X30_Y7_N24
\cor_asp|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~53_sumout\ = SUM(( \cor_asp|index[28]~DUPLICATE_q\ ) + ( VCC ) + ( \cor_asp|Add0~50\ ))
-- \cor_asp|Add0~54\ = CARRY(( \cor_asp|index[28]~DUPLICATE_q\ ) + ( VCC ) + ( \cor_asp|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index[28]~DUPLICATE_q\,
	cin => \cor_asp|Add0~50\,
	sumout => \cor_asp|Add0~53_sumout\,
	cout => \cor_asp|Add0~54\);

-- Location: FF_X30_Y7_N26
\cor_asp|index[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~53_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(28));

-- Location: LABCELL_X30_Y7_N36
\cor_asp|correlation[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~0_combout\ = ( !\cor_asp|index\(27) & ( !\cor_asp|index\(23) & ( (!\cor_asp|index\(28) & (!\cor_asp|index\(24) & (!\cor_asp|index\(26) & !\cor_asp|index\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(28),
	datab => \cor_asp|ALT_INV_index\(24),
	datac => \cor_asp|ALT_INV_index\(26),
	datad => \cor_asp|ALT_INV_index\(25),
	datae => \cor_asp|ALT_INV_index\(27),
	dataf => \cor_asp|ALT_INV_index\(23),
	combout => \cor_asp|correlation[0]~0_combout\);

-- Location: LABCELL_X30_Y7_N48
\cor_asp|correlation[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~4_combout\ = ( \cor_asp|correlation[0]~0_combout\ & ( !\cor_asp|index\(10) & ( (\cor_asp|correlation[0]~2_combout\ & (!\cor_asp|Decoder0~0_combout\ & (\cor_asp|correlation[0]~3_combout\ & \cor_asp|correlation[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_correlation[0]~2_combout\,
	datab => \cor_asp|ALT_INV_Decoder0~0_combout\,
	datac => \cor_asp|ALT_INV_correlation[0]~3_combout\,
	datad => \cor_asp|ALT_INV_correlation[0]~1_combout\,
	datae => \cor_asp|ALT_INV_correlation[0]~0_combout\,
	dataf => \cor_asp|ALT_INV_index\(10),
	combout => \cor_asp|correlation[0]~4_combout\);

-- Location: LABCELL_X30_Y7_N27
\cor_asp|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~5_sumout\ = SUM(( \cor_asp|index\(29) ) + ( VCC ) + ( \cor_asp|Add0~54\ ))
-- \cor_asp|Add0~6\ = CARRY(( \cor_asp|index\(29) ) + ( VCC ) + ( \cor_asp|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(29),
	cin => \cor_asp|Add0~54\,
	sumout => \cor_asp|Add0~5_sumout\,
	cout => \cor_asp|Add0~6\);

-- Location: FF_X30_Y7_N29
\cor_asp|index[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~5_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(29));

-- Location: LABCELL_X30_Y7_N30
\cor_asp|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~9_sumout\ = SUM(( \cor_asp|index\(30) ) + ( VCC ) + ( \cor_asp|Add0~6\ ))
-- \cor_asp|Add0~10\ = CARRY(( \cor_asp|index\(30) ) + ( VCC ) + ( \cor_asp|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_index\(30),
	cin => \cor_asp|Add0~6\,
	sumout => \cor_asp|Add0~9_sumout\,
	cout => \cor_asp|Add0~10\);

-- Location: FF_X30_Y7_N32
\cor_asp|index[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~9_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(30));

-- Location: IOIBUF_X18_Y0_N58
\calc~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_calc,
	o => \calc~input_o\);

-- Location: LABCELL_X30_Y7_N33
\cor_asp|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~1_sumout\ = SUM(( \cor_asp|index\(31) ) + ( VCC ) + ( \cor_asp|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(31),
	cin => \cor_asp|Add0~10\,
	sumout => \cor_asp|Add0~1_sumout\);

-- Location: FF_X30_Y7_N35
\cor_asp|index[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|Add0~1_sumout\,
	ena => \cor_asp|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(31));

-- Location: LABCELL_X30_Y7_N54
\cor_asp|correlation[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~5_combout\ = ( \cor_asp|Equal0~0_combout\ & ( \cor_asp|index\(31) & ( \calc~input_o\ ) ) ) # ( \cor_asp|Equal0~0_combout\ & ( !\cor_asp|index\(31) & ( (\cor_asp|correlation[0]~4_combout\ & (!\cor_asp|index\(30) & 
-- (!\cor_asp|index\(29) & \calc~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_correlation[0]~4_combout\,
	datab => \cor_asp|ALT_INV_index\(30),
	datac => \cor_asp|ALT_INV_index\(29),
	datad => \ALT_INV_calc~input_o\,
	datae => \cor_asp|ALT_INV_Equal0~0_combout\,
	dataf => \cor_asp|ALT_INV_index\(31),
	combout => \cor_asp|correlation[0]~5_combout\);

-- Location: MLABCELL_X25_Y6_N3
\cor_asp|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~1_combout\ = ( \cor_asp|index\(4) ) # ( !\cor_asp|index\(4) & ( (((\cor_asp|index\(2)) # (\cor_asp|index\(0))) # (\cor_asp|index\(3))) # (\cor_asp|index\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~1_combout\);

-- Location: LABCELL_X22_Y5_N36
\cor_asp|flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|flag~0_combout\ = ( \cor_asp|flag~q\ ) # ( !\cor_asp|flag~q\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Equal0~0_combout\,
	datae => \cor_asp|ALT_INV_flag~q\,
	combout => \cor_asp|flag~0_combout\);

-- Location: FF_X22_Y5_N37
\cor_asp|flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \cor_asp|flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|flag~q\);

-- Location: LABCELL_X31_Y4_N9
\cor_asp|avgBuffer[19][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][0]~1_combout\ = ( \cor_asp|Equal0~0_combout\ & ( (!\cor_asp|Decoder0~1_combout\) # ((!\cor_asp|flag~q\ & !\calc~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101010111010101110101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~1_combout\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Equal0~0_combout\,
	combout => \cor_asp|avgBuffer[19][0]~1_combout\);

-- Location: LABCELL_X31_Y4_N36
\cor_asp|avgBuffer[0][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][0]~0_combout\ = ( !\cor_asp|flag~q\ & ( \cor_asp|Decoder0~0_combout\ & ( (!\calc~input_o\ & \cor_asp|Equal0~0_combout\) ) ) ) # ( \cor_asp|flag~q\ & ( !\cor_asp|Decoder0~0_combout\ & ( \cor_asp|Equal0~0_combout\ ) ) ) # ( 
-- !\cor_asp|flag~q\ & ( !\cor_asp|Decoder0~0_combout\ & ( \cor_asp|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_Equal0~0_combout\,
	datae => \cor_asp|ALT_INV_flag~q\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][0]~0_combout\);

-- Location: IOIBUF_X22_Y0_N35
\avgVal[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(0),
	o => \avgVal[0]~input_o\);

-- Location: LABCELL_X33_Y4_N12
\cor_asp|avgBuffer[0][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][0]~SCLR_LUT_combout\);

-- Location: IOIBUF_X24_Y0_N18
\avgVal[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(1),
	o => \avgVal[1]~input_o\);

-- Location: LABCELL_X33_Y4_N30
\cor_asp|avgBuffer[0][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][1]~SCLR_LUT_combout\);

-- Location: IOIBUF_X20_Y0_N52
\avgVal[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(2),
	o => \avgVal[2]~input_o\);

-- Location: LABCELL_X31_Y4_N12
\cor_asp|avgBuffer[0][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][2]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][2]~SCLR_LUT_combout\);

-- Location: IOIBUF_X26_Y0_N92
\avgVal[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(3),
	o => \avgVal[3]~input_o\);

-- Location: LABCELL_X33_Y4_N36
\cor_asp|avgBuffer[0][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][3]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[3]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][3]~SCLR_LUT_combout\);

-- Location: IOIBUF_X18_Y0_N41
\avgVal[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(4),
	o => \avgVal[4]~input_o\);

-- Location: LABCELL_X33_Y4_N18
\cor_asp|avgBuffer[0][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][4]~SCLR_LUT_combout\);

-- Location: IOIBUF_X24_Y0_N52
\avgVal[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(5),
	o => \avgVal[5]~input_o\);

-- Location: LABCELL_X33_Y4_N27
\cor_asp|avgBuffer[0][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][5]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~0_combout\ & \avgVal[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~0_combout\,
	datac => \ALT_INV_avgVal[5]~input_o\,
	combout => \cor_asp|avgBuffer[0][5]~SCLR_LUT_combout\);

-- Location: IOIBUF_X26_Y0_N75
\avgVal[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(6),
	o => \avgVal[6]~input_o\);

-- Location: LABCELL_X31_Y4_N24
\cor_asp|avgBuffer[0][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][6]~SCLR_LUT_combout\ = ( \avgVal[6]~input_o\ & ( !\cor_asp|Decoder0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_avgVal[6]~input_o\,
	combout => \cor_asp|avgBuffer[0][6]~SCLR_LUT_combout\);

-- Location: IOIBUF_X22_Y0_N18
\avgVal[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(7),
	o => \avgVal[7]~input_o\);

-- Location: LABCELL_X31_Y4_N6
\cor_asp|avgBuffer[0][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][7]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[7]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][7]~SCLR_LUT_combout\);

-- Location: IOIBUF_X24_Y0_N35
\avgVal[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(8),
	o => \avgVal[8]~input_o\);

-- Location: LABCELL_X31_Y4_N45
\cor_asp|avgBuffer[0][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][8]~SCLR_LUT_combout\ = ( \avgVal[8]~input_o\ & ( !\cor_asp|Decoder0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_avgVal[8]~input_o\,
	combout => \cor_asp|avgBuffer[0][8]~SCLR_LUT_combout\);

-- Location: IOIBUF_X20_Y0_N35
\avgVal[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(9),
	o => \avgVal[9]~input_o\);

-- Location: LABCELL_X31_Y4_N48
\cor_asp|avgBuffer[0][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][9]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[9]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][9]~SCLR_LUT_combout\);

-- Location: IOIBUF_X20_Y0_N1
\avgVal[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(10),
	o => \avgVal[10]~input_o\);

-- Location: LABCELL_X33_Y4_N42
\cor_asp|avgBuffer[0][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][10]~SCLR_LUT_combout\ = ( \avgVal[10]~input_o\ & ( !\cor_asp|Decoder0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[10]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][10]~SCLR_LUT_combout\);

-- Location: IOIBUF_X22_Y0_N52
\avgVal[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(11),
	o => \avgVal[11]~input_o\);

-- Location: LABCELL_X31_Y4_N30
\cor_asp|avgBuffer[0][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][11]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[11]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[11]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][11]~SCLR_LUT_combout\);

-- Location: IOIBUF_X24_Y0_N1
\avgVal[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(12),
	o => \avgVal[12]~input_o\);

-- Location: LABCELL_X31_Y4_N42
\cor_asp|avgBuffer[0][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~0_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~0_combout\,
	datad => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[0][12]~SCLR_LUT_combout\);

-- Location: IOIBUF_X16_Y0_N52
\avgVal[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(13),
	o => \avgVal[13]~input_o\);

-- Location: LABCELL_X31_Y4_N18
\cor_asp|avgBuffer[0][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][13]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][13]~SCLR_LUT_combout\);

-- Location: IOIBUF_X22_Y0_N1
\avgVal[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(14),
	o => \avgVal[14]~input_o\);

-- Location: LABCELL_X33_Y4_N24
\cor_asp|avgBuffer[0][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][14]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~0_combout\ & \avgVal[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~0_combout\,
	datad => \ALT_INV_avgVal[14]~input_o\,
	combout => \cor_asp|avgBuffer[0][14]~SCLR_LUT_combout\);

-- Location: IOIBUF_X18_Y0_N75
\avgVal[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(15),
	o => \avgVal[15]~input_o\);

-- Location: LABCELL_X33_Y4_N3
\cor_asp|avgBuffer[0][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~0_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~0_combout\,
	combout => \cor_asp|avgBuffer[0][15]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N15
\cor_asp|avgBuffer[19][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~1_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~1_combout\,
	combout => \cor_asp|avgBuffer[19][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N33
\cor_asp|avgBuffer[19][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~1_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~1_combout\,
	combout => \cor_asp|avgBuffer[19][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y4_N51
\cor_asp|avgBuffer[19][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][2]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~1_combout\ & \avgVal[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~1_combout\,
	datac => \ALT_INV_avgVal[2]~input_o\,
	combout => \cor_asp|avgBuffer[19][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N39
\cor_asp|avgBuffer[19][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][3]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~1_combout\ & ( \avgVal[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[3]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~1_combout\,
	combout => \cor_asp|avgBuffer[19][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N6
\cor_asp|avgBuffer[19][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][4]~SCLR_LUT_combout\ = ( \avgVal[4]~input_o\ & ( !\cor_asp|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[19][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N0
\cor_asp|avgBuffer[19][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~1_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~1_combout\,
	combout => \cor_asp|avgBuffer[19][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y4_N21
\cor_asp|avgBuffer[19][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][6]~SCLR_LUT_combout\ = ( \avgVal[6]~input_o\ & ( !\cor_asp|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_avgVal[6]~input_o\,
	combout => \cor_asp|avgBuffer[19][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y4_N3
\cor_asp|avgBuffer[19][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][7]~SCLR_LUT_combout\ = ( \avgVal[7]~input_o\ & ( !\cor_asp|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[19][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y4_N54
\cor_asp|avgBuffer[19][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][8]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~1_combout\ & \avgVal[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~1_combout\,
	datac => \ALT_INV_avgVal[8]~input_o\,
	combout => \cor_asp|avgBuffer[19][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y4_N57
\cor_asp|avgBuffer[19][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[19][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N54
\cor_asp|avgBuffer[19][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][10]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~1_combout\ & \avgVal[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~1_combout\,
	datad => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[19][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y4_N15
\cor_asp|avgBuffer[19][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][11]~SCLR_LUT_combout\ = (\avgVal[11]~input_o\ & !\cor_asp|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[11]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~1_combout\,
	combout => \cor_asp|avgBuffer[19][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y4_N0
\cor_asp|avgBuffer[19][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~1_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~1_combout\,
	datad => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[19][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y4_N33
\cor_asp|avgBuffer[19][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[19][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N51
\cor_asp|avgBuffer[19][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][14]~SCLR_LUT_combout\ = ( \avgVal[14]~input_o\ & ( !\cor_asp|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~1_combout\,
	combout => \cor_asp|avgBuffer[19][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N57
\cor_asp|avgBuffer[19][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][15]~SCLR_LUT_combout\ = ( \avgVal[15]~input_o\ & ( !\cor_asp|Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[19][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N33
\cor_asp|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~3_combout\ = ( \cor_asp|index\(4) ) # ( !\cor_asp|index\(4) & ( (((!\cor_asp|index\(0)) # (\cor_asp|index\(2))) # (\cor_asp|index\(3))) # (\cor_asp|index\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111111111111101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~3_combout\);

-- Location: LABCELL_X31_Y6_N27
\cor_asp|avgBuffer[18][0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][0]~3_combout\ = ( \cor_asp|Decoder0~3_combout\ & ( (\cor_asp|Equal0~0_combout\ & (!\cor_asp|flag~q\ & !\calc~input_o\)) ) ) # ( !\cor_asp|Decoder0~3_combout\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Equal0~0_combout\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][0]~3_combout\);

-- Location: MLABCELL_X25_Y6_N30
\cor_asp|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~2_combout\ = ( \cor_asp|index\(0) ) # ( !\cor_asp|index\(0) & ( (!\cor_asp|index\(1)) # (((!\cor_asp|index\(4)) # (\cor_asp|index\(2))) # (\cor_asp|index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111111111110111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~2_combout\);

-- Location: LABCELL_X31_Y6_N24
\cor_asp|avgBuffer[1][0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][0]~2_combout\ = ( \cor_asp|Decoder0~2_combout\ & ( (\cor_asp|Equal0~0_combout\ & (!\cor_asp|flag~q\ & !\calc~input_o\)) ) ) # ( !\cor_asp|Decoder0~2_combout\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Equal0~0_combout\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datad => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][0]~2_combout\);

-- Location: LABCELL_X33_Y6_N48
\cor_asp|avgBuffer[1][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~2_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N57
\cor_asp|avgBuffer[1][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~2_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N54
\cor_asp|avgBuffer[1][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][2]~SCLR_LUT_combout\ = ( \avgVal[2]~input_o\ & ( !\cor_asp|Decoder0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N42
\cor_asp|avgBuffer[1][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][3]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~2_combout\ & \avgVal[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~2_combout\,
	datad => \ALT_INV_avgVal[3]~input_o\,
	combout => \cor_asp|avgBuffer[1][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N3
\cor_asp|avgBuffer[1][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][4]~SCLR_LUT_combout\ = ( \avgVal[4]~input_o\ & ( !\cor_asp|Decoder0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N6
\cor_asp|avgBuffer[1][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~2_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N9
\cor_asp|avgBuffer[1][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~2_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N12
\cor_asp|avgBuffer[1][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][7]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~2_combout\ & ( \avgVal[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[7]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N33
\cor_asp|avgBuffer[1][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][8]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~2_combout\ & ( \avgVal[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N18
\cor_asp|avgBuffer[1][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[1][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N0
\cor_asp|avgBuffer[1][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][10]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~2_combout\ & \avgVal[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~2_combout\,
	datac => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[1][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N33
\cor_asp|avgBuffer[1][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][11]~SCLR_LUT_combout\ = ( \avgVal[11]~input_o\ & ( !\cor_asp|Decoder0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[11]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N3
\cor_asp|avgBuffer[1][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~2_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~2_combout\,
	datac => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[1][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N15
\cor_asp|avgBuffer[1][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[1][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N21
\cor_asp|avgBuffer[1][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][14]~SCLR_LUT_combout\ = ( \avgVal[14]~input_o\ & ( !\cor_asp|Decoder0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_avgVal[14]~input_o\,
	combout => \cor_asp|avgBuffer[1][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N42
\cor_asp|avgBuffer[1][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~2_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~2_combout\,
	combout => \cor_asp|avgBuffer[1][15]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N51
\cor_asp|avgBuffer[18][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N21
\cor_asp|avgBuffer[18][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N45
\cor_asp|avgBuffer[18][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][2]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N36
\cor_asp|avgBuffer[18][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][3]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~3_combout\ & \avgVal[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~3_combout\,
	datac => \ALT_INV_avgVal[3]~input_o\,
	combout => \cor_asp|avgBuffer[18][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N36
\cor_asp|avgBuffer[18][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][4]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~3_combout\ & \avgVal[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~3_combout\,
	datac => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[18][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N9
\cor_asp|avgBuffer[18][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N6
\cor_asp|avgBuffer[18][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N39
\cor_asp|avgBuffer[18][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~3_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~3_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[18][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N15
\cor_asp|avgBuffer[18][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][8]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N30
\cor_asp|avgBuffer[18][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][9]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[9]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N24
\cor_asp|avgBuffer[18][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][10]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[10]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N45
\cor_asp|avgBuffer[18][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][11]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[11]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[11]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N12
\cor_asp|avgBuffer[18][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~3_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[12]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~3_combout\,
	combout => \cor_asp|avgBuffer[18][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y6_N39
\cor_asp|avgBuffer[18][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][13]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~3_combout\ & \avgVal[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~3_combout\,
	datac => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[18][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N48
\cor_asp|avgBuffer[18][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][14]~SCLR_LUT_combout\ = ( \avgVal[14]~input_o\ & ( !\cor_asp|Decoder0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_avgVal[14]~input_o\,
	combout => \cor_asp|avgBuffer[18][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N51
\cor_asp|avgBuffer[18][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][15]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~3_combout\ & \avgVal[15]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~3_combout\,
	datac => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[18][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N15
\cor_asp|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~5_combout\ = ( \cor_asp|index\(4) ) # ( !\cor_asp|index\(4) & ( (!\cor_asp|index\(1)) # (((\cor_asp|index\(2)) # (\cor_asp|index\(0))) # (\cor_asp|index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111101111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~5_combout\);

-- Location: LABCELL_X33_Y9_N45
\cor_asp|avgBuffer[17][0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][0]~5_combout\ = ( \calc~input_o\ & ( \cor_asp|Equal0~0_combout\ & ( !\cor_asp|Decoder0~5_combout\ ) ) ) # ( !\calc~input_o\ & ( \cor_asp|Equal0~0_combout\ & ( (!\cor_asp|Decoder0~5_combout\) # (!\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~5_combout\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datae => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Equal0~0_combout\,
	combout => \cor_asp|avgBuffer[17][0]~5_combout\);

-- Location: MLABCELL_X25_Y6_N12
\cor_asp|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~4_combout\ = ( \cor_asp|index\(0) & ( (((!\cor_asp|index\(4)) # (\cor_asp|index\(2))) # (\cor_asp|index\(3))) # (\cor_asp|index\(1)) ) ) # ( !\cor_asp|index\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110111111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~4_combout\);

-- Location: LABCELL_X33_Y9_N15
\cor_asp|avgBuffer[2][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][0]~4_combout\ = ( \calc~input_o\ & ( \cor_asp|Equal0~0_combout\ & ( !\cor_asp|Decoder0~4_combout\ ) ) ) # ( !\calc~input_o\ & ( \cor_asp|Equal0~0_combout\ & ( (!\cor_asp|Decoder0~4_combout\) # (!\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~4_combout\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datae => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Equal0~0_combout\,
	combout => \cor_asp|avgBuffer[2][0]~4_combout\);

-- Location: LABCELL_X33_Y8_N15
\cor_asp|avgBuffer[2][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][0]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~4_combout\ & \avgVal[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~4_combout\,
	datac => \ALT_INV_avgVal[0]~input_o\,
	combout => \cor_asp|avgBuffer[2][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N9
\cor_asp|avgBuffer[2][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~4_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N21
\cor_asp|avgBuffer[2][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][2]~SCLR_LUT_combout\ = (\avgVal[2]~input_o\ & !\cor_asp|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[2]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N36
\cor_asp|avgBuffer[2][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][3]~SCLR_LUT_combout\ = (\avgVal[3]~input_o\ & !\cor_asp|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[3]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N0
\cor_asp|avgBuffer[2][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~4_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N24
\cor_asp|avgBuffer[2][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][5]~SCLR_LUT_combout\ = ( \avgVal[5]~input_o\ & ( !\cor_asp|Decoder0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N51
\cor_asp|avgBuffer[2][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][6]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~4_combout\ & \avgVal[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~4_combout\,
	datac => \ALT_INV_avgVal[6]~input_o\,
	combout => \cor_asp|avgBuffer[2][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N15
\cor_asp|avgBuffer[2][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~4_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~4_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[2][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N57
\cor_asp|avgBuffer[2][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][8]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~4_combout\ & ( \avgVal[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[8]~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N30
\cor_asp|avgBuffer[2][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[2][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N36
\cor_asp|avgBuffer[2][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][10]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~4_combout\ & \avgVal[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~4_combout\,
	datac => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[2][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N42
\cor_asp|avgBuffer[2][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][11]~SCLR_LUT_combout\ = (\avgVal[11]~input_o\ & !\cor_asp|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[11]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N18
\cor_asp|avgBuffer[2][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~4_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[12]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N12
\cor_asp|avgBuffer[2][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[2][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N33
\cor_asp|avgBuffer[2][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][14]~SCLR_LUT_combout\ = ( \avgVal[14]~input_o\ & ( !\cor_asp|Decoder0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~4_combout\,
	combout => \cor_asp|avgBuffer[2][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N12
\cor_asp|avgBuffer[2][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][15]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~4_combout\ & \avgVal[15]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~4_combout\,
	datac => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[2][15]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N3
\cor_asp|avgBuffer[17][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~5_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N57
\cor_asp|avgBuffer[17][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~5_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N27
\cor_asp|avgBuffer[17][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][2]~SCLR_LUT_combout\ = ( \avgVal[2]~input_o\ & ( !\cor_asp|Decoder0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N39
\cor_asp|avgBuffer[17][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][3]~SCLR_LUT_combout\ = (\avgVal[3]~input_o\ & !\cor_asp|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[3]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N42
\cor_asp|avgBuffer[17][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][4]~SCLR_LUT_combout\ = ( \avgVal[4]~input_o\ & ( !\cor_asp|Decoder0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[17][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N48
\cor_asp|avgBuffer[17][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~5_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N33
\cor_asp|avgBuffer[17][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~5_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N0
\cor_asp|avgBuffer[17][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~5_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~5_combout\,
	datad => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[17][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X29_Y8_N24
\cor_asp|avgBuffer[17][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][8]~SCLR_LUT_combout\ = ( \avgVal[8]~input_o\ & ( !\cor_asp|Decoder0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N3
\cor_asp|avgBuffer[17][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[17][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N9
\cor_asp|avgBuffer[17][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][10]~SCLR_LUT_combout\ = ( \avgVal[10]~input_o\ & ( !\cor_asp|Decoder0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[17][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N45
\cor_asp|avgBuffer[17][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][11]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~5_combout\ & ( \avgVal[11]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[11]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N39
\cor_asp|avgBuffer[17][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~5_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[12]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N21
\cor_asp|avgBuffer[17][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][13]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~5_combout\ & ( \avgVal[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y8_N45
\cor_asp|avgBuffer[17][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][14]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~5_combout\ & \avgVal[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~5_combout\,
	datac => \ALT_INV_avgVal[14]~input_o\,
	combout => \cor_asp|avgBuffer[17][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y8_N18
\cor_asp|avgBuffer[17][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~5_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~5_combout\,
	combout => \cor_asp|avgBuffer[17][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N45
\cor_asp|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~7_combout\ = ( \cor_asp|index\(4) ) # ( !\cor_asp|index\(4) & ( (!\cor_asp|index\(1)) # (((!\cor_asp|index\(0)) # (\cor_asp|index\(2))) # (\cor_asp|index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111111111110111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~7_combout\);

-- Location: LABCELL_X33_Y10_N18
\cor_asp|avgBuffer[16][0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][0]~7_combout\ = ( \cor_asp|Decoder0~7_combout\ & ( \cor_asp|Equal0~0_combout\ & ( (!\cor_asp|flag~q\ & !\calc~input_o\) ) ) ) # ( !\cor_asp|Decoder0~7_combout\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \ALT_INV_calc~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~7_combout\,
	dataf => \cor_asp|ALT_INV_Equal0~0_combout\,
	combout => \cor_asp|avgBuffer[16][0]~7_combout\);

-- Location: MLABCELL_X25_Y6_N42
\cor_asp|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~6_combout\ = ( \cor_asp|index\(0) ) # ( !\cor_asp|index\(0) & ( (((!\cor_asp|index\(4)) # (\cor_asp|index\(2))) # (\cor_asp|index\(3))) # (\cor_asp|index\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111111111111101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~6_combout\);

-- Location: LABCELL_X33_Y10_N39
\cor_asp|avgBuffer[3][0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][0]~6_combout\ = ( \cor_asp|Equal0~0_combout\ & ( (!\cor_asp|Decoder0~6_combout\) # ((!\calc~input_o\ & !\cor_asp|flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101000001111111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datad => \cor_asp|ALT_INV_Decoder0~6_combout\,
	dataf => \cor_asp|ALT_INV_Equal0~0_combout\,
	combout => \cor_asp|avgBuffer[3][0]~6_combout\);

-- Location: LABCELL_X33_Y10_N12
\cor_asp|avgBuffer[3][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][0]~SCLR_LUT_combout\ = (\avgVal[0]~input_o\ & !\cor_asp|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[0]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~6_combout\,
	combout => \cor_asp|avgBuffer[3][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N6
\cor_asp|avgBuffer[3][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~6_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_avgVal[1]~input_o\,
	combout => \cor_asp|avgBuffer[3][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N0
\cor_asp|avgBuffer[3][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][2]~SCLR_LUT_combout\ = ( \avgVal[2]~input_o\ & ( !\cor_asp|Decoder0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_avgVal[2]~input_o\,
	combout => \cor_asp|avgBuffer[3][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N51
\cor_asp|avgBuffer[3][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][3]~SCLR_LUT_combout\ = ( \avgVal[3]~input_o\ & ( !\cor_asp|Decoder0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_avgVal[3]~input_o\,
	combout => \cor_asp|avgBuffer[3][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N0
\cor_asp|avgBuffer[3][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][4]~SCLR_LUT_combout\ = ( \avgVal[4]~input_o\ & ( !\cor_asp|Decoder0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[3][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N15
\cor_asp|avgBuffer[3][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][5]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~6_combout\ & \avgVal[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	datad => \ALT_INV_avgVal[5]~input_o\,
	combout => \cor_asp|avgBuffer[3][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N3
\cor_asp|avgBuffer[3][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][6]~SCLR_LUT_combout\ = ( \avgVal[6]~input_o\ & ( !\cor_asp|Decoder0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_avgVal[6]~input_o\,
	combout => \cor_asp|avgBuffer[3][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N30
\cor_asp|avgBuffer[3][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~6_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[3][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N33
\cor_asp|avgBuffer[3][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][8]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~6_combout\ & \avgVal[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	datac => \ALT_INV_avgVal[8]~input_o\,
	combout => \cor_asp|avgBuffer[3][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N48
\cor_asp|avgBuffer[3][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[3][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N57
\cor_asp|avgBuffer[3][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][10]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~6_combout\ & ( \avgVal[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[10]~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~6_combout\,
	combout => \cor_asp|avgBuffer[3][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N39
\cor_asp|avgBuffer[3][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][11]~SCLR_LUT_combout\ = ( \avgVal[11]~input_o\ & ( !\cor_asp|Decoder0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[3][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N12
\cor_asp|avgBuffer[3][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~6_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	datac => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[3][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N42
\cor_asp|avgBuffer[3][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][13]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~6_combout\ & \avgVal[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	datac => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[3][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N36
\cor_asp|avgBuffer[3][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][14]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~6_combout\ & \avgVal[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	datac => \ALT_INV_avgVal[14]~input_o\,
	combout => \cor_asp|avgBuffer[3][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N54
\cor_asp|avgBuffer[3][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][15]~SCLR_LUT_combout\ = ( \avgVal[15]~input_o\ & ( !\cor_asp|Decoder0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~6_combout\,
	datae => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[3][15]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N36
\cor_asp|avgBuffer[16][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][0]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~7_combout\ & \avgVal[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~7_combout\,
	datad => \ALT_INV_avgVal[0]~input_o\,
	combout => \cor_asp|avgBuffer[16][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N24
\cor_asp|avgBuffer[16][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~7_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_avgVal[1]~input_o\,
	combout => \cor_asp|avgBuffer[16][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N24
\cor_asp|avgBuffer[16][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][2]~SCLR_LUT_combout\ = ( \avgVal[2]~input_o\ & ( !\cor_asp|Decoder0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_avgVal[2]~input_o\,
	combout => \cor_asp|avgBuffer[16][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N33
\cor_asp|avgBuffer[16][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][3]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~7_combout\ & ( \avgVal[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_avgVal[3]~input_o\,
	combout => \cor_asp|avgBuffer[16][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N48
\cor_asp|avgBuffer[16][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][4]~SCLR_LUT_combout\ = ( \avgVal[4]~input_o\ & ( !\cor_asp|Decoder0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[16][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N21
\cor_asp|avgBuffer[16][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][5]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~7_combout\ & \avgVal[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~7_combout\,
	datad => \ALT_INV_avgVal[5]~input_o\,
	combout => \cor_asp|avgBuffer[16][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N42
\cor_asp|avgBuffer[16][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~7_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_avgVal[6]~input_o\,
	combout => \cor_asp|avgBuffer[16][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N3
\cor_asp|avgBuffer[16][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][7]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~7_combout\ & ( \avgVal[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[7]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~7_combout\,
	combout => \cor_asp|avgBuffer[16][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X27_Y10_N27
\cor_asp|avgBuffer[16][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][8]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~7_combout\ & ( \avgVal[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~7_combout\,
	combout => \cor_asp|avgBuffer[16][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N18
\cor_asp|avgBuffer[16][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[16][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y10_N15
\cor_asp|avgBuffer[16][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][10]~SCLR_LUT_combout\ = (\avgVal[10]~input_o\ & !\cor_asp|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[10]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~7_combout\,
	combout => \cor_asp|avgBuffer[16][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N27
\cor_asp|avgBuffer[16][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][11]~SCLR_LUT_combout\ = ( \avgVal[11]~input_o\ & ( !\cor_asp|Decoder0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[16][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N6
\cor_asp|avgBuffer[16][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~7_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~7_combout\,
	datac => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[16][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N51
\cor_asp|avgBuffer[16][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][13]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~7_combout\ & ( \avgVal[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~7_combout\,
	combout => \cor_asp|avgBuffer[16][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N45
\cor_asp|avgBuffer[16][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][14]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~7_combout\ & ( \avgVal[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~7_combout\,
	combout => \cor_asp|avgBuffer[16][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y10_N9
\cor_asp|avgBuffer[16][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][15]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~7_combout\ & \avgVal[15]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~7_combout\,
	datac => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[16][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N39
\cor_asp|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~9_combout\ = ( \cor_asp|index\(4) & ( ((!\cor_asp|index\(3)) # ((!\cor_asp|index\(2)) # (\cor_asp|index\(0)))) # (\cor_asp|index\(1)) ) ) # ( !\cor_asp|index\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~9_combout\);

-- Location: LABCELL_X19_Y10_N48
\cor_asp|avgBuffer[15][0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][0]~9_combout\ = ( \cor_asp|Decoder0~9_combout\ & ( (!\cor_asp|flag~q\ & (\cor_asp|Equal0~0_combout\ & !\calc~input_o\)) ) ) # ( !\cor_asp|Decoder0~9_combout\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_flag~q\,
	datab => \cor_asp|ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][0]~9_combout\);

-- Location: MLABCELL_X25_Y6_N36
\cor_asp|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~8_combout\ = ( \cor_asp|index\(0) & ( (!\cor_asp|index\(1)) # (((!\cor_asp|index\(4)) # (!\cor_asp|index\(2))) # (\cor_asp|index\(3))) ) ) # ( !\cor_asp|index\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~8_combout\);

-- Location: LABCELL_X19_Y10_N51
\cor_asp|avgBuffer[4][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][0]~8_combout\ = ( \cor_asp|Decoder0~8_combout\ & ( (!\cor_asp|flag~q\ & (\cor_asp|Equal0~0_combout\ & !\calc~input_o\)) ) ) # ( !\cor_asp|Decoder0~8_combout\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_flag~q\,
	datab => \cor_asp|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][0]~8_combout\);

-- Location: MLABCELL_X21_Y10_N15
\cor_asp|avgBuffer[4][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][0]~SCLR_LUT_combout\ = ( \avgVal[0]~input_o\ & ( !\cor_asp|Decoder0~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~8_combout\,
	datae => \ALT_INV_avgVal[0]~input_o\,
	combout => \cor_asp|avgBuffer[4][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N45
\cor_asp|avgBuffer[4][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N30
\cor_asp|avgBuffer[4][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][2]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][2]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N18
\cor_asp|avgBuffer[4][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][3]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[3]~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N12
\cor_asp|avgBuffer[4][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N54
\cor_asp|avgBuffer[4][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][5]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~8_combout\ & \avgVal[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~8_combout\,
	datac => \ALT_INV_avgVal[5]~input_o\,
	combout => \cor_asp|avgBuffer[4][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N39
\cor_asp|avgBuffer[4][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][6]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N48
\cor_asp|avgBuffer[4][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][7]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[7]~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][7]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N3
\cor_asp|avgBuffer[4][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][8]~SCLR_LUT_combout\ = (\avgVal[8]~input_o\ & !\cor_asp|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[8]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][8]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N30
\cor_asp|avgBuffer[4][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~8_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[4][9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N33
\cor_asp|avgBuffer[4][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][10]~SCLR_LUT_combout\ = ( \avgVal[10]~input_o\ & ( !\cor_asp|Decoder0~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~8_combout\,
	dataf => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[4][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N57
\cor_asp|avgBuffer[4][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][11]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~8_combout\ & \avgVal[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~8_combout\,
	datac => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[4][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N6
\cor_asp|avgBuffer[4][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[12]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][12]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N9
\cor_asp|avgBuffer[4][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][13]~SCLR_LUT_combout\ = (\avgVal[13]~input_o\ & !\cor_asp|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[13]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N21
\cor_asp|avgBuffer[4][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][14]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N27
\cor_asp|avgBuffer[4][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~8_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~8_combout\,
	combout => \cor_asp|avgBuffer[4][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N0
\cor_asp|avgBuffer[15][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N42
\cor_asp|avgBuffer[15][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N15
\cor_asp|avgBuffer[15][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][2]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][2]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N57
\cor_asp|avgBuffer[15][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][3]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[3]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N33
\cor_asp|avgBuffer[15][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N36
\cor_asp|avgBuffer[15][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N9
\cor_asp|avgBuffer[15][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][6]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N27
\cor_asp|avgBuffer[15][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][7]~SCLR_LUT_combout\ = ( \avgVal[7]~input_o\ & ( !\cor_asp|Decoder0~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~9_combout\,
	dataf => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[15][7]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N24
\cor_asp|avgBuffer[15][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][8]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~9_combout\ & \avgVal[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~9_combout\,
	datac => \ALT_INV_avgVal[8]~input_o\,
	combout => \cor_asp|avgBuffer[15][8]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N42
\cor_asp|avgBuffer[15][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][9]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[9]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N39
\cor_asp|avgBuffer[15][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][10]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[10]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N0
\cor_asp|avgBuffer[15][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][11]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~9_combout\ & \avgVal[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~9_combout\,
	datad => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[15][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N3
\cor_asp|avgBuffer[15][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~9_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~9_combout\,
	datac => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[15][12]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y10_N6
\cor_asp|avgBuffer[15][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][13]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N18
\cor_asp|avgBuffer[15][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][14]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y10_N24
\cor_asp|avgBuffer[15][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~9_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~9_combout\,
	combout => \cor_asp|avgBuffer[15][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N21
\cor_asp|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~11_combout\ = ( \cor_asp|index\(4) & ( ((!\cor_asp|index\(3)) # ((!\cor_asp|index\(0)) # (!\cor_asp|index\(2)))) # (\cor_asp|index\(1)) ) ) # ( !\cor_asp|index\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~11_combout\);

-- Location: MLABCELL_X21_Y9_N30
\cor_asp|avgBuffer[14][0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][0]~11_combout\ = ( !\calc~input_o\ & ( \cor_asp|Decoder0~11_combout\ & ( (!\cor_asp|flag~q\ & \cor_asp|Equal0~0_combout\) ) ) ) # ( \calc~input_o\ & ( !\cor_asp|Decoder0~11_combout\ & ( \cor_asp|Equal0~0_combout\ ) ) ) # ( 
-- !\calc~input_o\ & ( !\cor_asp|Decoder0~11_combout\ & ( \cor_asp|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_Equal0~0_combout\,
	datae => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][0]~11_combout\);

-- Location: MLABCELL_X25_Y6_N18
\cor_asp|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~10_combout\ = ( \cor_asp|index\(0) ) # ( !\cor_asp|index\(0) & ( (!\cor_asp|index\(1)) # (((!\cor_asp|index\(4)) # (!\cor_asp|index\(2))) # (\cor_asp|index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~10_combout\);

-- Location: MLABCELL_X21_Y9_N51
\cor_asp|avgBuffer[5][0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][0]~10_combout\ = ( \calc~input_o\ & ( (\cor_asp|Equal0~0_combout\ & !\cor_asp|Decoder0~10_combout\) ) ) # ( !\calc~input_o\ & ( (\cor_asp|Equal0~0_combout\ & ((!\cor_asp|Decoder0~10_combout\) # (!\cor_asp|flag~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010001000100010001010100010101000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Equal0~0_combout\,
	datab => \cor_asp|ALT_INV_Decoder0~10_combout\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datae => \ALT_INV_calc~input_o\,
	combout => \cor_asp|avgBuffer[5][0]~10_combout\);

-- Location: LABCELL_X19_Y8_N24
\cor_asp|avgBuffer[5][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][0]~SCLR_LUT_combout\ = ( \avgVal[0]~input_o\ & ( !\cor_asp|Decoder0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~10_combout\,
	datae => \ALT_INV_avgVal[0]~input_o\,
	combout => \cor_asp|avgBuffer[5][0]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N33
\cor_asp|avgBuffer[5][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][1]~SCLR_LUT_combout\ = (\avgVal[1]~input_o\ & !\cor_asp|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~10_combout\,
	combout => \cor_asp|avgBuffer[5][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N48
\cor_asp|avgBuffer[5][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][2]~SCLR_LUT_combout\ = (\avgVal[2]~input_o\ & !\cor_asp|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[2]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~10_combout\,
	combout => \cor_asp|avgBuffer[5][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N42
\cor_asp|avgBuffer[5][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][3]~SCLR_LUT_combout\ = ( \avgVal[3]~input_o\ & ( !\cor_asp|Decoder0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~10_combout\,
	dataf => \ALT_INV_avgVal[3]~input_o\,
	combout => \cor_asp|avgBuffer[5][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N57
\cor_asp|avgBuffer[5][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~10_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_Decoder0~10_combout\,
	dataf => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[5][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N3
\cor_asp|avgBuffer[5][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][5]~SCLR_LUT_combout\ = (\avgVal[5]~input_o\ & !\cor_asp|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[5]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~10_combout\,
	combout => \cor_asp|avgBuffer[5][5]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N57
\cor_asp|avgBuffer[5][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][6]~SCLR_LUT_combout\ = ( \avgVal[6]~input_o\ & ( !\cor_asp|Decoder0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~10_combout\,
	datae => \ALT_INV_avgVal[6]~input_o\,
	combout => \cor_asp|avgBuffer[5][6]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N9
\cor_asp|avgBuffer[5][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~10_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~10_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[5][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N39
\cor_asp|avgBuffer[5][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][8]~SCLR_LUT_combout\ = ( \avgVal[8]~input_o\ & ( !\cor_asp|Decoder0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~10_combout\,
	datae => \ALT_INV_avgVal[8]~input_o\,
	combout => \cor_asp|avgBuffer[5][8]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N36
\cor_asp|avgBuffer[5][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~10_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[5][9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N27
\cor_asp|avgBuffer[5][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][10]~SCLR_LUT_combout\ = (\avgVal[10]~input_o\ & !\cor_asp|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[10]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~10_combout\,
	combout => \cor_asp|avgBuffer[5][10]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N0
\cor_asp|avgBuffer[5][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][11]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~10_combout\ & \avgVal[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~10_combout\,
	datad => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[5][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y8_N21
\cor_asp|avgBuffer[5][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~10_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[12]~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~10_combout\,
	combout => \cor_asp|avgBuffer[5][12]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N18
\cor_asp|avgBuffer[5][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~10_combout\,
	dataf => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[5][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N18
\cor_asp|avgBuffer[5][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][14]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~10_combout\ & ( \avgVal[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[14]~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~10_combout\,
	combout => \cor_asp|avgBuffer[5][14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N21
\cor_asp|avgBuffer[5][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][15]~SCLR_LUT_combout\ = ( \avgVal[15]~input_o\ & ( !\cor_asp|Decoder0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~10_combout\,
	dataf => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[5][15]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N51
\cor_asp|avgBuffer[14][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][0]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N3
\cor_asp|avgBuffer[14][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N33
\cor_asp|avgBuffer[14][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][2]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~11_combout\ & \avgVal[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~11_combout\,
	datac => \ALT_INV_avgVal[2]~input_o\,
	combout => \cor_asp|avgBuffer[14][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N0
\cor_asp|avgBuffer[14][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][3]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[3]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N30
\cor_asp|avgBuffer[14][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][4]~SCLR_LUT_combout\ = ( \avgVal[4]~input_o\ & ( !\cor_asp|Decoder0~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~11_combout\,
	dataf => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[14][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N45
\cor_asp|avgBuffer[14][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][5]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N30
\cor_asp|avgBuffer[14][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][6]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N15
\cor_asp|avgBuffer[14][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~11_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~11_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[14][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N15
\cor_asp|avgBuffer[14][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][8]~SCLR_LUT_combout\ = ( \avgVal[8]~input_o\ & ( !\cor_asp|Decoder0~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][8]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N45
\cor_asp|avgBuffer[14][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][9]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[9]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N12
\cor_asp|avgBuffer[14][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][10]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~11_combout\ & \avgVal[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~11_combout\,
	datac => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[14][10]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N24
\cor_asp|avgBuffer[14][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][11]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[11]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[11]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y8_N51
\cor_asp|avgBuffer[14][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[12]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][12]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N6
\cor_asp|avgBuffer[14][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][13]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y8_N9
\cor_asp|avgBuffer[14][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][14]~SCLR_LUT_combout\ = ( \avgVal[14]~input_o\ & ( !\cor_asp|Decoder0~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y8_N51
\cor_asp|avgBuffer[14][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~11_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~11_combout\,
	combout => \cor_asp|avgBuffer[14][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N51
\cor_asp|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~13_combout\ = ( \cor_asp|index\(4) & ( (!\cor_asp|index\(1)) # ((!\cor_asp|index\(3)) # ((!\cor_asp|index\(2)) # (\cor_asp|index\(0)))) ) ) # ( !\cor_asp|index\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~13_combout\);

-- Location: LABCELL_X19_Y6_N42
\cor_asp|avgBuffer[13][0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][0]~13_combout\ = ( \cor_asp|Decoder0~13_combout\ & ( (!\cor_asp|flag~q\ & (\cor_asp|Equal0~0_combout\ & !\calc~input_o\)) ) ) # ( !\cor_asp|Decoder0~13_combout\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_flag~q\,
	datab => \cor_asp|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][0]~13_combout\);

-- Location: MLABCELL_X25_Y6_N48
\cor_asp|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~12_combout\ = ( \cor_asp|index\(0) & ( (((!\cor_asp|index\(4)) # (!\cor_asp|index\(2))) # (\cor_asp|index\(3))) # (\cor_asp|index\(1)) ) ) # ( !\cor_asp|index\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~12_combout\);

-- Location: LABCELL_X19_Y6_N51
\cor_asp|avgBuffer[6][0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][0]~12_combout\ = ( !\cor_asp|Decoder0~12_combout\ & ( \calc~input_o\ & ( \cor_asp|Equal0~0_combout\ ) ) ) # ( \cor_asp|Decoder0~12_combout\ & ( !\calc~input_o\ & ( (!\cor_asp|flag~q\ & \cor_asp|Equal0~0_combout\) ) ) ) # ( 
-- !\cor_asp|Decoder0~12_combout\ & ( !\calc~input_o\ & ( \cor_asp|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000010100000101000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_Equal0~0_combout\,
	datae => \cor_asp|ALT_INV_Decoder0~12_combout\,
	dataf => \ALT_INV_calc~input_o\,
	combout => \cor_asp|avgBuffer[6][0]~12_combout\);

-- Location: LABCELL_X19_Y6_N15
\cor_asp|avgBuffer[6][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][0]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~12_combout\ & \avgVal[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datac => \ALT_INV_avgVal[0]~input_o\,
	combout => \cor_asp|avgBuffer[6][0]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N39
\cor_asp|avgBuffer[6][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][1]~SCLR_LUT_combout\ = (\avgVal[1]~input_o\ & !\cor_asp|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~12_combout\,
	combout => \cor_asp|avgBuffer[6][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N57
\cor_asp|avgBuffer[6][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][2]~SCLR_LUT_combout\ = (\avgVal[2]~input_o\ & !\cor_asp|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[2]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~12_combout\,
	combout => \cor_asp|avgBuffer[6][2]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N51
\cor_asp|avgBuffer[6][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][3]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~12_combout\ & \avgVal[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datac => \ALT_INV_avgVal[3]~input_o\,
	combout => \cor_asp|avgBuffer[6][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N12
\cor_asp|avgBuffer[6][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][4]~SCLR_LUT_combout\ = ( \avgVal[4]~input_o\ & ( !\cor_asp|Decoder0~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~12_combout\,
	dataf => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[6][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N24
\cor_asp|avgBuffer[6][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][5]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~12_combout\ & \avgVal[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datac => \ALT_INV_avgVal[5]~input_o\,
	combout => \cor_asp|avgBuffer[6][5]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N33
\cor_asp|avgBuffer[6][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~12_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[6]~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~12_combout\,
	combout => \cor_asp|avgBuffer[6][6]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N24
\cor_asp|avgBuffer[6][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~12_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[6][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N45
\cor_asp|avgBuffer[6][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][8]~SCLR_LUT_combout\ = (\avgVal[8]~input_o\ & !\cor_asp|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[8]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~12_combout\,
	combout => \cor_asp|avgBuffer[6][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N6
\cor_asp|avgBuffer[6][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][9]~SCLR_LUT_combout\ = (\avgVal[9]~input_o\ & !\cor_asp|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[9]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~12_combout\,
	combout => \cor_asp|avgBuffer[6][9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N48
\cor_asp|avgBuffer[6][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][10]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~12_combout\ & \avgVal[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datac => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[6][10]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N12
\cor_asp|avgBuffer[6][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][11]~SCLR_LUT_combout\ = ( \avgVal[11]~input_o\ & ( !\cor_asp|Decoder0~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datae => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[6][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N21
\cor_asp|avgBuffer[6][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~12_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datac => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[6][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N18
\cor_asp|avgBuffer[6][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][13]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~12_combout\ & \avgVal[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datac => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[6][13]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N0
\cor_asp|avgBuffer[6][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][14]~SCLR_LUT_combout\ = (\avgVal[14]~input_o\ & !\cor_asp|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[14]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~12_combout\,
	combout => \cor_asp|avgBuffer[6][14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N18
\cor_asp|avgBuffer[6][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][15]~SCLR_LUT_combout\ = ( \avgVal[15]~input_o\ & ( !\cor_asp|Decoder0~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~12_combout\,
	datae => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[6][15]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N36
\cor_asp|avgBuffer[13][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][0]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~13_combout\ & \avgVal[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~13_combout\,
	datad => \ALT_INV_avgVal[0]~input_o\,
	combout => \cor_asp|avgBuffer[13][0]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N36
\cor_asp|avgBuffer[13][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~13_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N54
\cor_asp|avgBuffer[13][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][2]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~13_combout\ & ( \avgVal[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][2]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N42
\cor_asp|avgBuffer[13][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][3]~SCLR_LUT_combout\ = ( \avgVal[3]~input_o\ & ( !\cor_asp|Decoder0~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~13_combout\,
	dataf => \ALT_INV_avgVal[3]~input_o\,
	combout => \cor_asp|avgBuffer[13][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N0
\cor_asp|avgBuffer[13][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][4]~SCLR_LUT_combout\ = ( \avgVal[4]~input_o\ & ( !\cor_asp|Decoder0~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~13_combout\,
	dataf => \ALT_INV_avgVal[4]~input_o\,
	combout => \cor_asp|avgBuffer[13][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N9
\cor_asp|avgBuffer[13][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~13_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][5]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N27
\cor_asp|avgBuffer[13][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~13_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][6]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N9
\cor_asp|avgBuffer[13][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][7]~SCLR_LUT_combout\ = ( \avgVal[7]~input_o\ & ( !\cor_asp|Decoder0~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~13_combout\,
	dataf => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[13][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N27
\cor_asp|avgBuffer[13][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][8]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~13_combout\ & ( \avgVal[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N33
\cor_asp|avgBuffer[13][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[9]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N3
\cor_asp|avgBuffer[13][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][10]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~13_combout\ & ( \avgVal[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[10]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][10]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N45
\cor_asp|avgBuffer[13][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][11]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~13_combout\ & \avgVal[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~13_combout\,
	datad => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[13][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N3
\cor_asp|avgBuffer[13][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~13_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~13_combout\,
	datac => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[13][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y6_N39
\cor_asp|avgBuffer[13][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~13_combout\,
	dataf => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[13][13]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N57
\cor_asp|avgBuffer[13][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][14]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~13_combout\ & ( \avgVal[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~13_combout\,
	combout => \cor_asp|avgBuffer[13][14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y6_N6
\cor_asp|avgBuffer[13][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][15]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~13_combout\ & \avgVal[15]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~13_combout\,
	datac => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[13][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N9
\cor_asp|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~15_combout\ = ( \cor_asp|index\(4) & ( (!\cor_asp|index\(1)) # ((!\cor_asp|index\(3)) # ((!\cor_asp|index\(0)) # (!\cor_asp|index\(2)))) ) ) # ( !\cor_asp|index\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~15_combout\);

-- Location: MLABCELL_X21_Y2_N12
\cor_asp|avgBuffer[12][0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][0]~15_combout\ = ( \cor_asp|Equal0~0_combout\ & ( \calc~input_o\ & ( !\cor_asp|Decoder0~15_combout\ ) ) ) # ( \cor_asp|Equal0~0_combout\ & ( !\calc~input_o\ & ( (!\cor_asp|flag~q\) # (!\cor_asp|Decoder0~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_Decoder0~15_combout\,
	datae => \cor_asp|ALT_INV_Equal0~0_combout\,
	dataf => \ALT_INV_calc~input_o\,
	combout => \cor_asp|avgBuffer[12][0]~15_combout\);

-- Location: MLABCELL_X25_Y6_N6
\cor_asp|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~14_combout\ = ( \cor_asp|index\(0) ) # ( !\cor_asp|index\(0) & ( (((!\cor_asp|index\(4)) # (!\cor_asp|index\(2))) # (\cor_asp|index\(3))) # (\cor_asp|index\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110111111111111111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~14_combout\);

-- Location: LABCELL_X22_Y5_N30
\cor_asp|avgBuffer[7][0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][0]~14_combout\ = ( \cor_asp|flag~q\ & ( \calc~input_o\ & ( (\cor_asp|Equal0~0_combout\ & !\cor_asp|Decoder0~14_combout\) ) ) ) # ( !\cor_asp|flag~q\ & ( \calc~input_o\ & ( (\cor_asp|Equal0~0_combout\ & !\cor_asp|Decoder0~14_combout\) 
-- ) ) ) # ( \cor_asp|flag~q\ & ( !\calc~input_o\ & ( (\cor_asp|Equal0~0_combout\ & !\cor_asp|Decoder0~14_combout\) ) ) ) # ( !\cor_asp|flag~q\ & ( !\calc~input_o\ & ( \cor_asp|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Equal0~0_combout\,
	datab => \cor_asp|ALT_INV_Decoder0~14_combout\,
	datae => \cor_asp|ALT_INV_flag~q\,
	dataf => \ALT_INV_calc~input_o\,
	combout => \cor_asp|avgBuffer[7][0]~14_combout\);

-- Location: LABCELL_X19_Y4_N12
\cor_asp|avgBuffer[7][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][0]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N33
\cor_asp|avgBuffer[7][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][1]~SCLR_LUT_combout\ = ( \avgVal[1]~input_o\ & ( !\cor_asp|Decoder0~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N33
\cor_asp|avgBuffer[7][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][2]~SCLR_LUT_combout\ = ( \avgVal[2]~input_o\ & ( !\cor_asp|Decoder0~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][2]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N24
\cor_asp|avgBuffer[7][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][3]~SCLR_LUT_combout\ = ( \avgVal[3]~input_o\ & ( !\cor_asp|Decoder0~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[3]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N57
\cor_asp|avgBuffer[7][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][4]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N21
\cor_asp|avgBuffer[7][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][5]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N15
\cor_asp|avgBuffer[7][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N36
\cor_asp|avgBuffer[7][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~14_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~14_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[7][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N39
\cor_asp|avgBuffer[7][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][8]~SCLR_LUT_combout\ = ( \avgVal[8]~input_o\ & ( !\cor_asp|Decoder0~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~14_combout\,
	dataf => \ALT_INV_avgVal[8]~input_o\,
	combout => \cor_asp|avgBuffer[7][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N24
\cor_asp|avgBuffer[7][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][9]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[9]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N3
\cor_asp|avgBuffer[7][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][10]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[10]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N18
\cor_asp|avgBuffer[7][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][11]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~14_combout\ & \avgVal[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~14_combout\,
	datad => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[7][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N21
\cor_asp|avgBuffer[7][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][12]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~14_combout\ & \avgVal[12]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~14_combout\,
	datac => \ALT_INV_avgVal[12]~input_o\,
	combout => \cor_asp|avgBuffer[7][12]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N48
\cor_asp|avgBuffer[7][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][13]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[13]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][13]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N57
\cor_asp|avgBuffer[7][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][14]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][14]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N3
\cor_asp|avgBuffer[7][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~14_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~14_combout\,
	combout => \cor_asp|avgBuffer[7][15]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N27
\cor_asp|avgBuffer[12][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][0]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][0]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N0
\cor_asp|avgBuffer[12][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][1]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N54
\cor_asp|avgBuffer[12][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][2]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][2]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N6
\cor_asp|avgBuffer[12][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][3]~SCLR_LUT_combout\ = ( \avgVal[3]~input_o\ & ( !\cor_asp|Decoder0~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[3]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N15
\cor_asp|avgBuffer[12][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][4]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N36
\cor_asp|avgBuffer[12][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][5]~SCLR_LUT_combout\ = ( \avgVal[5]~input_o\ & ( !\cor_asp|Decoder0~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][5]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N18
\cor_asp|avgBuffer[12][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N6
\cor_asp|avgBuffer[12][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~15_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~15_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[12][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N0
\cor_asp|avgBuffer[12][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][8]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N9
\cor_asp|avgBuffer[12][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][9]~SCLR_LUT_combout\ = ( \avgVal[9]~input_o\ & ( !\cor_asp|Decoder0~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~15_combout\,
	dataf => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[12][9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N51
\cor_asp|avgBuffer[12][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][10]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[10]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[10]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N42
\cor_asp|avgBuffer[12][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][11]~SCLR_LUT_combout\ = ( \avgVal[11]~input_o\ & ( !\cor_asp|Decoder0~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[11]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y4_N51
\cor_asp|avgBuffer[12][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][12]~SCLR_LUT_combout\ = ( \avgVal[12]~input_o\ & ( !\cor_asp|Decoder0~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[12]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][12]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N45
\cor_asp|avgBuffer[12][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][13]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y4_N12
\cor_asp|avgBuffer[12][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][14]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[14]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~15_combout\,
	combout => \cor_asp|avgBuffer[12][14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y2_N39
\cor_asp|avgBuffer[12][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~15_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_Decoder0~15_combout\,
	dataf => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[12][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N27
\cor_asp|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~17_combout\ = ( \cor_asp|index\(4) & ( ((!\cor_asp|index\(3)) # ((\cor_asp|index\(2)) # (\cor_asp|index\(0)))) # (\cor_asp|index\(1)) ) ) # ( !\cor_asp|index\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~17_combout\);

-- Location: LABCELL_X19_Y3_N30
\cor_asp|avgBuffer[11][0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][0]~17_combout\ = ( \cor_asp|Decoder0~17_combout\ & ( (!\cor_asp|flag~q\ & (\cor_asp|Equal0~0_combout\ & !\calc~input_o\)) ) ) # ( !\cor_asp|Decoder0~17_combout\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_flag~q\,
	datab => \cor_asp|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~17_combout\,
	combout => \cor_asp|avgBuffer[11][0]~17_combout\);

-- Location: MLABCELL_X25_Y6_N57
\cor_asp|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~19_combout\ = ( \cor_asp|index\(4) & ( ((!\cor_asp|index\(3)) # ((!\cor_asp|index\(0)) # (\cor_asp|index\(2)))) # (\cor_asp|index\(1)) ) ) # ( !\cor_asp|index\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(0),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(4),
	combout => \cor_asp|Decoder0~19_combout\);

-- Location: LABCELL_X19_Y3_N33
\cor_asp|avgBuffer[10][0]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][0]~19_combout\ = ( \cor_asp|Decoder0~19_combout\ & ( (!\cor_asp|flag~q\ & (\cor_asp|Equal0~0_combout\ & !\calc~input_o\)) ) ) # ( !\cor_asp|Decoder0~19_combout\ & ( \cor_asp|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_flag~q\,
	datab => \cor_asp|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_calc~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][0]~19_combout\);

-- Location: MLABCELL_X25_Y6_N24
\cor_asp|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~16_combout\ = ( \cor_asp|index\(0) & ( (!\cor_asp|index\(1)) # ((!\cor_asp|index\(3)) # ((!\cor_asp|index\(4)) # (\cor_asp|index\(2)))) ) ) # ( !\cor_asp|index\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111110111111111111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~16_combout\);

-- Location: LABCELL_X19_Y3_N24
\cor_asp|avgBuffer[8][0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][0]~16_combout\ = ( \cor_asp|Equal0~0_combout\ & ( \cor_asp|Decoder0~16_combout\ & ( (!\cor_asp|flag~q\ & !\calc~input_o\) ) ) ) # ( \cor_asp|Equal0~0_combout\ & ( !\cor_asp|Decoder0~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_flag~q\,
	datac => \ALT_INV_calc~input_o\,
	datae => \cor_asp|ALT_INV_Equal0~0_combout\,
	dataf => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][0]~16_combout\);

-- Location: LABCELL_X19_Y2_N30
\cor_asp|avgBuffer[8][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][0]~SCLR_LUT_combout\ = (\avgVal[0]~input_o\ & !\cor_asp|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[0]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N3
\cor_asp|avgBuffer[8][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][1]~SCLR_LUT_combout\ = ( \avgVal[1]~input_o\ & ( !\cor_asp|Decoder0~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~16_combout\,
	dataf => \ALT_INV_avgVal[1]~input_o\,
	combout => \cor_asp|avgBuffer[8][1]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y2_N3
\cor_asp|avgBuffer[8][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][2]~SCLR_LUT_combout\ = ( \avgVal[2]~input_o\ & ( !\cor_asp|Decoder0~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N48
\cor_asp|avgBuffer[8][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][3]~SCLR_LUT_combout\ = (\avgVal[3]~input_o\ & !\cor_asp|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[3]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N15
\cor_asp|avgBuffer[8][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~16_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N0
\cor_asp|avgBuffer[8][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][5]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~16_combout\ & \avgVal[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~16_combout\,
	datac => \ALT_INV_avgVal[5]~input_o\,
	combout => \cor_asp|avgBuffer[8][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N57
\cor_asp|avgBuffer[8][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][6]~SCLR_LUT_combout\ = ( \avgVal[6]~input_o\ & ( !\cor_asp|Decoder0~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N57
\cor_asp|avgBuffer[8][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~16_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~16_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[8][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N30
\cor_asp|avgBuffer[8][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][8]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~16_combout\ & ( \avgVal[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N9
\cor_asp|avgBuffer[8][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][9]~SCLR_LUT_combout\ = (\avgVal[9]~input_o\ & !\cor_asp|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[9]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N18
\cor_asp|avgBuffer[8][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][10]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~16_combout\ & \avgVal[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~16_combout\,
	datac => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[8][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N21
\cor_asp|avgBuffer[8][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][11]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~16_combout\ & \avgVal[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~16_combout\,
	datad => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[8][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y2_N27
\cor_asp|avgBuffer[8][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~16_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[12]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y2_N45
\cor_asp|avgBuffer[8][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N15
\cor_asp|avgBuffer[8][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][14]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~16_combout\ & \avgVal[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~16_combout\,
	datac => \ALT_INV_avgVal[14]~input_o\,
	combout => \cor_asp|avgBuffer[8][14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y2_N33
\cor_asp|avgBuffer[8][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~16_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~16_combout\,
	combout => \cor_asp|avgBuffer[8][15]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N51
\cor_asp|avgBuffer[11][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][0]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~17_combout\ & \avgVal[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~17_combout\,
	datac => \ALT_INV_avgVal[0]~input_o\,
	combout => \cor_asp|avgBuffer[11][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N21
\cor_asp|avgBuffer[11][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~17_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~17_combout\,
	combout => \cor_asp|avgBuffer[11][1]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y2_N27
\cor_asp|avgBuffer[11][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][2]~SCLR_LUT_combout\ = ( \avgVal[2]~input_o\ & ( !\cor_asp|Decoder0~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~17_combout\,
	datae => \ALT_INV_avgVal[2]~input_o\,
	combout => \cor_asp|avgBuffer[11][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N51
\cor_asp|avgBuffer[11][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][3]~SCLR_LUT_combout\ = (\avgVal[3]~input_o\ & !\cor_asp|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[3]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~17_combout\,
	combout => \cor_asp|avgBuffer[11][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N39
\cor_asp|avgBuffer[11][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~17_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~17_combout\,
	combout => \cor_asp|avgBuffer[11][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N6
\cor_asp|avgBuffer[11][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][5]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~17_combout\ & ( \avgVal[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[5]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~17_combout\,
	combout => \cor_asp|avgBuffer[11][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N24
\cor_asp|avgBuffer[11][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][6]~SCLR_LUT_combout\ = ( \avgVal[6]~input_o\ & ( !\cor_asp|Decoder0~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~17_combout\,
	combout => \cor_asp|avgBuffer[11][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N42
\cor_asp|avgBuffer[11][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][7]~SCLR_LUT_combout\ = ( \avgVal[7]~input_o\ & ( !\cor_asp|Decoder0~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~17_combout\,
	dataf => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[11][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N48
\cor_asp|avgBuffer[11][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][8]~SCLR_LUT_combout\ = ( \avgVal[8]~input_o\ & ( !\cor_asp|Decoder0~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~17_combout\,
	dataf => \ALT_INV_avgVal[8]~input_o\,
	combout => \cor_asp|avgBuffer[11][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N0
\cor_asp|avgBuffer[11][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][9]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~17_combout\ & \avgVal[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~17_combout\,
	datac => \ALT_INV_avgVal[9]~input_o\,
	combout => \cor_asp|avgBuffer[11][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N6
\cor_asp|avgBuffer[11][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][10]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~17_combout\ & \avgVal[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Decoder0~17_combout\,
	datac => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[11][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N39
\cor_asp|avgBuffer[11][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][11]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~17_combout\ & \avgVal[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~17_combout\,
	datad => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[11][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y2_N36
\cor_asp|avgBuffer[11][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~17_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[12]~input_o\,
	datae => \cor_asp|ALT_INV_Decoder0~17_combout\,
	combout => \cor_asp|avgBuffer[11][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y2_N33
\cor_asp|avgBuffer[11][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~17_combout\,
	datae => \ALT_INV_avgVal[13]~input_o\,
	combout => \cor_asp|avgBuffer[11][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N54
\cor_asp|avgBuffer[11][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][14]~SCLR_LUT_combout\ = (\avgVal[14]~input_o\ & !\cor_asp|Decoder0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[14]~input_o\,
	datad => \cor_asp|ALT_INV_Decoder0~17_combout\,
	combout => \cor_asp|avgBuffer[11][14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y2_N21
\cor_asp|avgBuffer[11][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~17_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cor_asp|ALT_INV_Decoder0~17_combout\,
	dataf => \ALT_INV_avgVal[15]~input_o\,
	combout => \cor_asp|avgBuffer[11][15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y6_N54
\cor_asp|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Decoder0~18_combout\ = ( \cor_asp|index\(0) ) # ( !\cor_asp|index\(0) & ( (!\cor_asp|index\(1)) # ((!\cor_asp|index\(3)) # ((!\cor_asp|index\(4)) # (\cor_asp|index\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111111111101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(4),
	datad => \cor_asp|ALT_INV_index\(2),
	dataf => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|Decoder0~18_combout\);

-- Location: MLABCELL_X21_Y2_N45
\cor_asp|avgBuffer[9][0]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[9][0]~18_combout\ = ( !\cor_asp|Decoder0~18_combout\ & ( \calc~input_o\ & ( \cor_asp|Equal0~0_combout\ ) ) ) # ( \cor_asp|Decoder0~18_combout\ & ( !\calc~input_o\ & ( (\cor_asp|Equal0~0_combout\ & !\cor_asp|flag~q\) ) ) ) # ( 
-- !\cor_asp|Decoder0~18_combout\ & ( !\calc~input_o\ & ( \cor_asp|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100000011000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cor_asp|ALT_INV_Equal0~0_combout\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_Decoder0~18_combout\,
	dataf => \ALT_INV_calc~input_o\,
	combout => \cor_asp|avgBuffer[9][0]~18_combout\);

-- Location: FF_X19_Y2_N40
\cor_asp|avgBuffer[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[0]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][0]~q\);

-- Location: FF_X19_Y2_N49
\cor_asp|avgBuffer[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[1]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][1]~q\);

-- Location: FF_X19_Y2_N46
\cor_asp|avgBuffer[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[2]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][2]~q\);

-- Location: FF_X19_Y2_N22
\cor_asp|avgBuffer[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[3]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][3]~q\);

-- Location: FF_X19_Y2_N19
\cor_asp|avgBuffer[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[4]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][4]~q\);

-- Location: FF_X19_Y2_N13
\cor_asp|avgBuffer[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[5]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][5]~q\);

-- Location: FF_X19_Y2_N7
\cor_asp|avgBuffer[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[6]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][6]~q\);

-- Location: FF_X19_Y2_N10
\cor_asp|avgBuffer[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[7]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][7]~q\);

-- Location: FF_X19_Y2_N25
\cor_asp|avgBuffer[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[8]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][8]~q\);

-- Location: FF_X19_Y2_N28
\cor_asp|avgBuffer[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[9]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][9]~q\);

-- Location: FF_X19_Y2_N1
\cor_asp|avgBuffer[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[10]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][10]~q\);

-- Location: FF_X19_Y2_N4
\cor_asp|avgBuffer[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[11]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][11]~q\);

-- Location: FF_X19_Y2_N58
\cor_asp|avgBuffer[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[12]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][12]~q\);

-- Location: FF_X19_Y2_N43
\cor_asp|avgBuffer[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[13]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][13]~q\);

-- Location: FF_X19_Y2_N31
\cor_asp|avgBuffer[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[14]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][14]~q\);

-- Location: FF_X19_Y2_N17
\cor_asp|avgBuffer[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \avgVal[15]~input_o\,
	sclr => \cor_asp|Decoder0~18_combout\,
	sload => VCC,
	ena => \cor_asp|avgBuffer[9][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][15]~q\);

-- Location: LABCELL_X23_Y2_N42
\cor_asp|avgBuffer[10][0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][0]~SCLR_LUT_combout\ = ( \avgVal[0]~input_o\ & ( !\cor_asp|Decoder0~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[0]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][0]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N18
\cor_asp|avgBuffer[10][1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][1]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~19_combout\ & ( \avgVal[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[1]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][1]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y2_N48
\cor_asp|avgBuffer[10][2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][2]~SCLR_LUT_combout\ = ( \avgVal[2]~input_o\ & ( !\cor_asp|Decoder0~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[2]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][2]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N27
\cor_asp|avgBuffer[10][3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][3]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~19_combout\ & \avgVal[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~19_combout\,
	datac => \ALT_INV_avgVal[3]~input_o\,
	combout => \cor_asp|avgBuffer[10][3]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N9
\cor_asp|avgBuffer[10][4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][4]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~19_combout\ & ( \avgVal[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[4]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][4]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N12
\cor_asp|avgBuffer[10][5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][5]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~19_combout\ & \avgVal[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cor_asp|ALT_INV_Decoder0~19_combout\,
	datad => \ALT_INV_avgVal[5]~input_o\,
	combout => \cor_asp|avgBuffer[10][5]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N12
\cor_asp|avgBuffer[10][6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][6]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~19_combout\ & ( \avgVal[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[6]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][6]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N3
\cor_asp|avgBuffer[10][7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][7]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~19_combout\ & \avgVal[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~19_combout\,
	datac => \ALT_INV_avgVal[7]~input_o\,
	combout => \cor_asp|avgBuffer[10][7]~SCLR_LUT_combout\);

-- Location: LABCELL_X23_Y2_N33
\cor_asp|avgBuffer[10][8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][8]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~19_combout\ & ( \avgVal[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[8]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][8]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N36
\cor_asp|avgBuffer[10][9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][9]~SCLR_LUT_combout\ = (\avgVal[9]~input_o\ & !\cor_asp|Decoder0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avgVal[9]~input_o\,
	datac => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][9]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N45
\cor_asp|avgBuffer[10][10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][10]~SCLR_LUT_combout\ = ( \avgVal[10]~input_o\ & ( !\cor_asp|Decoder0~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~19_combout\,
	dataf => \ALT_INV_avgVal[10]~input_o\,
	combout => \cor_asp|avgBuffer[10][10]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N24
\cor_asp|avgBuffer[10][11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][11]~SCLR_LUT_combout\ = (!\cor_asp|Decoder0~19_combout\ & \avgVal[11]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~19_combout\,
	datac => \ALT_INV_avgVal[11]~input_o\,
	combout => \cor_asp|avgBuffer[10][11]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y2_N15
\cor_asp|avgBuffer[10][12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][12]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~19_combout\ & ( \avgVal[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avgVal[12]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][12]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y2_N54
\cor_asp|avgBuffer[10][13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][13]~SCLR_LUT_combout\ = ( \avgVal[13]~input_o\ & ( !\cor_asp|Decoder0~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_avgVal[13]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][13]~SCLR_LUT_combout\);

-- Location: LABCELL_X19_Y2_N33
\cor_asp|avgBuffer[10][14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][14]~SCLR_LUT_combout\ = ( \avgVal[14]~input_o\ & ( !\cor_asp|Decoder0~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Decoder0~19_combout\,
	dataf => \ALT_INV_avgVal[14]~input_o\,
	combout => \cor_asp|avgBuffer[10][14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y2_N6
\cor_asp|avgBuffer[10][15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][15]~SCLR_LUT_combout\ = ( !\cor_asp|Decoder0~19_combout\ & ( \avgVal[15]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avgVal[15]~input_o\,
	dataf => \cor_asp|ALT_INV_Decoder0~19_combout\,
	combout => \cor_asp|avgBuffer[10][15]~SCLR_LUT_combout\);

-- Location: DSP_X20_Y2_N0
\cor_asp|Add1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "2",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "1",
	by_use_scan_in => "false",
	by_width => 19,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "true",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Add1~8_ACLR_bus\,
	clk => \cor_asp|Add1~8_CLK_bus\,
	ena => \cor_asp|Add1~8_ENA_bus\,
	ax => \cor_asp|Add1~8_AX_bus\,
	ay => \cor_asp|Add1~8_AY_bus\,
	bx => \cor_asp|Add1~8_BX_bus\,
	by => \cor_asp|Add1~8_BY_bus\,
	resulta => \cor_asp|Add1~8_RESULTA_bus\);

-- Location: DSP_X20_Y4_N0
\cor_asp|Mult2~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "1",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Mult2~mac_ACLR_bus\,
	clk => \cor_asp|Mult2~mac_CLK_bus\,
	ena => \cor_asp|Mult2~mac_ENA_bus\,
	ax => \cor_asp|Mult2~mac_AX_bus\,
	ay => \cor_asp|Mult2~mac_AY_bus\,
	bx => \cor_asp|Mult2~mac_BX_bus\,
	by => \cor_asp|Mult2~mac_BY_bus\,
	resulta => \cor_asp|Mult2~mac_RESULTA_bus\);

-- Location: DSP_X20_Y6_N0
\cor_asp|Mult3~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "1",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Mult3~mac_ACLR_bus\,
	clk => \cor_asp|Mult3~mac_CLK_bus\,
	ena => \cor_asp|Mult3~mac_ENA_bus\,
	ax => \cor_asp|Mult3~mac_AX_bus\,
	ay => \cor_asp|Mult3~mac_AY_bus\,
	bx => \cor_asp|Mult3~mac_BX_bus\,
	by => \cor_asp|Mult3~mac_BY_bus\,
	resulta => \cor_asp|Mult3~mac_RESULTA_bus\);

-- Location: DSP_X20_Y8_N0
\cor_asp|Mult4~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "1",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Mult4~mac_ACLR_bus\,
	clk => \cor_asp|Mult4~mac_CLK_bus\,
	ena => \cor_asp|Mult4~mac_ENA_bus\,
	ax => \cor_asp|Mult4~mac_AX_bus\,
	ay => \cor_asp|Mult4~mac_AY_bus\,
	bx => \cor_asp|Mult4~mac_BX_bus\,
	by => \cor_asp|Mult4~mac_BY_bus\,
	resulta => \cor_asp|Mult4~mac_RESULTA_bus\);

-- Location: DSP_X20_Y10_N0
\cor_asp|Mult5~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "1",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Mult5~mac_ACLR_bus\,
	clk => \cor_asp|Mult5~mac_CLK_bus\,
	ena => \cor_asp|Mult5~mac_ENA_bus\,
	ax => \cor_asp|Mult5~mac_AX_bus\,
	ay => \cor_asp|Mult5~mac_AY_bus\,
	bx => \cor_asp|Mult5~mac_BX_bus\,
	by => \cor_asp|Mult5~mac_BY_bus\,
	resulta => \cor_asp|Mult5~mac_RESULTA_bus\);

-- Location: DSP_X32_Y10_N0
\cor_asp|Mult6~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "1",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Mult6~mac_ACLR_bus\,
	clk => \cor_asp|Mult6~mac_CLK_bus\,
	ena => \cor_asp|Mult6~mac_ENA_bus\,
	ax => \cor_asp|Mult6~mac_AX_bus\,
	ay => \cor_asp|Mult6~mac_AY_bus\,
	bx => \cor_asp|Mult6~mac_BX_bus\,
	by => \cor_asp|Mult6~mac_BY_bus\,
	resulta => \cor_asp|Mult6~mac_RESULTA_bus\);

-- Location: DSP_X32_Y8_N0
\cor_asp|Mult7~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "1",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Mult7~mac_ACLR_bus\,
	clk => \cor_asp|Mult7~mac_CLK_bus\,
	ena => \cor_asp|Mult7~mac_ENA_bus\,
	ax => \cor_asp|Mult7~mac_AX_bus\,
	ay => \cor_asp|Mult7~mac_AY_bus\,
	bx => \cor_asp|Mult7~mac_BX_bus\,
	by => \cor_asp|Mult7~mac_BY_bus\,
	resulta => \cor_asp|Mult7~mac_RESULTA_bus\);

-- Location: DSP_X32_Y6_N0
\cor_asp|Mult8~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "1",
	ax_width => 18,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Mult8~mac_ACLR_bus\,
	clk => \cor_asp|Mult8~mac_CLK_bus\,
	ena => \cor_asp|Mult8~mac_ENA_bus\,
	ax => \cor_asp|Mult8~mac_AX_bus\,
	ay => \cor_asp|Mult8~mac_AY_bus\,
	bx => \cor_asp|Mult8~mac_BX_bus\,
	by => \cor_asp|Mult8~mac_BY_bus\,
	resulta => \cor_asp|Mult8~mac_RESULTA_bus\);

-- Location: DSP_X32_Y4_N0
\cor_asp|Mult9~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "2",
	ax_width => 18,
	ay_scan_in_clock => "1",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \cor_asp|Mult9~mac_ACLR_bus\,
	clk => \cor_asp|Mult9~mac_CLK_bus\,
	ena => \cor_asp|Mult9~mac_ENA_bus\,
	ax => \cor_asp|Mult9~mac_AX_bus\,
	ay => \cor_asp|Mult9~mac_AY_bus\,
	bx => \cor_asp|Mult9~mac_BX_bus\,
	by => \cor_asp|Mult9~mac_BY_bus\,
	resulta => \cor_asp|Mult9~mac_RESULTA_bus\);
END structure;


