// Seed: 2026968440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  reg id_11;
  initial if ("") id_11 <= -1;
endmodule
