

================================================================
== Vivado HLS Report for 'dct_dct_2d'
================================================================
* Date:           Sat Jun 11 12:26:00 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1717|  1717|  1717|  1717|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  792|  792|        99|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  792|  792|        99|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 4 5 }
  Pipeline-1: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / true
4 --> 
	6  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond2)
	8  / (exitcond2)
7 --> 
	6  / true
8 --> 
	10  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: row_outbuf [1/1] 2.71ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.71ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 2.71ns
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: stg_14 [1/1] 1.57ns
:3  br label %1


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond5 [1/1] 1.88ns
:1  %exitcond5 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.80ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_19 [1/1] 1.57ns
:4  br i1 %exitcond5, label %.preheader7.preheader, label %2

ST_2: stg_20 [2/2] 1.04ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_3: stg_22 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_3: stg_23 [1/1] 0.00ns
:2  br label %1


 <State 4>: 7.68ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader7.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader7 ], [ 0, %1 ]

ST_4: j [1/1] 0.00ns
.preheader7.preheader:1  %j = phi i4 [ %tmp_mid2_v, %.preheader7 ], [ 0, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader7.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader7 ], [ 0, %1 ]

ST_4: exitcond_flatten [1/1] 1.97ns
.preheader7.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next [1/1] 1.72ns
.preheader7.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_29 [1/1] 1.57ns
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.preheader6, label %.preheader7

ST_4: j_2 [1/1] 0.80ns
.preheader7:0  %j_2 = add i4 %j, 1

ST_4: exitcond [1/1] 1.88ns
.preheader7:3  %exitcond = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 [1/1] 1.37ns
.preheader7:4  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

ST_4: tmp_mid2_v [1/1] 1.37ns
.preheader7:5  %tmp_mid2_v = select i1 %exitcond, i4 %j_2, i4 %j

ST_4: tmp_mid2_cast [1/1] 0.00ns
.preheader7:6  %tmp_mid2_cast = zext i4 %tmp_mid2_v to i8

ST_4: tmp_2 [1/1] 0.00ns
.preheader7:13  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_4: tmp_4_cast [1/1] 0.00ns
.preheader7:14  %tmp_4_cast = zext i7 %tmp_2 to i8

ST_4: tmp_7 [1/1] 1.72ns
.preheader7:15  %tmp_7 = add i8 %tmp_mid2_cast, %tmp_4_cast

ST_4: tmp_7_cast [1/1] 0.00ns
.preheader7:16  %tmp_7_cast = zext i8 %tmp_7 to i64

ST_4: row_outbuf_addr [1/1] 0.00ns
.preheader7:17  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_7_cast

ST_4: row_outbuf_load [2/2] 2.71ns
.preheader7:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_4: i_6 [1/1] 0.80ns
.preheader7:24  %i_6 = add i4 %i_1_mid2, 1


 <State 5>: 5.42ns
ST_5: stg_42 [1/1] 0.00ns
.preheader7:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop_Xpose_Row)

ST_5: empty_5 [1/1] 0.00ns
.preheader7:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_5: tmp [1/1] 0.00ns
.preheader7:7  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_mid2_v, i3 0)

ST_5: tmp_1_cast [1/1] 0.00ns
.preheader7:8  %tmp_1_cast = zext i7 %tmp to i8

ST_5: stg_46 [1/1] 0.00ns
.preheader7:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_5: tmp_6 [1/1] 0.00ns
.preheader7:10  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

ST_5: stg_48 [1/1] 0.00ns
.preheader7:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_5: tmp_3_cast [1/1] 0.00ns
.preheader7:12  %tmp_3_cast = zext i4 %i_1_mid2 to i8

ST_5: tmp_9 [1/1] 1.72ns
.preheader7:18  %tmp_9 = add i8 %tmp_3_cast, %tmp_1_cast

ST_5: tmp_9_cast [1/1] 0.00ns
.preheader7:19  %tmp_9_cast = zext i8 %tmp_9 to i64

ST_5: col_inbuf_addr [1/1] 0.00ns
.preheader7:20  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_9_cast

ST_5: row_outbuf_load [1/2] 2.71ns
.preheader7:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: stg_54 [1/1] 2.71ns
.preheader7:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_5: empty_6 [1/1] 0.00ns
.preheader7:23  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_6)

ST_5: stg_56 [1/1] 0.00ns
.preheader7:25  br label %.preheader7.preheader


 <State 6>: 3.45ns
ST_6: i_2 [1/1] 0.00ns
.preheader6:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader7.preheader ]

ST_6: exitcond2 [1/1] 1.88ns
.preheader6:1  %exitcond2 = icmp eq i4 %i_2, -8

ST_6: empty_7 [1/1] 0.00ns
.preheader6:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: i_5 [1/1] 0.80ns
.preheader6:3  %i_5 = add i4 %i_2, 1

ST_6: stg_61 [1/1] 1.57ns
.preheader6:4  br i1 %exitcond2, label %.preheader.preheader, label %3

ST_6: stg_62 [2/2] 1.04ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)


 <State 7>: 0.00ns
ST_7: stg_63 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_7: stg_64 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_7: stg_65 [1/1] 0.00ns
:2  br label %.preheader6


 <State 8>: 7.68ns
ST_8: indvar_flatten1 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader6 ]

ST_8: j_1 [1/1] 0.00ns
.preheader.preheader:1  %j_1 = phi i4 [ %tmp_4_mid2_v, %.preheader ], [ 0, %.preheader6 ]

ST_8: i_3 [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader6 ]

ST_8: exitcond_flatten1 [1/1] 1.97ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_8: indvar_flatten_next1 [1/1] 1.72ns
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_8: stg_71 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %4, label %.preheader

ST_8: j_3 [1/1] 0.80ns
.preheader:0  %j_3 = add i4 %j_1, 1

ST_8: exitcond4 [1/1] 1.88ns
.preheader:3  %exitcond4 = icmp eq i4 %i_3, -8

ST_8: i_3_mid2 [1/1] 1.37ns
.preheader:4  %i_3_mid2 = select i1 %exitcond4, i4 0, i4 %i_3

ST_8: tmp_4_mid2_v [1/1] 1.37ns
.preheader:5  %tmp_4_mid2_v = select i1 %exitcond4, i4 %j_3, i4 %j_1

ST_8: tmp_4_mid2_cast [1/1] 0.00ns
.preheader:6  %tmp_4_mid2_cast = zext i4 %tmp_4_mid2_v to i8

ST_8: tmp_3 [1/1] 0.00ns
.preheader:16  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_8: tmp_14_cast [1/1] 0.00ns
.preheader:17  %tmp_14_cast = zext i7 %tmp_3 to i8

ST_8: tmp_4 [1/1] 1.72ns
.preheader:18  %tmp_4 = add i8 %tmp_4_mid2_cast, %tmp_14_cast

ST_8: tmp_15_cast [1/1] 0.00ns
.preheader:19  %tmp_15_cast = zext i8 %tmp_4 to i64

ST_8: col_outbuf_addr [1/1] 0.00ns
.preheader:20  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_15_cast

ST_8: col_outbuf_load [2/2] 2.71ns
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_8: i_7 [1/1] 0.80ns
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 9>: 5.42ns
ST_9: stg_84 [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop_Xpose_Col)

ST_9: empty_8 [1/1] 0.00ns
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_9: tmp_s [1/1] 0.00ns
.preheader:7  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_4_mid2_v, i3 0)

ST_9: tmp_11_cast [1/1] 0.00ns
.preheader:8  %tmp_11_cast = zext i7 %tmp_s to i8

ST_9: stg_88 [1/1] 0.00ns
.preheader:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_9: tmp_8 [1/1] 0.00ns
.preheader:10  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

ST_9: stg_90 [1/1] 0.00ns
.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: tmp_5_cast [1/1] 0.00ns
.preheader:12  %tmp_5_cast = zext i4 %i_3_mid2 to i8

ST_9: tmp_1 [1/1] 1.72ns
.preheader:13  %tmp_1 = add i8 %tmp_5_cast, %tmp_11_cast

ST_9: tmp_12_cast [1/1] 0.00ns
.preheader:14  %tmp_12_cast = zext i8 %tmp_1 to i64

ST_9: out_block_addr [1/1] 0.00ns
.preheader:15  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_12_cast

ST_9: col_outbuf_load [1/2] 2.71ns
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_9: stg_96 [1/1] 2.71ns
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_9: empty_9 [1/1] 0.00ns
.preheader:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_8)

ST_9: stg_98 [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 10>: 0.00ns
ST_10: stg_99 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111100000]
col_outbuf           (alloca           ) [ 00111111110]
col_inbuf            (alloca           ) [ 00111111000]
stg_14               (br               ) [ 01110000000]
i                    (phi              ) [ 00110000000]
exitcond5            (icmp             ) [ 00111100000]
empty                (speclooptripcount) [ 00000000000]
i_4                  (add              ) [ 01110000000]
stg_19               (br               ) [ 00111100000]
stg_21               (specloopname     ) [ 00000000000]
stg_22               (call             ) [ 00000000000]
stg_23               (br               ) [ 01110000000]
indvar_flatten       (phi              ) [ 00001000000]
j                    (phi              ) [ 00001000000]
i_1                  (phi              ) [ 00001000000]
exitcond_flatten     (icmp             ) [ 00001100000]
indvar_flatten_next  (add              ) [ 00101100000]
stg_29               (br               ) [ 00001111000]
j_2                  (add              ) [ 00000000000]
exitcond             (icmp             ) [ 00000000000]
i_1_mid2             (select           ) [ 00001100000]
tmp_mid2_v           (select           ) [ 00101100000]
tmp_mid2_cast        (zext             ) [ 00000000000]
tmp_2                (bitconcatenate   ) [ 00000000000]
tmp_4_cast           (zext             ) [ 00000000000]
tmp_7                (add              ) [ 00000000000]
tmp_7_cast           (zext             ) [ 00000000000]
row_outbuf_addr      (getelementptr    ) [ 00001100000]
i_6                  (add              ) [ 00101100000]
stg_42               (specloopname     ) [ 00000000000]
empty_5              (speclooptripcount) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
tmp_1_cast           (zext             ) [ 00000000000]
stg_46               (specloopname     ) [ 00000000000]
tmp_6                (specregionbegin  ) [ 00000000000]
stg_48               (specpipeline     ) [ 00000000000]
tmp_3_cast           (zext             ) [ 00000000000]
tmp_9                (add              ) [ 00000000000]
tmp_9_cast           (zext             ) [ 00000000000]
col_inbuf_addr       (getelementptr    ) [ 00000000000]
row_outbuf_load      (load             ) [ 00000000000]
stg_54               (store            ) [ 00000000000]
empty_6              (specregionend    ) [ 00000000000]
stg_56               (br               ) [ 00101100000]
i_2                  (phi              ) [ 00000011000]
exitcond2            (icmp             ) [ 00000011110]
empty_7              (speclooptripcount) [ 00000000000]
i_5                  (add              ) [ 00001011000]
stg_61               (br               ) [ 00000011110]
stg_63               (specloopname     ) [ 00000000000]
stg_64               (call             ) [ 00000000000]
stg_65               (br               ) [ 00001011000]
indvar_flatten1      (phi              ) [ 00000000100]
j_1                  (phi              ) [ 00000000100]
i_3                  (phi              ) [ 00000000100]
exitcond_flatten1    (icmp             ) [ 00000000110]
indvar_flatten_next1 (add              ) [ 00000010110]
stg_71               (br               ) [ 00000000000]
j_3                  (add              ) [ 00000000000]
exitcond4            (icmp             ) [ 00000000000]
i_3_mid2             (select           ) [ 00000000110]
tmp_4_mid2_v         (select           ) [ 00000010110]
tmp_4_mid2_cast      (zext             ) [ 00000000000]
tmp_3                (bitconcatenate   ) [ 00000000000]
tmp_14_cast          (zext             ) [ 00000000000]
tmp_4                (add              ) [ 00000000000]
tmp_15_cast          (zext             ) [ 00000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000110]
i_7                  (add              ) [ 00000010110]
stg_84               (specloopname     ) [ 00000000000]
empty_8              (speclooptripcount) [ 00000000000]
tmp_s                (bitconcatenate   ) [ 00000000000]
tmp_11_cast          (zext             ) [ 00000000000]
stg_88               (specloopname     ) [ 00000000000]
tmp_8                (specregionbegin  ) [ 00000000000]
stg_90               (specpipeline     ) [ 00000000000]
tmp_5_cast           (zext             ) [ 00000000000]
tmp_1                (add              ) [ 00000000000]
tmp_12_cast          (zext             ) [ 00000000000]
out_block_addr       (getelementptr    ) [ 00000000000]
col_outbuf_load      (load             ) [ 00000000000]
stg_96               (store            ) [ 00000000000]
empty_9              (specregionend    ) [ 00000000000]
stg_98               (br               ) [ 00000010110]
stg_99               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_1d2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop_Xpose_Col"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="row_outbuf_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="col_outbuf_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="col_inbuf_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_outbuf_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="col_inbuf_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="stg_54_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="col_outbuf_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_block_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="stg_96_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_96/9 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="indvar_flatten_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_1_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_2_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvar_flatten1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="1"/>
<pin id="180" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten1_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/8 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_3_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_3_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_dct_dct_1d2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="4" bw="4" slack="0"/>
<pin id="217" dir="0" index="5" bw="15" slack="0"/>
<pin id="218" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/2 stg_62/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exitcond5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="exitcond_flatten_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten_next_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="j_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_1_mid2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_mid2_v_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_mid2_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_4_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_7_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_6_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="1"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_1_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_3_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_9_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_9_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="exitcond2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exitcond_flatten1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="indvar_flatten_next1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="j_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="exitcond4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_3_mid2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="4" slack="0"/>
<pin id="376" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_4_mid2_v_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2_v/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_4_mid2_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_mid2_cast/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_14_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="7" slack="0"/>
<pin id="407" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_15_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="i_7_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_11_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_5_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_12_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="446" class="1005" name="exitcond5_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_4_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="455" class="1005" name="exitcond_flatten_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="459" class="1005" name="indvar_flatten_next_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_1_mid2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_mid2_v_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="475" class="1005" name="row_outbuf_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="i_6_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="485" class="1005" name="exitcond2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="i_5_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="494" class="1005" name="exitcond_flatten1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="indvar_flatten_next1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="i_3_mid2_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="1"/>
<pin id="505" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_4_mid2_v_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4_mid2_v "/>
</bind>
</comp>

<comp id="514" class="1005" name="col_outbuf_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="1"/>
<pin id="516" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="i_7_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="80" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="103" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="125" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="125" pin="4"/><net_sink comp="211" pin=4"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="211" pin=5"/></net>

<net id="224"><net_src comp="170" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="225"><net_src comp="170" pin="4"/><net_sink comp="211" pin=4"/></net>

<net id="230"><net_src comp="125" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="125" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="137" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="137" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="148" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="159" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="159" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="256" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="250" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="148" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="262" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="278" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="309"><net_src comp="262" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="340"><net_src comp="170" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="10" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="170" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="182" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="26" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="182" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="193" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="16" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="204" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="8" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="204" pin="4"/><net_sink comp="372" pin=2"/></net>

<net id="385"><net_src comp="366" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="360" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="193" pin="4"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="372" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="388" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="419"><net_src comp="372" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="30" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="449"><net_src comp="226" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="232" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="458"><net_src comp="238" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="244" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="467"><net_src comp="262" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="472"><net_src comp="270" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="478"><net_src comp="74" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="483"><net_src comp="305" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="488"><net_src comp="336" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="342" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="497"><net_src comp="348" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="354" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="506"><net_src comp="372" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="511"><net_src comp="380" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="517"><net_src comp="97" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="522"><net_src comp="415" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {9 }
 - Input state : 
	Port: dct_dct_2d : in_block | {2 3 }
	Port: dct_dct_2d : dct_coeff_table | {2 3 6 7 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		i_4 : 1
		stg_19 : 2
		stg_20 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_29 : 2
		j_2 : 1
		exitcond : 1
		i_1_mid2 : 2
		tmp_mid2_v : 2
		tmp_mid2_cast : 3
		tmp_2 : 3
		tmp_4_cast : 4
		tmp_7 : 5
		tmp_7_cast : 6
		row_outbuf_addr : 7
		row_outbuf_load : 8
		i_6 : 3
	State 5
		tmp_1_cast : 1
		tmp_9 : 2
		tmp_9_cast : 3
		col_inbuf_addr : 4
		stg_54 : 5
		empty_6 : 1
	State 6
		exitcond2 : 1
		i_5 : 1
		stg_61 : 2
		stg_62 : 1
	State 7
	State 8
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_71 : 2
		j_3 : 1
		exitcond4 : 1
		i_3_mid2 : 2
		tmp_4_mid2_v : 2
		tmp_4_mid2_cast : 3
		tmp_3 : 3
		tmp_14_cast : 4
		tmp_4 : 5
		tmp_15_cast : 6
		col_outbuf_addr : 7
		col_outbuf_load : 8
		i_7 : 3
	State 9
		tmp_11_cast : 1
		tmp_1 : 2
		tmp_12_cast : 3
		out_block_addr : 4
		stg_96 : 5
		empty_9 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_1d2_fu_211   |    1    |  4.713  |   155   |   106   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_232         |    0    |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_244 |    0    |    0    |    0    |    7    |
|          |          j_2_fu_250         |    0    |    0    |    0    |    4    |
|          |         tmp_7_fu_294        |    0    |    0    |    0    |    7    |
|          |          i_6_fu_305         |    0    |    0    |    0    |    4    |
|    add   |         tmp_9_fu_325        |    0    |    0    |    0    |    7    |
|          |          i_5_fu_342         |    0    |    0    |    0    |    4    |
|          | indvar_flatten_next1_fu_354 |    0    |    0    |    0    |    7    |
|          |          j_3_fu_360         |    0    |    0    |    0    |    4    |
|          |         tmp_4_fu_404        |    0    |    0    |    0    |    7    |
|          |          i_7_fu_415         |    0    |    0    |    0    |    4    |
|          |         tmp_1_fu_435        |    0    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_262       |    0    |    0    |    0    |    4    |
|  select  |      tmp_mid2_v_fu_270      |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_372       |    0    |    0    |    0    |    4    |
|          |     tmp_4_mid2_v_fu_380     |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond5_fu_226      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_238   |    0    |    0    |    0    |    3    |
|   icmp   |       exitcond_fu_256       |    0    |    0    |    0    |    2    |
|          |       exitcond2_fu_336      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_348  |    0    |    0    |    0    |    3    |
|          |       exitcond4_fu_366      |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     tmp_mid2_cast_fu_278    |    0    |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_290      |    0    |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_300      |    0    |    0    |    0    |    0    |
|          |      tmp_1_cast_fu_318      |    0    |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_322      |    0    |    0    |    0    |    0    |
|   zext   |      tmp_9_cast_fu_331      |    0    |    0    |    0    |    0    |
|          |    tmp_4_mid2_cast_fu_388   |    0    |    0    |    0    |    0    |
|          |      tmp_14_cast_fu_400     |    0    |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_410     |    0    |    0    |    0    |    0    |
|          |      tmp_11_cast_fu_428     |    0    |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_432      |    0    |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_441     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_2_fu_282        |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_311         |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_392        |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_421        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    1    |  4.713  |   155   |   202   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_514  |    6   |
|      exitcond2_reg_485     |    1   |
|      exitcond5_reg_446     |    1   |
|  exitcond_flatten1_reg_494 |    1   |
|  exitcond_flatten_reg_455  |    1   |
|      i_1_mid2_reg_464      |    4   |
|         i_1_reg_155        |    4   |
|         i_2_reg_166        |    4   |
|      i_3_mid2_reg_503      |    4   |
|         i_3_reg_200        |    4   |
|         i_4_reg_450        |    4   |
|         i_5_reg_489        |    4   |
|         i_6_reg_480        |    4   |
|         i_7_reg_519        |    4   |
|          i_reg_121         |    4   |
|   indvar_flatten1_reg_178  |    7   |
|indvar_flatten_next1_reg_498|    7   |
| indvar_flatten_next_reg_459|    7   |
|   indvar_flatten_reg_133   |    7   |
|         j_1_reg_189        |    4   |
|          j_reg_144         |    4   |
|   row_outbuf_addr_reg_475  |    6   |
|    tmp_4_mid2_v_reg_508    |    4   |
|     tmp_mid2_v_reg_469     |    4   |
+----------------------------+--------+
|            Total           |   100  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_80    |  p0  |   2  |   6  |   12   ||    6    |
|    grp_access_fu_103   |  p0  |   2  |   6  |   12   ||    6    |
|        i_reg_121       |  p0  |   2  |   4  |    8   ||    4    |
|       i_2_reg_166      |  p0  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d2_fu_211 |  p2  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d2_fu_211 |  p4  |   2  |   4  |    8   ||    4    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   56   ||  9.426  ||    28   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    4   |   155  |   202  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   28   |
|  Register |    -   |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   14   |   255  |   230  |
+-----------+--------+--------+--------+--------+--------+
