Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sun Dec 10 12:24:36 2017
| Host         : SiriusPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    50 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           11 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------+-------------------------------------------+------------------+----------------+
|            Clock Signal            | Enable Signal |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------------------+---------------+-------------------------------------------+------------------+----------------+
| ~GND_IBUF_BUFG                     |               |                                           |                1 |              1 |
| ~design_1_i/clk_div_0/inst/clk_out |               |                                           |                1 |              1 |
| ~design_1_i/clk_div_0/inst/clk_out |               | GND_IBUF                                  |                1 |              1 |
|  clk_IBUF_BUFG                     |               |                                           |                2 |              2 |
|  GND_IBUF                          |               |                                           |                2 |              2 |
| ~GND_IBUF_BUFG                     |               | GND_IBUF                                  |                1 |              3 |
|  GND_IBUF_BUFG                     |               |                                           |                2 |              4 |
|  design_1_i/clk_div_1/inst/clk_out |               |                                           |                3 |              4 |
|  design_1_i/clk_div_1/inst/clk_out |               | GND_IBUF_BUFG                             |                3 |              4 |
|  clk_IBUF_BUFG                     |               | design_1_i/clk_div_1/inst/clear           |                8 |             32 |
|  clk_IBUF_BUFG                     |               | design_1_i/clk_div_0/inst/clk_out_i_1_n_0 |                8 |             32 |
+------------------------------------+---------------+-------------------------------------------+------------------+----------------+


