
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xargs_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ab8 <.init>:
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	402060 <ferror@plt+0x60>
  401ac4:	ldp	x29, x30, [sp], #16
  401ac8:	ret

Disassembly of section .plt:

0000000000401ad0 <mbrtowc@plt-0x20>:
  401ad0:	stp	x16, x30, [sp, #-16]!
  401ad4:	adrp	x16, 41e000 <ferror@plt+0x1c000>
  401ad8:	ldr	x17, [x16, #4088]
  401adc:	add	x16, x16, #0xff8
  401ae0:	br	x17
  401ae4:	nop
  401ae8:	nop
  401aec:	nop

0000000000401af0 <mbrtowc@plt>:
  401af0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401af4:	ldr	x17, [x16]
  401af8:	add	x16, x16, #0x0
  401afc:	br	x17

0000000000401b00 <memcpy@plt>:
  401b00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b04:	ldr	x17, [x16, #8]
  401b08:	add	x16, x16, #0x8
  401b0c:	br	x17

0000000000401b10 <_exit@plt>:
  401b10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b14:	ldr	x17, [x16, #16]
  401b18:	add	x16, x16, #0x10
  401b1c:	br	x17

0000000000401b20 <strtoul@plt>:
  401b20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b24:	ldr	x17, [x16, #24]
  401b28:	add	x16, x16, #0x18
  401b2c:	br	x17

0000000000401b30 <strlen@plt>:
  401b30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b34:	ldr	x17, [x16, #32]
  401b38:	add	x16, x16, #0x20
  401b3c:	br	x17

0000000000401b40 <fputs@plt>:
  401b40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b44:	ldr	x17, [x16, #40]
  401b48:	add	x16, x16, #0x28
  401b4c:	br	x17

0000000000401b50 <exit@plt>:
  401b50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b54:	ldr	x17, [x16, #48]
  401b58:	add	x16, x16, #0x30
  401b5c:	br	x17

0000000000401b60 <error@plt>:
  401b60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b64:	ldr	x17, [x16, #56]
  401b68:	add	x16, x16, #0x38
  401b6c:	br	x17

0000000000401b70 <strnlen@plt>:
  401b70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b74:	ldr	x17, [x16, #64]
  401b78:	add	x16, x16, #0x40
  401b7c:	br	x17

0000000000401b80 <setenv@plt>:
  401b80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b84:	ldr	x17, [x16, #72]
  401b88:	add	x16, x16, #0x48
  401b8c:	br	x17

0000000000401b90 <putc@plt>:
  401b90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b94:	ldr	x17, [x16, #80]
  401b98:	add	x16, x16, #0x50
  401b9c:	br	x17

0000000000401ba0 <pipe@plt>:
  401ba0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ba4:	ldr	x17, [x16, #88]
  401ba8:	add	x16, x16, #0x58
  401bac:	br	x17

0000000000401bb0 <opendir@plt>:
  401bb0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401bb4:	ldr	x17, [x16, #96]
  401bb8:	add	x16, x16, #0x60
  401bbc:	br	x17

0000000000401bc0 <__cxa_atexit@plt>:
  401bc0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401bc4:	ldr	x17, [x16, #104]
  401bc8:	add	x16, x16, #0x68
  401bcc:	br	x17

0000000000401bd0 <iswcntrl@plt>:
  401bd0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401bd4:	ldr	x17, [x16, #112]
  401bd8:	add	x16, x16, #0x70
  401bdc:	br	x17

0000000000401be0 <fork@plt>:
  401be0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401be4:	ldr	x17, [x16, #120]
  401be8:	add	x16, x16, #0x78
  401bec:	br	x17

0000000000401bf0 <lseek@plt>:
  401bf0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401bf4:	ldr	x17, [x16, #128]
  401bf8:	add	x16, x16, #0x80
  401bfc:	br	x17

0000000000401c00 <__fpending@plt>:
  401c00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c04:	ldr	x17, [x16, #136]
  401c08:	add	x16, x16, #0x88
  401c0c:	br	x17

0000000000401c10 <snprintf@plt>:
  401c10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c14:	ldr	x17, [x16, #144]
  401c18:	add	x16, x16, #0x90
  401c1c:	br	x17

0000000000401c20 <fileno@plt>:
  401c20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c24:	ldr	x17, [x16, #152]
  401c28:	add	x16, x16, #0x98
  401c2c:	br	x17

0000000000401c30 <signal@plt>:
  401c30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c34:	ldr	x17, [x16, #160]
  401c38:	add	x16, x16, #0xa0
  401c3c:	br	x17

0000000000401c40 <fclose@plt>:
  401c40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c44:	ldr	x17, [x16, #168]
  401c48:	add	x16, x16, #0xa8
  401c4c:	br	x17

0000000000401c50 <getpid@plt>:
  401c50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c54:	ldr	x17, [x16, #176]
  401c58:	add	x16, x16, #0xb0
  401c5c:	br	x17

0000000000401c60 <nl_langinfo@plt>:
  401c60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c64:	ldr	x17, [x16, #184]
  401c68:	add	x16, x16, #0xb8
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c74:	ldr	x17, [x16, #192]
  401c78:	add	x16, x16, #0xc0
  401c7c:	br	x17

0000000000401c80 <wcwidth@plt>:
  401c80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c84:	ldr	x17, [x16, #200]
  401c88:	add	x16, x16, #0xc8
  401c8c:	br	x17

0000000000401c90 <open@plt>:
  401c90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c94:	ldr	x17, [x16, #208]
  401c98:	add	x16, x16, #0xd0
  401c9c:	br	x17

0000000000401ca0 <poll@plt>:
  401ca0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ca4:	ldr	x17, [x16, #216]
  401ca8:	add	x16, x16, #0xd8
  401cac:	br	x17

0000000000401cb0 <sigemptyset@plt>:
  401cb0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401cb4:	ldr	x17, [x16, #224]
  401cb8:	add	x16, x16, #0xe0
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401cc4:	ldr	x17, [x16, #232]
  401cc8:	add	x16, x16, #0xe8
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401cd4:	ldr	x17, [x16, #240]
  401cd8:	add	x16, x16, #0xf0
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ce4:	ldr	x17, [x16, #248]
  401ce8:	add	x16, x16, #0xf8
  401cec:	br	x17

0000000000401cf0 <memset@plt>:
  401cf0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401cf4:	ldr	x17, [x16, #256]
  401cf8:	add	x16, x16, #0x100
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d04:	ldr	x17, [x16, #264]
  401d08:	add	x16, x16, #0x108
  401d0c:	br	x17

0000000000401d10 <calloc@plt>:
  401d10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d14:	ldr	x17, [x16, #272]
  401d18:	add	x16, x16, #0x110
  401d1c:	br	x17

0000000000401d20 <readdir@plt>:
  401d20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d24:	ldr	x17, [x16, #280]
  401d28:	add	x16, x16, #0x118
  401d2c:	br	x17

0000000000401d30 <realloc@plt>:
  401d30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d34:	ldr	x17, [x16, #288]
  401d38:	add	x16, x16, #0x120
  401d3c:	br	x17

0000000000401d40 <getc@plt>:
  401d40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d44:	ldr	x17, [x16, #296]
  401d48:	add	x16, x16, #0x128
  401d4c:	br	x17

0000000000401d50 <closedir@plt>:
  401d50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d54:	ldr	x17, [x16, #304]
  401d58:	add	x16, x16, #0x130
  401d5c:	br	x17

0000000000401d60 <close@plt>:
  401d60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d64:	ldr	x17, [x16, #312]
  401d68:	add	x16, x16, #0x138
  401d6c:	br	x17

0000000000401d70 <sigaction@plt>:
  401d70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d74:	ldr	x17, [x16, #320]
  401d78:	add	x16, x16, #0x140
  401d7c:	br	x17

0000000000401d80 <strrchr@plt>:
  401d80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d84:	ldr	x17, [x16, #328]
  401d88:	add	x16, x16, #0x148
  401d8c:	br	x17

0000000000401d90 <__gmon_start__@plt>:
  401d90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d94:	ldr	x17, [x16, #336]
  401d98:	add	x16, x16, #0x150
  401d9c:	br	x17

0000000000401da0 <fdopendir@plt>:
  401da0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401da4:	ldr	x17, [x16, #344]
  401da8:	add	x16, x16, #0x158
  401dac:	br	x17

0000000000401db0 <write@plt>:
  401db0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401db4:	ldr	x17, [x16, #352]
  401db8:	add	x16, x16, #0x160
  401dbc:	br	x17

0000000000401dc0 <abort@plt>:
  401dc0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401dc4:	ldr	x17, [x16, #360]
  401dc8:	add	x16, x16, #0x168
  401dcc:	br	x17

0000000000401dd0 <mbsinit@plt>:
  401dd0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401dd4:	ldr	x17, [x16, #368]
  401dd8:	add	x16, x16, #0x170
  401ddc:	br	x17

0000000000401de0 <memcmp@plt>:
  401de0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401de4:	ldr	x17, [x16, #376]
  401de8:	add	x16, x16, #0x178
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401df4:	ldr	x17, [x16, #384]
  401df8:	add	x16, x16, #0x180
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e04:	ldr	x17, [x16, #392]
  401e08:	add	x16, x16, #0x188
  401e0c:	br	x17

0000000000401e10 <execvp@plt>:
  401e10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e14:	ldr	x17, [x16, #400]
  401e18:	add	x16, x16, #0x190
  401e1c:	br	x17

0000000000401e20 <strcmp@plt>:
  401e20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e24:	ldr	x17, [x16, #408]
  401e28:	add	x16, x16, #0x198
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e34:	ldr	x17, [x16, #416]
  401e38:	add	x16, x16, #0x1a0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e44:	ldr	x17, [x16, #424]
  401e48:	add	x16, x16, #0x1a8
  401e4c:	br	x17

0000000000401e50 <fseeko@plt>:
  401e50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e54:	ldr	x17, [x16, #432]
  401e58:	add	x16, x16, #0x1b0
  401e5c:	br	x17

0000000000401e60 <free@plt>:
  401e60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e64:	ldr	x17, [x16, #440]
  401e68:	add	x16, x16, #0x1b8
  401e6c:	br	x17

0000000000401e70 <__ctype_get_mb_cur_max@plt>:
  401e70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e74:	ldr	x17, [x16, #448]
  401e78:	add	x16, x16, #0x1c0
  401e7c:	br	x17

0000000000401e80 <strchr@plt>:
  401e80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e84:	ldr	x17, [x16, #456]
  401e88:	add	x16, x16, #0x1c8
  401e8c:	br	x17

0000000000401e90 <fwrite@plt>:
  401e90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e94:	ldr	x17, [x16, #464]
  401e98:	add	x16, x16, #0x1d0
  401e9c:	br	x17

0000000000401ea0 <fcntl@plt>:
  401ea0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ea4:	ldr	x17, [x16, #472]
  401ea8:	add	x16, x16, #0x1d8
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401eb4:	ldr	x17, [x16, #480]
  401eb8:	add	x16, x16, #0x1e0
  401ebc:	br	x17

0000000000401ec0 <strcpy@plt>:
  401ec0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ec4:	ldr	x17, [x16, #488]
  401ec8:	add	x16, x16, #0x1e8
  401ecc:	br	x17

0000000000401ed0 <dirfd@plt>:
  401ed0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ed4:	ldr	x17, [x16, #496]
  401ed8:	add	x16, x16, #0x1f0
  401edc:	br	x17

0000000000401ee0 <getrlimit@plt>:
  401ee0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ee4:	ldr	x17, [x16, #504]
  401ee8:	add	x16, x16, #0x1f8
  401eec:	br	x17

0000000000401ef0 <unsetenv@plt>:
  401ef0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ef4:	ldr	x17, [x16, #512]
  401ef8:	add	x16, x16, #0x200
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f04:	ldr	x17, [x16, #520]
  401f08:	add	x16, x16, #0x208
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f14:	ldr	x17, [x16, #528]
  401f18:	add	x16, x16, #0x210
  401f1c:	br	x17

0000000000401f20 <isatty@plt>:
  401f20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f24:	ldr	x17, [x16, #536]
  401f28:	add	x16, x16, #0x218
  401f2c:	br	x17

0000000000401f30 <sysconf@plt>:
  401f30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f34:	ldr	x17, [x16, #544]
  401f38:	add	x16, x16, #0x220
  401f3c:	br	x17

0000000000401f40 <dcgettext@plt>:
  401f40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f44:	ldr	x17, [x16, #552]
  401f48:	add	x16, x16, #0x228
  401f4c:	br	x17

0000000000401f50 <__freading@plt>:
  401f50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f54:	ldr	x17, [x16, #560]
  401f58:	add	x16, x16, #0x230
  401f5c:	br	x17

0000000000401f60 <dup2@plt>:
  401f60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f64:	ldr	x17, [x16, #568]
  401f68:	add	x16, x16, #0x238
  401f6c:	br	x17

0000000000401f70 <strncpy@plt>:
  401f70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f74:	ldr	x17, [x16, #576]
  401f78:	add	x16, x16, #0x240
  401f7c:	br	x17

0000000000401f80 <iswprint@plt>:
  401f80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f84:	ldr	x17, [x16, #584]
  401f88:	add	x16, x16, #0x248
  401f8c:	br	x17

0000000000401f90 <printf@plt>:
  401f90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f94:	ldr	x17, [x16, #592]
  401f98:	add	x16, x16, #0x250
  401f9c:	br	x17

0000000000401fa0 <__assert_fail@plt>:
  401fa0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fa4:	ldr	x17, [x16, #600]
  401fa8:	add	x16, x16, #0x258
  401fac:	br	x17

0000000000401fb0 <__errno_location@plt>:
  401fb0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fb4:	ldr	x17, [x16, #608]
  401fb8:	add	x16, x16, #0x260
  401fbc:	br	x17

0000000000401fc0 <getenv@plt>:
  401fc0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fc4:	ldr	x17, [x16, #616]
  401fc8:	add	x16, x16, #0x268
  401fcc:	br	x17

0000000000401fd0 <waitpid@plt>:
  401fd0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fd4:	ldr	x17, [x16, #624]
  401fd8:	add	x16, x16, #0x270
  401fdc:	br	x17

0000000000401fe0 <fprintf@plt>:
  401fe0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fe4:	ldr	x17, [x16, #632]
  401fe8:	add	x16, x16, #0x278
  401fec:	br	x17

0000000000401ff0 <setlocale@plt>:
  401ff0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ff4:	ldr	x17, [x16, #640]
  401ff8:	add	x16, x16, #0x280
  401ffc:	br	x17

0000000000402000 <ferror@plt>:
  402000:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  402004:	ldr	x17, [x16, #648]
  402008:	add	x16, x16, #0x288
  40200c:	br	x17

Disassembly of section .text:

0000000000402010 <.text>:
  402010:	mov	x29, #0x0                   	// #0
  402014:	mov	x30, #0x0                   	// #0
  402018:	mov	x5, x0
  40201c:	ldr	x1, [sp]
  402020:	add	x2, sp, #0x8
  402024:	mov	x6, sp
  402028:	movz	x0, #0x0, lsl #48
  40202c:	movk	x0, #0x0, lsl #32
  402030:	movk	x0, #0x40, lsl #16
  402034:	movk	x0, #0x3920
  402038:	movz	x3, #0x0, lsl #48
  40203c:	movk	x3, #0x0, lsl #32
  402040:	movk	x3, #0x40, lsl #16
  402044:	movk	x3, #0xa6e0
  402048:	movz	x4, #0x0, lsl #48
  40204c:	movk	x4, #0x0, lsl #32
  402050:	movk	x4, #0x40, lsl #16
  402054:	movk	x4, #0xa760
  402058:	bl	401ce0 <__libc_start_main@plt>
  40205c:	bl	401dc0 <abort@plt>
  402060:	adrp	x0, 41e000 <ferror@plt+0x1c000>
  402064:	ldr	x0, [x0, #4064]
  402068:	cbz	x0, 402070 <ferror@plt+0x70>
  40206c:	b	401d90 <__gmon_start__@plt>
  402070:	ret
  402074:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402078:	add	x0, x0, #0x310
  40207c:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402080:	add	x1, x1, #0x310
  402084:	cmp	x0, x1
  402088:	b.eq	4020bc <ferror@plt+0xbc>  // b.none
  40208c:	stp	x29, x30, [sp, #-32]!
  402090:	mov	x29, sp
  402094:	adrp	x0, 40a000 <ferror@plt+0x8000>
  402098:	ldr	x0, [x0, #1936]
  40209c:	str	x0, [sp, #24]
  4020a0:	mov	x1, x0
  4020a4:	cbz	x1, 4020b4 <ferror@plt+0xb4>
  4020a8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4020ac:	add	x0, x0, #0x310
  4020b0:	blr	x1
  4020b4:	ldp	x29, x30, [sp], #32
  4020b8:	ret
  4020bc:	ret
  4020c0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4020c4:	add	x0, x0, #0x310
  4020c8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4020cc:	add	x1, x1, #0x310
  4020d0:	sub	x0, x0, x1
  4020d4:	lsr	x1, x0, #63
  4020d8:	add	x0, x1, x0, asr #3
  4020dc:	cmp	xzr, x0, asr #1
  4020e0:	b.eq	402118 <ferror@plt+0x118>  // b.none
  4020e4:	stp	x29, x30, [sp, #-32]!
  4020e8:	mov	x29, sp
  4020ec:	asr	x1, x0, #1
  4020f0:	adrp	x0, 40a000 <ferror@plt+0x8000>
  4020f4:	ldr	x0, [x0, #1944]
  4020f8:	str	x0, [sp, #24]
  4020fc:	mov	x2, x0
  402100:	cbz	x2, 402110 <ferror@plt+0x110>
  402104:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402108:	add	x0, x0, #0x310
  40210c:	blr	x2
  402110:	ldp	x29, x30, [sp], #32
  402114:	ret
  402118:	ret
  40211c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402120:	ldrb	w0, [x0, #848]
  402124:	cbnz	w0, 402148 <ferror@plt+0x148>
  402128:	stp	x29, x30, [sp, #-16]!
  40212c:	mov	x29, sp
  402130:	bl	402074 <ferror@plt+0x74>
  402134:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402138:	mov	w1, #0x1                   	// #1
  40213c:	strb	w1, [x0, #848]
  402140:	ldp	x29, x30, [sp], #16
  402144:	ret
  402148:	ret
  40214c:	stp	x29, x30, [sp, #-16]!
  402150:	mov	x29, sp
  402154:	bl	4020c0 <ferror@plt+0xc0>
  402158:	ldp	x29, x30, [sp], #16
  40215c:	ret
  402160:	ret
  402164:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402168:	ldr	w1, [x0, #672]
  40216c:	mov	w0, #0x7fffffff            	// #2147483647
  402170:	cmp	w1, w0
  402174:	b.eq	402188 <ferror@plt+0x188>  // b.none
  402178:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  40217c:	ldr	w0, [x1, #672]
  402180:	add	w0, w0, #0x1
  402184:	str	w0, [x1, #672]
  402188:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40218c:	mov	w1, #0x1                   	// #1
  402190:	str	w1, [x0, #856]
  402194:	ret
  402198:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40219c:	ldr	w0, [x0, #672]
  4021a0:	cmp	w0, #0x1
  4021a4:	b.le	4021b8 <ferror@plt+0x1b8>
  4021a8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4021ac:	ldr	w0, [x1, #672]
  4021b0:	sub	w0, w0, #0x1
  4021b4:	str	w0, [x1, #672]
  4021b8:	ret
  4021bc:	stp	x29, x30, [sp, #-16]!
  4021c0:	mov	x29, sp
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4021cc:	add	x1, x1, #0x7a0
  4021d0:	mov	x0, #0x0                   	// #0
  4021d4:	bl	401f40 <dcgettext@plt>
  4021d8:	mov	x2, x0
  4021dc:	mov	w1, #0x0                   	// #0
  4021e0:	mov	w0, #0x1                   	// #1
  4021e4:	bl	401b60 <error@plt>
  4021e8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4021ec:	ldr	x0, [x0, #912]
  4021f0:	cbz	x0, 4021f8 <ferror@plt+0x1f8>
  4021f4:	ret
  4021f8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4021fc:	ldrb	w0, [x0, #676]
  402200:	cbnz	w0, 4021f4 <ferror@plt+0x1f4>
  402204:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402208:	add	x0, x0, #0x358
  40220c:	ldr	x1, [x0, #96]
  402210:	ldr	x0, [x0, #64]
  402214:	cmp	x1, x0
  402218:	b.eq	4021f4 <ferror@plt+0x1f4>  // b.none
  40221c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402220:	ldr	w0, [x0, #864]
  402224:	cbnz	w0, 4021f4 <ferror@plt+0x1f4>
  402228:	stp	x29, x30, [sp, #-16]!
  40222c:	mov	x29, sp
  402230:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402234:	add	x0, x0, #0x358
  402238:	add	x1, x0, #0x60
  40223c:	add	x0, x0, #0x8
  402240:	bl	404b60 <ferror@plt+0x2b60>
  402244:	ldp	x29, x30, [sp], #16
  402248:	ret
  40224c:	stp	x29, x30, [sp, #-48]!
  402250:	mov	x29, sp
  402254:	stp	x19, x20, [sp, #16]
  402258:	stp	x21, x22, [sp, #32]
  40225c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402260:	add	x0, x0, #0x358
  402264:	ldr	x21, [x0, #176]
  402268:	ldr	x22, [x0, #32]
  40226c:	sub	x22, x22, #0x1
  402270:	ldr	x1, [x0, #136]
  402274:	sub	x22, x22, x1
  402278:	add	x22, x21, x22
  40227c:	ldrb	w0, [x0, #184]
  402280:	cbnz	w0, 4023b8 <ferror@plt+0x3b8>
  402284:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  402288:	add	x20, x20, #0x358
  40228c:	ldr	x0, [x20, #192]
  402290:	bl	401d40 <getc@plt>
  402294:	mov	w19, w0
  402298:	cmn	w0, #0x1
  40229c:	b.eq	4022bc <ferror@plt+0x2bc>  // b.none
  4022a0:	ldrb	w0, [x20, #200]
  4022a4:	cmp	w0, w19
  4022a8:	b.eq	402334 <ferror@plt+0x334>  // b.none
  4022ac:	cmp	x21, x22
  4022b0:	b.cs	402390 <ferror@plt+0x390>  // b.hs, b.nlast
  4022b4:	strb	w19, [x21], #1
  4022b8:	b	40228c <ferror@plt+0x28c>
  4022bc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4022c0:	add	x0, x0, #0x358
  4022c4:	mov	w1, #0x1                   	// #1
  4022c8:	strb	w1, [x0, #184]
  4022cc:	ldr	x2, [x0, #176]
  4022d0:	cmp	x2, x21
  4022d4:	b.eq	4022f4 <ferror@plt+0x2f4>  // b.none
  4022d8:	mov	x3, x21
  4022dc:	strb	wzr, [x3], #1
  4022e0:	sub	x3, x3, x2
  4022e4:	mov	w19, w3
  4022e8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4022ec:	ldr	x0, [x0, #912]
  4022f0:	cbz	x0, 402308 <ferror@plt+0x308>
  4022f4:	mov	w0, w19
  4022f8:	ldp	x19, x20, [sp, #16]
  4022fc:	ldp	x21, x22, [sp, #32]
  402300:	ldp	x29, x30, [sp], #48
  402304:	ret
  402308:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40230c:	add	x0, x0, #0x358
  402310:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402314:	ldrb	w6, [x1, #676]
  402318:	mov	x5, #0x0                   	// #0
  40231c:	mov	x4, #0x0                   	// #0
  402320:	sxtw	x3, w3
  402324:	add	x1, x0, #0x60
  402328:	add	x0, x0, #0x8
  40232c:	bl	404710 <ferror@plt+0x2710>
  402330:	b	4022f4 <ferror@plt+0x2f4>
  402334:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402338:	add	x0, x0, #0x358
  40233c:	ldr	x1, [x0, #208]
  402340:	add	x1, x1, #0x1
  402344:	str	x1, [x0, #208]
  402348:	mov	x3, x21
  40234c:	strb	wzr, [x3], #1
  402350:	ldr	x2, [x0, #176]
  402354:	sub	x3, x3, x2
  402358:	mov	w19, w3
  40235c:	ldr	x0, [x0, #56]
  402360:	cbnz	x0, 4022f4 <ferror@plt+0x2f4>
  402364:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402368:	add	x0, x0, #0x358
  40236c:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402370:	ldrb	w6, [x1, #676]
  402374:	mov	x5, #0x0                   	// #0
  402378:	mov	x4, #0x0                   	// #0
  40237c:	sxtw	x3, w3
  402380:	add	x1, x0, #0x60
  402384:	add	x0, x0, #0x8
  402388:	bl	404710 <ferror@plt+0x2710>
  40238c:	b	4022f4 <ferror@plt+0x2f4>
  402390:	bl	4021e8 <ferror@plt+0x1e8>
  402394:	mov	w2, #0x5                   	// #5
  402398:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40239c:	add	x1, x1, #0x7c8
  4023a0:	mov	x0, #0x0                   	// #0
  4023a4:	bl	401f40 <dcgettext@plt>
  4023a8:	mov	x2, x0
  4023ac:	mov	w1, #0x0                   	// #0
  4023b0:	mov	w0, #0x1                   	// #1
  4023b4:	bl	401b60 <error@plt>
  4023b8:	mov	w19, #0xffffffff            	// #-1
  4023bc:	b	4022f4 <ferror@plt+0x2f4>
  4023c0:	stp	x29, x30, [sp, #-112]!
  4023c4:	mov	x29, sp
  4023c8:	stp	x23, x24, [sp, #48]
  4023cc:	and	w23, w0, #0xff
  4023d0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4023d4:	ldr	x0, [x0, #1072]
  4023d8:	cbz	x0, 40263c <ferror@plt+0x63c>
  4023dc:	stp	x19, x20, [sp, #16]
  4023e0:	stp	x21, x22, [sp, #32]
  4023e4:	stp	x25, x26, [sp, #64]
  4023e8:	stp	x27, x28, [sp, #80]
  4023ec:	mov	w27, w1
  4023f0:	mov	w26, #0x0                   	// #0
  4023f4:	eor	w28, w23, #0x1
  4023f8:	adrp	x24, 41f000 <ferror@plt+0x1d000>
  4023fc:	mov	x25, #0x0                   	// #0
  402400:	b	402568 <ferror@plt+0x568>
  402404:	bl	401fb0 <__errno_location@plt>
  402408:	ldr	w22, [x0]
  40240c:	cmp	w22, #0x4
  402410:	b.ne	402428 <ferror@plt+0x428>  // b.any
  402414:	ldr	w0, [x21]
  402418:	cmp	w0, #0x0
  40241c:	ccmp	w23, #0x0, #0x0, ne  // ne = any
  402420:	csinc	w19, w19, wzr, ne  // ne = any
  402424:	b	402488 <ferror@plt+0x488>
  402428:	mov	w2, #0x5                   	// #5
  40242c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402430:	add	x1, x1, #0x7e0
  402434:	mov	x0, #0x0                   	// #0
  402438:	bl	401f40 <dcgettext@plt>
  40243c:	mov	x2, x0
  402440:	mov	w1, w22
  402444:	mov	w0, #0x1                   	// #1
  402448:	bl	401b60 <error@plt>
  40244c:	ldr	x3, [x21, #224]
  402450:	cbz	x3, 402488 <ferror@plt+0x488>
  402454:	ldr	x4, [x21, #232]
  402458:	mov	w1, #0x0                   	// #0
  40245c:	mov	x2, x25
  402460:	ldr	w2, [x4, x2, lsl #2]
  402464:	cmp	w2, w0
  402468:	b.eq	40247c <ferror@plt+0x47c>  // b.none
  40246c:	add	w1, w1, #0x1
  402470:	mov	w2, w1
  402474:	cmp	x3, w1, uxtw
  402478:	b.hi	402460 <ferror@plt+0x460>  // b.pmore
  40247c:	mov	w0, w1
  402480:	cmp	x3, w1, uxtw
  402484:	b.ne	4024fc <ferror@plt+0x4fc>  // b.any
  402488:	mov	w2, w19
  40248c:	add	x1, sp, #0x6c
  402490:	mov	w0, w20
  402494:	bl	401fd0 <waitpid@plt>
  402498:	cmn	w0, #0x1
  40249c:	b.eq	402404 <ferror@plt+0x404>  // b.none
  4024a0:	cbnz	w0, 40244c <ferror@plt+0x44c>
  4024a4:	cbz	w19, 4024bc <ferror@plt+0x4bc>
  4024a8:	ldp	x19, x20, [sp, #16]
  4024ac:	ldp	x21, x22, [sp, #32]
  4024b0:	ldp	x25, x26, [sp, #64]
  4024b4:	ldp	x27, x28, [sp, #80]
  4024b8:	b	40263c <ferror@plt+0x63c>
  4024bc:	mov	w2, #0x5                   	// #5
  4024c0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4024c4:	add	x1, x1, #0x800
  4024c8:	mov	x0, #0x0                   	// #0
  4024cc:	bl	401f40 <dcgettext@plt>
  4024d0:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4024d4:	ldr	x3, [x1, #1072]
  4024d8:	mov	x2, x0
  4024dc:	mov	w1, #0x0                   	// #0
  4024e0:	mov	w0, #0x0                   	// #0
  4024e4:	bl	401b60 <error@plt>
  4024e8:	ldp	x19, x20, [sp, #16]
  4024ec:	ldp	x21, x22, [sp, #32]
  4024f0:	ldp	x25, x26, [sp, #64]
  4024f4:	ldp	x27, x28, [sp, #80]
  4024f8:	b	40263c <ferror@plt+0x63c>
  4024fc:	add	x1, x24, #0x358
  402500:	ldr	x2, [x1, #232]
  402504:	str	wzr, [x2, x0, lsl #2]
  402508:	ldr	x0, [x1, #216]
  40250c:	sub	x0, x0, #0x1
  402510:	str	x0, [x1, #216]
  402514:	add	w26, w26, #0x1
  402518:	ldrb	w0, [sp, #109]
  40251c:	cmp	w0, #0xff
  402520:	b.eq	402584 <ferror@plt+0x584>  // b.none
  402524:	ldrb	w0, [sp, #108]
  402528:	cmp	w0, #0x7f
  40252c:	b.eq	4025b8 <ferror@plt+0x5b8>  // b.none
  402530:	ldr	w0, [sp, #108]
  402534:	and	w0, w0, #0x7f
  402538:	add	w0, w0, #0x1
  40253c:	sbfx	x0, x0, #1, #7
  402540:	cmp	w0, #0x0
  402544:	b.gt	4025f0 <ferror@plt+0x5f0>
  402548:	ldrb	w0, [sp, #109]
  40254c:	cbz	w0, 40255c <ferror@plt+0x55c>
  402550:	add	x0, x24, #0x358
  402554:	mov	w1, #0x7b                  	// #123
  402558:	str	w1, [x0, #240]
  40255c:	add	x0, x24, #0x358
  402560:	ldr	x0, [x0, #216]
  402564:	cbz	x0, 40262c <ferror@plt+0x62c>
  402568:	cmp	w27, w26
  40256c:	cset	w19, ls  // ls = plast
  402570:	and	w19, w19, w28
  402574:	str	wzr, [x24, #856]
  402578:	mov	w20, #0xffffffff            	// #-1
  40257c:	add	x21, x24, #0x358
  402580:	b	402488 <ferror@plt+0x488>
  402584:	mov	w2, #0x5                   	// #5
  402588:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40258c:	add	x1, x1, #0x830
  402590:	mov	x0, #0x0                   	// #0
  402594:	bl	401f40 <dcgettext@plt>
  402598:	add	x1, x24, #0x358
  40259c:	ldr	x1, [x1, #104]
  4025a0:	ldr	x3, [x1]
  4025a4:	mov	x2, x0
  4025a8:	mov	w1, #0x0                   	// #0
  4025ac:	mov	w0, #0x7c                  	// #124
  4025b0:	bl	401b60 <error@plt>
  4025b4:	b	402524 <ferror@plt+0x524>
  4025b8:	mov	w2, #0x5                   	// #5
  4025bc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4025c0:	add	x1, x1, #0x858
  4025c4:	mov	x0, #0x0                   	// #0
  4025c8:	bl	401f40 <dcgettext@plt>
  4025cc:	add	x1, x24, #0x358
  4025d0:	ldr	x1, [x1, #104]
  4025d4:	ldrb	w4, [sp, #109]
  4025d8:	ldr	x3, [x1]
  4025dc:	mov	x2, x0
  4025e0:	mov	w1, #0x0                   	// #0
  4025e4:	mov	w0, #0x7d                  	// #125
  4025e8:	bl	401b60 <error@plt>
  4025ec:	b	402530 <ferror@plt+0x530>
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4025f8:	add	x1, x1, #0x878
  4025fc:	mov	x0, #0x0                   	// #0
  402600:	bl	401f40 <dcgettext@plt>
  402604:	add	x1, x24, #0x358
  402608:	ldr	x1, [x1, #104]
  40260c:	ldr	w4, [sp, #108]
  402610:	and	w4, w4, #0x7f
  402614:	ldr	x3, [x1]
  402618:	mov	x2, x0
  40261c:	mov	w1, #0x0                   	// #0
  402620:	mov	w0, #0x7d                  	// #125
  402624:	bl	401b60 <error@plt>
  402628:	b	402548 <ferror@plt+0x548>
  40262c:	ldp	x19, x20, [sp, #16]
  402630:	ldp	x21, x22, [sp, #32]
  402634:	ldp	x25, x26, [sp, #64]
  402638:	ldp	x27, x28, [sp, #80]
  40263c:	ldp	x23, x24, [sp, #48]
  402640:	ldp	x29, x30, [sp], #112
  402644:	ret
  402648:	stp	x29, x30, [sp, #-32]!
  40264c:	mov	x29, sp
  402650:	bl	401c50 <getpid@plt>
  402654:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402658:	ldr	w1, [x1, #1100]
  40265c:	cmp	w0, w1
  402660:	b.ne	402678 <ferror@plt+0x678>  // b.any
  402664:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402668:	ldrb	w0, [x0, #1104]
  40266c:	cbz	w0, 40269c <ferror@plt+0x69c>
  402670:	ldp	x29, x30, [sp], #32
  402674:	ret
  402678:	str	x19, [sp, #16]
  40267c:	adrp	x3, 40c000 <ferror@plt+0xa000>
  402680:	add	x3, x3, #0x0
  402684:	mov	w2, #0x616                 	// #1558
  402688:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40268c:	add	x1, x1, #0x898
  402690:	adrp	x0, 40a000 <ferror@plt+0x8000>
  402694:	add	x0, x0, #0x8a0
  402698:	bl	401fa0 <__assert_fail@plt>
  40269c:	str	x19, [sp, #16]
  4026a0:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4026a4:	add	x19, x19, #0x358
  4026a8:	mov	w0, #0x1                   	// #1
  4026ac:	strb	w0, [x19, #248]
  4026b0:	mov	w1, #0x0                   	// #0
  4026b4:	bl	4023c0 <ferror@plt+0x3c0>
  4026b8:	strb	wzr, [x19, #248]
  4026bc:	ldr	w1, [x19, #252]
  4026c0:	ldr	w0, [x19, #240]
  4026c4:	cmp	w1, w0
  4026c8:	b.ne	4026d4 <ferror@plt+0x6d4>  // b.any
  4026cc:	ldr	x19, [sp, #16]
  4026d0:	b	402670 <ferror@plt+0x670>
  4026d4:	ldr	w0, [x19, #240]
  4026d8:	bl	401b10 <_exit@plt>
  4026dc:	stp	x29, x30, [sp, #-48]!
  4026e0:	mov	x29, sp
  4026e4:	stp	x19, x20, [sp, #16]
  4026e8:	stp	x21, x22, [sp, #32]
  4026ec:	mov	w21, w0
  4026f0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4026f4:	ldr	x1, [x0, #1080]
  4026f8:	cbz	x1, 402840 <ferror@plt+0x840>
  4026fc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402700:	ldr	x2, [x0, #1088]
  402704:	mov	w19, #0x0                   	// #0
  402708:	mov	x20, #0x0                   	// #0
  40270c:	add	x4, x2, x20, lsl #2
  402710:	ldr	w3, [x2, x20, lsl #2]
  402714:	cbz	w3, 4027c8 <ferror@plt+0x7c8>
  402718:	add	w19, w19, #0x1
  40271c:	mov	w20, w19
  402720:	cmp	x1, w19, uxtw
  402724:	b.hi	40270c <ferror@plt+0x70c>  // b.pmore
  402728:	cmp	x20, x1
  40272c:	b.eq	4027d0 <ferror@plt+0x7d0>  // b.none
  402730:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402734:	ldr	x0, [x0, #1088]
  402738:	add	x4, x0, x20, lsl #2
  40273c:	ldr	w0, [x0, x20, lsl #2]
  402740:	cbnz	w0, 4027a4 <ferror@plt+0x7a4>
  402744:	str	w21, [x4]
  402748:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40274c:	add	x0, x0, #0x358
  402750:	ldr	x1, [x0, #216]
  402754:	add	x1, x1, #0x1
  402758:	str	x1, [x0, #216]
  40275c:	mov	w1, #0x1                   	// #1
  402760:	strb	w1, [x0, #256]
  402764:	mov	w0, w19
  402768:	ldp	x19, x20, [sp, #16]
  40276c:	ldp	x21, x22, [sp, #32]
  402770:	ldp	x29, x30, [sp], #48
  402774:	ret
  402778:	cmp	xzr, x1, lsr #62
  40277c:	cset	x2, ne  // ne = any
  402780:	tst	x1, #0x2000000000000000
  402784:	csinc	w2, w2, wzr, eq  // eq = none
  402788:	cbz	w2, 4027f4 <ferror@plt+0x7f4>
  40278c:	bl	409934 <ferror@plt+0x7934>
  402790:	bl	409934 <ferror@plt+0x7934>
  402794:	mov	x20, x1
  402798:	mov	w19, #0x0                   	// #0
  40279c:	mov	x1, #0x20                  	// #32
  4027a0:	b	4027f4 <ferror@plt+0x7f4>
  4027a4:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4027a8:	add	x3, x3, #0x0
  4027ac:	add	x3, x3, #0x18
  4027b0:	mov	w2, #0x596                 	// #1430
  4027b4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4027b8:	add	x1, x1, #0x898
  4027bc:	adrp	x0, 40a000 <ferror@plt+0x8000>
  4027c0:	add	x0, x0, #0x8b8
  4027c4:	bl	401fa0 <__assert_fail@plt>
  4027c8:	cmp	x20, x1
  4027cc:	b.ne	402744 <ferror@plt+0x744>  // b.any
  4027d0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4027d4:	ldr	x0, [x0, #1088]
  4027d8:	cbz	x0, 402778 <ferror@plt+0x778>
  4027dc:	mov	x2, #0x5555555555555555    	// #6148914691236517205
  4027e0:	movk	x2, #0x1555, lsl #48
  4027e4:	cmp	x1, x2
  4027e8:	b.cs	402790 <ferror@plt+0x790>  // b.hs, b.nlast
  4027ec:	add	x2, x1, #0x1
  4027f0:	add	x1, x2, x1, lsr #1
  4027f4:	adrp	x22, 41f000 <ferror@plt+0x1d000>
  4027f8:	add	x22, x22, #0x358
  4027fc:	str	x1, [x22, #224]
  402800:	lsl	x1, x1, #2
  402804:	bl	409724 <ferror@plt+0x7724>
  402808:	str	x0, [x22, #232]
  40280c:	mov	w2, w19
  402810:	ldr	x1, [x22, #224]
  402814:	cmp	x1, w19, uxtw
  402818:	b.ls	402730 <ferror@plt+0x730>  // b.plast
  40281c:	mov	w1, w19
  402820:	mov	x4, x22
  402824:	str	wzr, [x0, x2, lsl #2]
  402828:	add	w1, w1, #0x1
  40282c:	mov	w2, w1
  402830:	ldr	x3, [x4, #224]
  402834:	cmp	x3, w1, uxtw
  402838:	b.hi	402824 <ferror@plt+0x824>  // b.pmore
  40283c:	b	402730 <ferror@plt+0x730>
  402840:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402844:	ldr	x0, [x0, #1088]
  402848:	cbz	x0, 402794 <ferror@plt+0x794>
  40284c:	mov	x20, x1
  402850:	mov	w19, #0x0                   	// #0
  402854:	b	4027ec <ferror@plt+0x7ec>
  402858:	stp	x29, x30, [sp, #-112]!
  40285c:	mov	x29, sp
  402860:	stp	x21, x22, [sp, #32]
  402864:	stp	x23, x24, [sp, #48]
  402868:	stp	x27, x28, [sp, #80]
  40286c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402870:	add	x0, x0, #0x358
  402874:	ldr	x21, [x0, #176]
  402878:	ldr	x23, [x0, #32]
  40287c:	sub	x23, x23, #0x1
  402880:	ldr	x1, [x0, #136]
  402884:	sub	x23, x23, x1
  402888:	add	x23, x21, x23
  40288c:	ldrb	w28, [x0, #257]
  402890:	cbnz	w28, 402d40 <ferror@plt+0xd40>
  402894:	stp	x19, x20, [sp, #16]
  402898:	stp	x25, x26, [sp, #64]
  40289c:	mov	w25, w28
  4028a0:	mov	w0, #0x1                   	// #1
  4028a4:	str	w0, [sp, #100]
  4028a8:	mov	w24, #0xffffffff            	// #-1
  4028ac:	mov	w26, #0x0                   	// #0
  4028b0:	mov	w20, w0
  4028b4:	adrp	x22, 41f000 <ferror@plt+0x1d000>
  4028b8:	add	x22, x22, #0x358
  4028bc:	adrp	x27, 40a000 <ferror@plt+0x8000>
  4028c0:	add	x27, x27, #0x930
  4028c4:	add	x0, x22, #0x60
  4028c8:	str	x0, [sp, #104]
  4028cc:	b	402a50 <ferror@plt+0xa50>
  4028d0:	mov	w20, #0x1                   	// #1
  4028d4:	b	402a4c <ferror@plt+0xa4c>
  4028d8:	mov	w20, #0x1                   	// #1
  4028dc:	b	402a4c <ferror@plt+0xa4c>
  4028e0:	mov	w20, #0x1                   	// #1
  4028e4:	b	402a4c <ferror@plt+0xa4c>
  4028e8:	mov	w26, w19
  4028ec:	mov	w25, #0x1                   	// #1
  4028f0:	mov	w20, #0x2                   	// #2
  4028f4:	b	402a4c <ferror@plt+0xa4c>
  4028f8:	mov	w25, #0x1                   	// #1
  4028fc:	mov	w20, #0x3                   	// #3
  402900:	b	402a4c <ferror@plt+0xa4c>
  402904:	mov	w26, w19
  402908:	mov	w25, #0x1                   	// #1
  40290c:	mov	w20, #0x2                   	// #2
  402910:	b	402a4c <ferror@plt+0xa4c>
  402914:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402918:	add	x0, x0, #0x358
  40291c:	mov	w1, #0x1                   	// #1
  402920:	strb	w1, [x0, #257]
  402924:	ldr	x22, [x0, #176]
  402928:	cmp	x22, x21
  40292c:	b.eq	402d48 <ferror@plt+0xd48>  // b.none
  402930:	strb	wzr, [x21], #1
  402934:	sub	x21, x21, x22
  402938:	mov	w24, w21
  40293c:	cmp	w20, #0x2
  402940:	b.eq	40298c <ferror@plt+0x98c>  // b.none
  402944:	ldr	w0, [sp, #100]
  402948:	cbz	w0, 402974 <ferror@plt+0x974>
  40294c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402950:	ldr	x0, [x0, #1120]
  402954:	cbz	x0, 402974 <ferror@plt+0x974>
  402958:	ldrb	w2, [x0]
  40295c:	ldrb	w1, [x22]
  402960:	cmp	w2, w1
  402964:	b.ne	402974 <ferror@plt+0x974>  // b.any
  402968:	mov	x1, x22
  40296c:	bl	401e20 <strcmp@plt>
  402970:	cbz	w0, 402d58 <ferror@plt+0xd58>
  402974:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402978:	ldr	x0, [x0, #912]
  40297c:	cbz	x0, 4029f4 <ferror@plt+0x9f4>
  402980:	ldp	x19, x20, [sp, #16]
  402984:	ldp	x25, x26, [sp, #64]
  402988:	b	402b70 <ferror@plt+0xb70>
  40298c:	bl	4021e8 <ferror@plt+0x1e8>
  402990:	mov	w2, #0x5                   	// #5
  402994:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402998:	add	x1, x1, #0x8c8
  40299c:	mov	x0, #0x0                   	// #0
  4029a0:	bl	401f40 <dcgettext@plt>
  4029a4:	mov	x19, x0
  4029a8:	cmp	w26, #0x22
  4029ac:	b.eq	4029d8 <ferror@plt+0x9d8>  // b.none
  4029b0:	mov	w2, #0x5                   	// #5
  4029b4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4029b8:	add	x1, x1, #0x928
  4029bc:	mov	x0, #0x0                   	// #0
  4029c0:	bl	401f40 <dcgettext@plt>
  4029c4:	mov	x3, x0
  4029c8:	mov	x2, x19
  4029cc:	mov	w1, #0x0                   	// #0
  4029d0:	mov	w0, #0x1                   	// #1
  4029d4:	bl	401b60 <error@plt>
  4029d8:	mov	w2, #0x5                   	// #5
  4029dc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4029e0:	add	x1, x1, #0x920
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	bl	401f40 <dcgettext@plt>
  4029ec:	mov	x3, x0
  4029f0:	b	4029c8 <ferror@plt+0x9c8>
  4029f4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4029f8:	add	x0, x0, #0x358
  4029fc:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402a00:	ldrb	w6, [x1, #676]
  402a04:	mov	x5, #0x0                   	// #0
  402a08:	mov	x4, #0x0                   	// #0
  402a0c:	sxtw	x3, w21
  402a10:	mov	x2, x22
  402a14:	add	x1, x0, #0x60
  402a18:	add	x0, x0, #0x8
  402a1c:	bl	404710 <ferror@plt+0x2710>
  402a20:	ldp	x19, x20, [sp, #16]
  402a24:	ldp	x25, x26, [sp, #64]
  402a28:	b	402b70 <ferror@plt+0xb70>
  402a2c:	cmp	w20, #0x3
  402a30:	csel	w20, w20, wzr, ne  // ne = any
  402a34:	ldr	w0, [x22, #272]
  402a38:	orr	w0, w19, w0
  402a3c:	cbz	w0, 402cec <ferror@plt+0xcec>
  402a40:	cmp	x21, x23
  402a44:	b.cs	402d18 <ferror@plt+0xd18>  // b.hs, b.nlast
  402a48:	strb	w19, [x21], #1
  402a4c:	mov	w24, w19
  402a50:	ldr	x0, [x22, #192]
  402a54:	bl	401d40 <getc@plt>
  402a58:	mov	w19, w0
  402a5c:	cmn	w0, #0x1
  402a60:	b.eq	402914 <ferror@plt+0x914>  // b.none
  402a64:	cmp	w20, #0x2
  402a68:	b.eq	402c64 <ferror@plt+0xc64>  // b.none
  402a6c:	b.hi	402a2c <ferror@plt+0xa2c>  // b.pmore
  402a70:	cbz	w20, 402ac4 <ferror@plt+0xac4>
  402a74:	tst	w0, #0xffffff80
  402a78:	b.ne	402a8c <ferror@plt+0xa8c>  // b.any
  402a7c:	bl	401e30 <__ctype_b_loc@plt>
  402a80:	ldr	x0, [x0]
  402a84:	ldrh	w0, [x0, w19, sxtw #1]
  402a88:	tbnz	w0, #0, 4028d0 <ferror@plt+0x8d0>
  402a8c:	sub	w0, w19, #0xa
  402a90:	cmp	w0, #0x3
  402a94:	b.ls	4028d8 <ferror@plt+0x8d8>  // b.plast
  402a98:	ldr	x0, [x22, #56]
  402a9c:	cbz	x0, 402bc0 <ferror@plt+0xbc0>
  402aa0:	cmp	w19, #0x27
  402aa4:	b.eq	4028e8 <ferror@plt+0x8e8>  // b.none
  402aa8:	cmp	w19, #0x5c
  402aac:	b.eq	4028f8 <ferror@plt+0x8f8>  // b.none
  402ab0:	cmp	w19, #0x22
  402ab4:	b.eq	402904 <ferror@plt+0x904>  // b.none
  402ab8:	mov	w25, #0x1                   	// #1
  402abc:	mov	w20, #0x0                   	// #0
  402ac0:	b	402a34 <ferror@plt+0xa34>
  402ac4:	cmp	w0, #0xa
  402ac8:	b.ne	402a98 <ferror@plt+0xa98>  // b.any
  402acc:	tst	w24, #0xffffff80
  402ad0:	b.ne	402ae4 <ferror@plt+0xae4>  // b.any
  402ad4:	bl	401e30 <__ctype_b_loc@plt>
  402ad8:	ldr	x0, [x0]
  402adc:	ldrh	w0, [x0, w24, sxtw #1]
  402ae0:	tbnz	w0, #0, 402af0 <ferror@plt+0xaf0>
  402ae4:	ldr	x0, [x22, #208]
  402ae8:	add	x0, x0, #0x1
  402aec:	str	x0, [x22, #208]
  402af0:	ldr	x20, [x22, #176]
  402af4:	cmp	x20, x21
  402af8:	cset	w0, ne  // ne = any
  402afc:	orr	w25, w25, w0
  402b00:	cbz	w25, 4028e0 <ferror@plt+0x8e0>
  402b04:	strb	wzr, [x21], #1
  402b08:	sub	x21, x21, x20
  402b0c:	mov	w24, w21
  402b10:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402b14:	ldr	x0, [x0, #1120]
  402b18:	cbz	x0, 402b5c <ferror@plt+0xb5c>
  402b1c:	ldrb	w2, [x0]
  402b20:	ldrb	w1, [x20]
  402b24:	cmp	w2, w1
  402b28:	b.ne	402b5c <ferror@plt+0xb5c>  // b.any
  402b2c:	mov	x1, x20
  402b30:	bl	401e20 <strcmp@plt>
  402b34:	cbnz	w0, 402b5c <ferror@plt+0xb5c>
  402b38:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402b3c:	mov	w1, #0x1                   	// #1
  402b40:	strb	w1, [x0, #1113]
  402b44:	ldr	w0, [sp, #100]
  402b48:	cmp	w0, #0x0
  402b4c:	csinv	w24, w21, wzr, eq  // eq = none
  402b50:	ldp	x19, x20, [sp, #16]
  402b54:	ldp	x25, x26, [sp, #64]
  402b58:	b	402b70 <ferror@plt+0xb70>
  402b5c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402b60:	ldr	x0, [x0, #912]
  402b64:	cbz	x0, 402b88 <ferror@plt+0xb88>
  402b68:	ldp	x19, x20, [sp, #16]
  402b6c:	ldp	x25, x26, [sp, #64]
  402b70:	mov	w0, w24
  402b74:	ldp	x21, x22, [sp, #32]
  402b78:	ldp	x23, x24, [sp, #48]
  402b7c:	ldp	x27, x28, [sp, #80]
  402b80:	ldp	x29, x30, [sp], #112
  402b84:	ret
  402b88:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402b8c:	add	x0, x0, #0x358
  402b90:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402b94:	ldrb	w6, [x1, #676]
  402b98:	mov	x5, #0x0                   	// #0
  402b9c:	mov	x4, #0x0                   	// #0
  402ba0:	sxtw	x3, w21
  402ba4:	mov	x2, x20
  402ba8:	add	x1, x0, #0x60
  402bac:	add	x0, x0, #0x8
  402bb0:	bl	404710 <ferror@plt+0x2710>
  402bb4:	ldp	x19, x20, [sp, #16]
  402bb8:	ldp	x25, x26, [sp, #64]
  402bbc:	b	402b70 <ferror@plt+0xb70>
  402bc0:	tst	w19, #0xffffff80
  402bc4:	b.ne	402aa0 <ferror@plt+0xaa0>  // b.any
  402bc8:	bl	401e30 <__ctype_b_loc@plt>
  402bcc:	ldr	x0, [x0]
  402bd0:	ldrh	w0, [x0, w19, sxtw #1]
  402bd4:	tbz	w0, #0, 402aa0 <ferror@plt+0xaa0>
  402bd8:	strb	wzr, [x21], #1
  402bdc:	ldr	x20, [x22, #176]
  402be0:	sub	x21, x21, x20
  402be4:	ldr	x0, [x22, #264]
  402be8:	cbz	x0, 402c2c <ferror@plt+0xc2c>
  402bec:	ldrb	w2, [x0]
  402bf0:	ldrb	w1, [x20]
  402bf4:	cmp	w2, w1
  402bf8:	b.ne	402c2c <ferror@plt+0xc2c>  // b.any
  402bfc:	mov	x1, x20
  402c00:	bl	401e20 <strcmp@plt>
  402c04:	cbnz	w0, 402c2c <ferror@plt+0xc2c>
  402c08:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402c0c:	mov	w1, #0x1                   	// #1
  402c10:	strb	w1, [x0, #1113]
  402c14:	ldr	w0, [sp, #100]
  402c18:	cmp	w0, #0x0
  402c1c:	csinv	w24, w21, wzr, eq  // eq = none
  402c20:	ldp	x19, x20, [sp, #16]
  402c24:	ldp	x25, x26, [sp, #64]
  402c28:	b	402b70 <ferror@plt+0xb70>
  402c2c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402c30:	ldrb	w6, [x0, #676]
  402c34:	mov	x5, #0x0                   	// #0
  402c38:	mov	x4, #0x0                   	// #0
  402c3c:	sxtw	x3, w21
  402c40:	mov	x2, x20
  402c44:	ldr	x1, [sp, #104]
  402c48:	add	x0, x22, #0x8
  402c4c:	bl	404710 <ferror@plt+0x2710>
  402c50:	ldr	x21, [x22, #176]
  402c54:	str	w28, [sp, #100]
  402c58:	mov	w25, #0x1                   	// #1
  402c5c:	mov	w20, w25
  402c60:	b	402a4c <ferror@plt+0xa4c>
  402c64:	cmp	w0, #0xa
  402c68:	b.eq	402c84 <ferror@plt+0xc84>  // b.none
  402c6c:	cmp	w26, w0
  402c70:	b.ne	402a34 <ferror@plt+0xa34>  // b.any
  402c74:	mov	w26, w19
  402c78:	mov	w25, #0x1                   	// #1
  402c7c:	mov	w20, #0x0                   	// #0
  402c80:	b	402a4c <ferror@plt+0xa4c>
  402c84:	bl	4021e8 <ferror@plt+0x1e8>
  402c88:	mov	w2, #0x5                   	// #5
  402c8c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c90:	add	x1, x1, #0x8c8
  402c94:	mov	x0, #0x0                   	// #0
  402c98:	bl	401f40 <dcgettext@plt>
  402c9c:	mov	x19, x0
  402ca0:	cmp	w26, #0x22
  402ca4:	b.eq	402cd0 <ferror@plt+0xcd0>  // b.none
  402ca8:	mov	w2, #0x5                   	// #5
  402cac:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402cb0:	add	x1, x1, #0x928
  402cb4:	mov	x0, #0x0                   	// #0
  402cb8:	bl	401f40 <dcgettext@plt>
  402cbc:	mov	x3, x0
  402cc0:	mov	x2, x19
  402cc4:	mov	w1, #0x0                   	// #0
  402cc8:	mov	w0, #0x1                   	// #1
  402ccc:	bl	401b60 <error@plt>
  402cd0:	mov	w2, #0x5                   	// #5
  402cd4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402cd8:	add	x1, x1, #0x920
  402cdc:	mov	x0, #0x0                   	// #0
  402ce0:	bl	401f40 <dcgettext@plt>
  402ce4:	mov	x3, x0
  402ce8:	b	402cc0 <ferror@plt+0xcc0>
  402cec:	mov	w2, #0x5                   	// #5
  402cf0:	mov	x1, x27
  402cf4:	mov	x0, #0x0                   	// #0
  402cf8:	bl	401f40 <dcgettext@plt>
  402cfc:	mov	x2, x0
  402d00:	mov	w1, #0x0                   	// #0
  402d04:	mov	w0, #0x0                   	// #0
  402d08:	bl	401b60 <error@plt>
  402d0c:	mov	w0, #0x1                   	// #1
  402d10:	str	w0, [x22, #272]
  402d14:	b	402a40 <ferror@plt+0xa40>
  402d18:	bl	4021e8 <ferror@plt+0x1e8>
  402d1c:	mov	w2, #0x5                   	// #5
  402d20:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d24:	add	x1, x1, #0x7c8
  402d28:	mov	x0, #0x0                   	// #0
  402d2c:	bl	401f40 <dcgettext@plt>
  402d30:	mov	x2, x0
  402d34:	mov	w1, #0x0                   	// #0
  402d38:	mov	w0, #0x1                   	// #1
  402d3c:	bl	401b60 <error@plt>
  402d40:	mov	w24, #0xffffffff            	// #-1
  402d44:	b	402b70 <ferror@plt+0xb70>
  402d48:	mov	w24, w19
  402d4c:	ldp	x19, x20, [sp, #16]
  402d50:	ldp	x25, x26, [sp, #64]
  402d54:	b	402b70 <ferror@plt+0xb70>
  402d58:	mov	w24, w19
  402d5c:	ldp	x19, x20, [sp, #16]
  402d60:	ldp	x25, x26, [sp, #64]
  402d64:	b	402b70 <ferror@plt+0xb70>
  402d68:	stp	x29, x30, [sp, #-48]!
  402d6c:	mov	x29, sp
  402d70:	cbz	w0, 402db8 <ferror@plt+0xdb8>
  402d74:	stp	x19, x20, [sp, #16]
  402d78:	str	x21, [sp, #32]
  402d7c:	mov	w19, w0
  402d80:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402d84:	ldr	x20, [x0, #792]
  402d88:	mov	w2, #0x5                   	// #5
  402d8c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d90:	add	x1, x1, #0x9c0
  402d94:	mov	x0, #0x0                   	// #0
  402d98:	bl	401f40 <dcgettext@plt>
  402d9c:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402da0:	ldr	x2, [x1, #1224]
  402da4:	mov	x1, x0
  402da8:	mov	x0, x20
  402dac:	bl	401fe0 <fprintf@plt>
  402db0:	mov	w0, w19
  402db4:	bl	401b50 <exit@plt>
  402db8:	stp	x19, x20, [sp, #16]
  402dbc:	str	x21, [sp, #32]
  402dc0:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  402dc4:	ldr	x21, [x19, #816]
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402dd0:	add	x1, x1, #0x9e8
  402dd4:	mov	x0, #0x0                   	// #0
  402dd8:	bl	401f40 <dcgettext@plt>
  402ddc:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  402de0:	ldr	x2, [x20, #1224]
  402de4:	mov	x1, x0
  402de8:	mov	x0, x21
  402dec:	bl	401fe0 <fprintf@plt>
  402df0:	mov	w2, #0x5                   	// #5
  402df4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402df8:	add	x1, x1, #0xa20
  402dfc:	mov	x0, #0x0                   	// #0
  402e00:	bl	401f40 <dcgettext@plt>
  402e04:	ldr	x1, [x19, #816]
  402e08:	bl	401b40 <fputs@plt>
  402e0c:	mov	w2, #0x5                   	// #5
  402e10:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e14:	add	x1, x1, #0xa70
  402e18:	mov	x0, #0x0                   	// #0
  402e1c:	bl	401f40 <dcgettext@plt>
  402e20:	ldr	x1, [x19, #816]
  402e24:	bl	401b40 <fputs@plt>
  402e28:	mov	w2, #0x5                   	// #5
  402e2c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e30:	add	x1, x1, #0xae8
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	bl	401f40 <dcgettext@plt>
  402e3c:	ldr	x1, [x19, #816]
  402e40:	bl	401b40 <fputs@plt>
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e4c:	add	x1, x1, #0xbc0
  402e50:	mov	x0, #0x0                   	// #0
  402e54:	bl	401f40 <dcgettext@plt>
  402e58:	ldr	x1, [x19, #816]
  402e5c:	bl	401b40 <fputs@plt>
  402e60:	mov	w2, #0x5                   	// #5
  402e64:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e68:	add	x1, x1, #0xc10
  402e6c:	mov	x0, #0x0                   	// #0
  402e70:	bl	401f40 <dcgettext@plt>
  402e74:	ldr	x1, [x19, #816]
  402e78:	bl	401b40 <fputs@plt>
  402e7c:	mov	w2, #0x5                   	// #5
  402e80:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e84:	add	x1, x1, #0xd00
  402e88:	mov	x0, #0x0                   	// #0
  402e8c:	bl	401f40 <dcgettext@plt>
  402e90:	ldr	x1, [x19, #816]
  402e94:	bl	401b40 <fputs@plt>
  402e98:	mov	w2, #0x5                   	// #5
  402e9c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402ea0:	add	x1, x1, #0xde8
  402ea4:	mov	x0, #0x0                   	// #0
  402ea8:	bl	401f40 <dcgettext@plt>
  402eac:	ldr	x1, [x19, #816]
  402eb0:	bl	401b40 <fputs@plt>
  402eb4:	mov	w2, #0x5                   	// #5
  402eb8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402ebc:	add	x1, x1, #0xe80
  402ec0:	mov	x0, #0x0                   	// #0
  402ec4:	bl	401f40 <dcgettext@plt>
  402ec8:	ldr	x1, [x19, #816]
  402ecc:	bl	401b40 <fputs@plt>
  402ed0:	mov	w2, #0x5                   	// #5
  402ed4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402ed8:	add	x1, x1, #0xeb8
  402edc:	mov	x0, #0x0                   	// #0
  402ee0:	bl	401f40 <dcgettext@plt>
  402ee4:	ldr	x1, [x19, #816]
  402ee8:	bl	401b40 <fputs@plt>
  402eec:	mov	w2, #0x5                   	// #5
  402ef0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402ef4:	add	x1, x1, #0xf78
  402ef8:	mov	x0, #0x0                   	// #0
  402efc:	bl	401f40 <dcgettext@plt>
  402f00:	ldr	x1, [x19, #816]
  402f04:	bl	401b40 <fputs@plt>
  402f08:	mov	w2, #0x5                   	// #5
  402f0c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402f10:	add	x1, x1, #0xff8
  402f14:	mov	x0, #0x0                   	// #0
  402f18:	bl	401f40 <dcgettext@plt>
  402f1c:	ldr	x1, [x19, #816]
  402f20:	bl	401b40 <fputs@plt>
  402f24:	mov	w2, #0x5                   	// #5
  402f28:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402f2c:	add	x1, x1, #0x98
  402f30:	mov	x0, #0x0                   	// #0
  402f34:	bl	401f40 <dcgettext@plt>
  402f38:	ldr	x1, [x19, #816]
  402f3c:	bl	401b40 <fputs@plt>
  402f40:	mov	w2, #0x5                   	// #5
  402f44:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402f48:	add	x1, x1, #0xe8
  402f4c:	mov	x0, #0x0                   	// #0
  402f50:	bl	401f40 <dcgettext@plt>
  402f54:	ldr	x1, [x19, #816]
  402f58:	bl	401b40 <fputs@plt>
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402f64:	add	x1, x1, #0x1c0
  402f68:	mov	x0, #0x0                   	// #0
  402f6c:	bl	401f40 <dcgettext@plt>
  402f70:	ldr	x1, [x19, #816]
  402f74:	bl	401b40 <fputs@plt>
  402f78:	mov	w2, #0x5                   	// #5
  402f7c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402f80:	add	x1, x1, #0x210
  402f84:	mov	x0, #0x0                   	// #0
  402f88:	bl	401f40 <dcgettext@plt>
  402f8c:	ldr	x1, [x19, #816]
  402f90:	bl	401b40 <fputs@plt>
  402f94:	mov	w2, #0x5                   	// #5
  402f98:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402f9c:	add	x1, x1, #0x250
  402fa0:	mov	x0, #0x0                   	// #0
  402fa4:	bl	401f40 <dcgettext@plt>
  402fa8:	ldr	x1, [x19, #816]
  402fac:	bl	401b40 <fputs@plt>
  402fb0:	mov	w2, #0x5                   	// #5
  402fb4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402fb8:	add	x1, x1, #0x2a0
  402fbc:	mov	x0, #0x0                   	// #0
  402fc0:	bl	401f40 <dcgettext@plt>
  402fc4:	ldr	x1, [x19, #816]
  402fc8:	bl	401b40 <fputs@plt>
  402fcc:	mov	w2, #0x5                   	// #5
  402fd0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402fd4:	add	x1, x1, #0x378
  402fd8:	mov	x0, #0x0                   	// #0
  402fdc:	bl	401f40 <dcgettext@plt>
  402fe0:	ldr	x1, [x19, #816]
  402fe4:	bl	401b40 <fputs@plt>
  402fe8:	mov	w2, #0x5                   	// #5
  402fec:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402ff0:	add	x1, x1, #0x3c8
  402ff4:	mov	x0, #0x0                   	// #0
  402ff8:	bl	401f40 <dcgettext@plt>
  402ffc:	ldr	x1, [x19, #816]
  403000:	bl	401b40 <fputs@plt>
  403004:	mov	w2, #0x5                   	// #5
  403008:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40300c:	add	x1, x1, #0x410
  403010:	mov	x0, #0x0                   	// #0
  403014:	bl	401f40 <dcgettext@plt>
  403018:	ldr	x1, [x19, #816]
  40301c:	bl	401b40 <fputs@plt>
  403020:	mov	w2, #0x5                   	// #5
  403024:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403028:	add	x1, x1, #0x458
  40302c:	mov	x0, #0x0                   	// #0
  403030:	bl	401f40 <dcgettext@plt>
  403034:	ldr	x1, [x19, #816]
  403038:	bl	401b40 <fputs@plt>
  40303c:	mov	w2, #0x5                   	// #5
  403040:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403044:	add	x1, x1, #0x4a0
  403048:	mov	x0, #0x0                   	// #0
  40304c:	bl	401f40 <dcgettext@plt>
  403050:	ldr	x1, [x19, #816]
  403054:	bl	401b40 <fputs@plt>
  403058:	mov	w2, #0x5                   	// #5
  40305c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403060:	add	x1, x1, #0x4e0
  403064:	mov	x0, #0x0                   	// #0
  403068:	bl	401f40 <dcgettext@plt>
  40306c:	ldr	x1, [x19, #816]
  403070:	bl	401b40 <fputs@plt>
  403074:	ldr	x1, [x20, #1224]
  403078:	ldr	x0, [x19, #816]
  40307c:	bl	4058b4 <ferror@plt+0x38b4>
  403080:	mov	w0, #0x0                   	// #0
  403084:	bl	401b50 <exit@plt>
  403088:	stp	x29, x30, [sp, #-80]!
  40308c:	mov	x29, sp
  403090:	stp	x19, x20, [sp, #16]
  403094:	stp	x21, x22, [sp, #32]
  403098:	str	x23, [sp, #48]
  40309c:	mov	x21, x0
  4030a0:	mov	w22, w1
  4030a4:	mov	x20, x2
  4030a8:	mov	x19, x3
  4030ac:	mov	w23, w4
  4030b0:	mov	w2, #0xa                   	// #10
  4030b4:	add	x1, sp, #0x48
  4030b8:	bl	401e40 <strtol@plt>
  4030bc:	ldr	x3, [sp, #72]
  4030c0:	cmp	x3, x21
  4030c4:	b.eq	4030f8 <ferror@plt+0x10f8>  // b.none
  4030c8:	ldrb	w1, [x3]
  4030cc:	cbnz	w1, 4030f8 <ferror@plt+0x10f8>
  4030d0:	cmp	x0, x20
  4030d4:	b.lt	403138 <ferror@plt+0x1138>  // b.tstop
  4030d8:	cmp	x19, #0x0
  4030dc:	ccmp	x0, x19, #0x4, ge  // ge = tcont
  4030e0:	b.gt	403184 <ferror@plt+0x1184>
  4030e4:	ldp	x19, x20, [sp, #16]
  4030e8:	ldp	x21, x22, [sp, #32]
  4030ec:	ldr	x23, [sp, #48]
  4030f0:	ldp	x29, x30, [sp], #80
  4030f4:	ret
  4030f8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4030fc:	ldr	x19, [x0, #792]
  403100:	mov	w2, #0x5                   	// #5
  403104:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403108:	add	x1, x1, #0x528
  40310c:	mov	x0, #0x0                   	// #0
  403110:	bl	401f40 <dcgettext@plt>
  403114:	mov	w4, w22
  403118:	mov	x3, x21
  40311c:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  403120:	ldr	x2, [x1, #1224]
  403124:	mov	x1, x0
  403128:	mov	x0, x19
  40312c:	bl	401fe0 <fprintf@plt>
  403130:	mov	w0, #0x1                   	// #1
  403134:	bl	402d68 <ferror@plt+0xd68>
  403138:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40313c:	ldr	x19, [x0, #792]
  403140:	mov	w2, #0x5                   	// #5
  403144:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403148:	add	x1, x1, #0x550
  40314c:	mov	x0, #0x0                   	// #0
  403150:	bl	401f40 <dcgettext@plt>
  403154:	mov	x5, x20
  403158:	mov	w4, w22
  40315c:	mov	x3, x21
  403160:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  403164:	ldr	x2, [x1, #1224]
  403168:	mov	x1, x0
  40316c:	mov	x0, x19
  403170:	bl	401fe0 <fprintf@plt>
  403174:	mov	x0, x20
  403178:	cbz	w23, 4030e4 <ferror@plt+0x10e4>
  40317c:	mov	w0, #0x1                   	// #1
  403180:	bl	402d68 <ferror@plt+0xd68>
  403184:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403188:	ldr	x20, [x0, #792]
  40318c:	mov	w2, #0x5                   	// #5
  403190:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403194:	add	x1, x1, #0x580
  403198:	mov	x0, #0x0                   	// #0
  40319c:	bl	401f40 <dcgettext@plt>
  4031a0:	mov	x5, x19
  4031a4:	mov	w4, w22
  4031a8:	mov	x3, x21
  4031ac:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4031b0:	ldr	x2, [x1, #1224]
  4031b4:	mov	x1, x0
  4031b8:	mov	x0, x20
  4031bc:	bl	401fe0 <fprintf@plt>
  4031c0:	mov	x0, x19
  4031c4:	cbz	w23, 4030e4 <ferror@plt+0x10e4>
  4031c8:	mov	w0, #0x1                   	// #1
  4031cc:	bl	402d68 <ferror@plt+0xd68>
  4031d0:	stp	x29, x30, [sp, #-48]!
  4031d4:	mov	x29, sp
  4031d8:	stp	x19, x20, [sp, #16]
  4031dc:	mov	w1, #0x0                   	// #0
  4031e0:	bl	405494 <ferror@plt+0x3494>
  4031e4:	mov	x20, #0x0                   	// #0
  4031e8:	tbnz	w0, #31, 403204 <ferror@plt+0x1204>
  4031ec:	mov	w19, w0
  4031f0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4031f4:	add	x1, x1, #0xb90
  4031f8:	bl	401d00 <fdopen@plt>
  4031fc:	mov	x20, x0
  403200:	cbz	x0, 403214 <ferror@plt+0x1214>
  403204:	mov	x0, x20
  403208:	ldp	x19, x20, [sp, #16]
  40320c:	ldp	x29, x30, [sp], #48
  403210:	ret
  403214:	stp	x21, x22, [sp, #32]
  403218:	bl	401fb0 <__errno_location@plt>
  40321c:	mov	x21, x0
  403220:	ldr	w22, [x0]
  403224:	mov	w0, w19
  403228:	bl	401d60 <close@plt>
  40322c:	str	w22, [x21]
  403230:	ldp	x21, x22, [sp, #32]
  403234:	b	403204 <ferror@plt+0x1204>
  403238:	stp	x29, x30, [sp, #-80]!
  40323c:	mov	x29, sp
  403240:	stp	x19, x20, [sp, #16]
  403244:	str	x25, [sp, #64]
  403248:	and	w25, w0, #0xff
  40324c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403250:	ldr	x0, [x0, #952]
  403254:	cmp	x0, #0x1
  403258:	b.eq	4032c8 <ferror@plt+0x12c8>  // b.none
  40325c:	stp	x21, x22, [sp, #32]
  403260:	stp	x23, x24, [sp, #48]
  403264:	mov	x19, #0x0                   	// #0
  403268:	adrp	x24, 41f000 <ferror@plt+0x1d000>
  40326c:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  403270:	add	x20, x20, #0x358
  403274:	mov	w23, #0x3                   	// #3
  403278:	adrp	x22, 40b000 <ferror@plt+0x9000>
  40327c:	add	x22, x22, #0x5b0
  403280:	ldr	x21, [x24, #792]
  403284:	ldr	x0, [x20, #104]
  403288:	ldr	x2, [x0, x19, lsl #3]
  40328c:	mov	w1, w23
  403290:	mov	w0, #0x0                   	// #0
  403294:	bl	408d50 <ferror@plt+0x6d50>
  403298:	mov	x2, x0
  40329c:	mov	x1, x22
  4032a0:	mov	x0, x21
  4032a4:	bl	401fe0 <fprintf@plt>
  4032a8:	tbnz	w0, #31, 403360 <ferror@plt+0x1360>
  4032ac:	add	x19, x19, #0x1
  4032b0:	ldr	x0, [x20, #96]
  4032b4:	sub	x0, x0, #0x1
  4032b8:	cmp	x0, x19
  4032bc:	b.hi	403280 <ferror@plt+0x1280>  // b.pmore
  4032c0:	ldp	x21, x22, [sp, #32]
  4032c4:	ldp	x23, x24, [sp, #48]
  4032c8:	cbz	w25, 403440 <ferror@plt+0x1440>
  4032cc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4032d0:	ldr	x0, [x0, #1136]
  4032d4:	cbz	x0, 40338c <ferror@plt+0x138c>
  4032d8:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4032dc:	ldr	x3, [x19, #792]
  4032e0:	mov	x2, #0x4                   	// #4
  4032e4:	mov	x1, #0x1                   	// #1
  4032e8:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4032ec:	add	x0, x0, #0x610
  4032f0:	bl	401e90 <fwrite@plt>
  4032f4:	ldr	x0, [x19, #792]
  4032f8:	bl	40a0d0 <ferror@plt+0x80d0>
  4032fc:	cbnz	w0, 4033d8 <ferror@plt+0x13d8>
  403300:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403304:	ldr	x0, [x0, #1136]
  403308:	bl	401d40 <getc@plt>
  40330c:	mov	w20, w0
  403310:	cmp	w0, #0xa
  403314:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403318:	b.eq	403338 <ferror@plt+0x1338>  // b.none
  40331c:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  403320:	add	x19, x19, #0x358
  403324:	ldr	x0, [x19, #280]
  403328:	bl	401d40 <getc@plt>
  40332c:	cmp	w0, #0xa
  403330:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403334:	b.ne	403324 <ferror@plt+0x1324>  // b.any
  403338:	cmn	w0, #0x1
  40333c:	b.eq	40340c <ferror@plt+0x140c>  // b.none
  403340:	and	w20, w20, #0xffffffdf
  403344:	cmp	w20, #0x59
  403348:	cset	w25, eq  // eq = none
  40334c:	mov	w0, w25
  403350:	ldp	x19, x20, [sp, #16]
  403354:	ldr	x25, [sp, #64]
  403358:	ldp	x29, x30, [sp], #80
  40335c:	ret
  403360:	bl	401fb0 <__errno_location@plt>
  403364:	ldr	w19, [x0]
  403368:	mov	w2, #0x5                   	// #5
  40336c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403370:	add	x1, x1, #0x5b8
  403374:	mov	x0, #0x0                   	// #0
  403378:	bl	401f40 <dcgettext@plt>
  40337c:	mov	x2, x0
  403380:	mov	w1, w19
  403384:	mov	w0, #0x1                   	// #1
  403388:	bl	401b60 <error@plt>
  40338c:	adrp	x0, 40b000 <ferror@plt+0x9000>
  403390:	add	x0, x0, #0x5d8
  403394:	bl	4031d0 <ferror@plt+0x11d0>
  403398:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  40339c:	str	x0, [x1, #1136]
  4033a0:	cbnz	x0, 4032d8 <ferror@plt+0x12d8>
  4033a4:	stp	x21, x22, [sp, #32]
  4033a8:	stp	x23, x24, [sp, #48]
  4033ac:	bl	401fb0 <__errno_location@plt>
  4033b0:	ldr	w19, [x0]
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4033bc:	add	x1, x1, #0x5e8
  4033c0:	mov	x0, #0x0                   	// #0
  4033c4:	bl	401f40 <dcgettext@plt>
  4033c8:	mov	x2, x0
  4033cc:	mov	w1, w19
  4033d0:	mov	w0, #0x1                   	// #1
  4033d4:	bl	401b60 <error@plt>
  4033d8:	stp	x21, x22, [sp, #32]
  4033dc:	stp	x23, x24, [sp, #48]
  4033e0:	bl	401fb0 <__errno_location@plt>
  4033e4:	ldr	w19, [x0]
  4033e8:	mov	w2, #0x5                   	// #5
  4033ec:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4033f0:	add	x1, x1, #0x5b8
  4033f4:	mov	x0, #0x0                   	// #0
  4033f8:	bl	401f40 <dcgettext@plt>
  4033fc:	mov	x2, x0
  403400:	mov	w1, w19
  403404:	mov	w0, #0x1                   	// #1
  403408:	bl	401b60 <error@plt>
  40340c:	stp	x21, x22, [sp, #32]
  403410:	stp	x23, x24, [sp, #48]
  403414:	bl	401fb0 <__errno_location@plt>
  403418:	ldr	w19, [x0]
  40341c:	mov	w2, #0x5                   	// #5
  403420:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403424:	add	x1, x1, #0x618
  403428:	mov	x0, #0x0                   	// #0
  40342c:	bl	401f40 <dcgettext@plt>
  403430:	mov	x2, x0
  403434:	mov	w1, w19
  403438:	mov	w0, #0x1                   	// #1
  40343c:	bl	401b60 <error@plt>
  403440:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403444:	ldr	x1, [x0, #792]
  403448:	mov	w0, #0xa                   	// #10
  40344c:	bl	401b90 <putc@plt>
  403450:	b	40334c <ferror@plt+0x134c>
  403454:	stp	x29, x30, [sp, #-96]!
  403458:	mov	x29, sp
  40345c:	stp	x19, x20, [sp, #16]
  403460:	stp	x21, x22, [sp, #32]
  403464:	str	x23, [sp, #48]
  403468:	mov	x21, x3
  40346c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403470:	ldr	w0, [x0, #672]
  403474:	cbz	w0, 4034c0 <ferror@plt+0x14c0>
  403478:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40347c:	ldr	w1, [x0, #672]
  403480:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403484:	ldr	x0, [x0, #1072]
  403488:	cmp	x0, w1, sxtw
  40348c:	b.cc	4034c0 <ferror@plt+0x14c0>  // b.lo, b.ul, b.last
  403490:	mov	w22, #0x1                   	// #1
  403494:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  403498:	add	x20, x20, #0x2a0
  40349c:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4034a0:	add	x19, x19, #0x358
  4034a4:	mov	w1, w22
  4034a8:	mov	w0, #0x0                   	// #0
  4034ac:	bl	4023c0 <ferror@plt+0x3c0>
  4034b0:	ldr	w1, [x20]
  4034b4:	ldr	x0, [x19, #216]
  4034b8:	cmp	x0, w1, sxtw
  4034bc:	b.cs	4034a4 <ferror@plt+0x14a4>  // b.hs, b.nlast
  4034c0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4034c4:	ldrb	w0, [x0, #1144]
  4034c8:	cbnz	w0, 4034e4 <ferror@plt+0x14e4>
  4034cc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4034d0:	ldrb	w0, [x0, #1145]
  4034d4:	cbz	w0, 403500 <ferror@plt+0x1500>
  4034d8:	mov	w0, #0x0                   	// #0
  4034dc:	bl	403238 <ferror@plt+0x1238>
  4034e0:	b	403500 <ferror@plt+0x1500>
  4034e4:	mov	w0, #0x1                   	// #1
  4034e8:	bl	403238 <ferror@plt+0x1238>
  4034ec:	and	w0, w0, #0xff
  4034f0:	cbz	w0, 403918 <ferror@plt+0x1918>
  4034f4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4034f8:	ldrb	w0, [x0, #1144]
  4034fc:	cbz	w0, 4034cc <ferror@plt+0x14cc>
  403500:	mov	w1, #0x0                   	// #0
  403504:	mov	w0, #0x0                   	// #0
  403508:	bl	4023c0 <ferror@plt+0x3c0>
  40350c:	add	x0, sp, #0x58
  403510:	bl	401ba0 <pipe@plt>
  403514:	mov	w23, w0
  403518:	cbnz	w0, 40353c <ferror@plt+0x153c>
  40351c:	mov	w2, #0x1                   	// #1
  403520:	mov	w1, #0x2                   	// #2
  403524:	ldr	w0, [sp, #92]
  403528:	bl	409db4 <ferror@plt+0x7db4>
  40352c:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  403530:	add	x20, x20, #0x358
  403534:	mov	w22, #0x1                   	// #1
  403538:	b	403574 <ferror@plt+0x1574>
  40353c:	bl	401fb0 <__errno_location@plt>
  403540:	ldr	w19, [x0]
  403544:	mov	w2, #0x5                   	// #5
  403548:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40354c:	add	x1, x1, #0x648
  403550:	mov	x0, #0x0                   	// #0
  403554:	bl	401f40 <dcgettext@plt>
  403558:	mov	x2, x0
  40355c:	mov	w1, w19
  403560:	mov	w0, #0x1                   	// #1
  403564:	bl	401b60 <error@plt>
  403568:	mov	w1, w22
  40356c:	mov	w0, #0x0                   	// #0
  403570:	bl	4023c0 <ferror@plt+0x3c0>
  403574:	bl	401be0 <fork@plt>
  403578:	mov	w19, w0
  40357c:	tbz	w0, #31, 403600 <ferror@plt+0x1600>
  403580:	bl	401fb0 <__errno_location@plt>
  403584:	ldr	w1, [x0]
  403588:	cmp	w1, #0xb
  40358c:	b.ne	403598 <ferror@plt+0x1598>  // b.any
  403590:	ldr	x1, [x20, #216]
  403594:	cbnz	x1, 403568 <ferror@plt+0x1568>
  403598:	cmn	w19, #0x1
  40359c:	b.eq	403688 <ferror@plt+0x1688>  // b.none
  4035a0:	ldr	w0, [sp, #92]
  4035a4:	bl	401d60 <close@plt>
  4035a8:	mov	x2, #0x4                   	// #4
  4035ac:	add	x1, sp, #0x54
  4035b0:	ldr	w0, [sp, #88]
  4035b4:	bl	409098 <ferror@plt+0x7098>
  4035b8:	mov	x20, x0
  4035bc:	cmp	x0, #0x4
  4035c0:	b.eq	4038d0 <ferror@plt+0x18d0>  // b.none
  4035c4:	cmn	x0, #0x1
  4035c8:	b.eq	403878 <ferror@plt+0x1878>  // b.none
  4035cc:	cbz	x0, 40390c <ferror@plt+0x190c>
  4035d0:	bl	401fb0 <__errno_location@plt>
  4035d4:	ldr	w19, [x0]
  4035d8:	mov	w2, #0x5                   	// #5
  4035dc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4035e0:	add	x1, x1, #0x748
  4035e4:	mov	x0, #0x0                   	// #0
  4035e8:	bl	401f40 <dcgettext@plt>
  4035ec:	mov	x3, x20
  4035f0:	mov	x2, x0
  4035f4:	mov	w1, w19
  4035f8:	mov	w0, #0x1                   	// #1
  4035fc:	bl	401b60 <error@plt>
  403600:	cbnz	w0, 4035a0 <ferror@plt+0x15a0>
  403604:	ldr	w0, [sp, #88]
  403608:	bl	401d60 <close@plt>
  40360c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403610:	add	x0, x0, #0x358
  403614:	str	wzr, [x0, #240]
  403618:	bl	4055b4 <ferror@plt+0x35b4>
  40361c:	and	w0, w0, #0xff
  403620:	cbnz	w0, 4036b4 <ferror@plt+0x16b4>
  403624:	mov	w0, #0x0                   	// #0
  403628:	bl	4026dc <ferror@plt+0x6dc>
  40362c:	mov	w3, w0
  403630:	adrp	x2, 40b000 <ferror@plt+0x9000>
  403634:	add	x2, x2, #0x680
  403638:	mov	x1, #0x13                  	// #19
  40363c:	add	x0, sp, #0x40
  403640:	bl	401c10 <snprintf@plt>
  403644:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403648:	ldr	x19, [x0, #1152]
  40364c:	cbz	x19, 403664 <ferror@plt+0x1664>
  403650:	mov	w2, #0x1                   	// #1
  403654:	add	x1, sp, #0x40
  403658:	mov	x0, x19
  40365c:	bl	401b80 <setenv@plt>
  403660:	tbnz	w0, #31, 4036bc <ferror@plt+0x16bc>
  403664:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403668:	ldr	w0, [x0, #1160]
  40366c:	cbz	w0, 4036f0 <ferror@plt+0x16f0>
  403670:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403674:	ldrb	w0, [x0, #1164]
  403678:	cbz	w0, 403748 <ferror@plt+0x1748>
  40367c:	adrp	x19, 40b000 <ferror@plt+0x9000>
  403680:	add	x19, x19, #0x5d8
  403684:	b	403710 <ferror@plt+0x1710>
  403688:	bl	401fb0 <__errno_location@plt>
  40368c:	ldr	w19, [x0]
  403690:	mov	w2, #0x5                   	// #5
  403694:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403698:	add	x1, x1, #0x670
  40369c:	mov	x0, #0x0                   	// #0
  4036a0:	bl	401f40 <dcgettext@plt>
  4036a4:	mov	x2, x0
  4036a8:	mov	w1, w19
  4036ac:	mov	w0, #0x1                   	// #1
  4036b0:	bl	401b60 <error@plt>
  4036b4:	bl	4055d8 <ferror@plt+0x35d8>
  4036b8:	b	403624 <ferror@plt+0x1624>
  4036bc:	bl	401fb0 <__errno_location@plt>
  4036c0:	ldr	w20, [x0]
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4036cc:	add	x1, x1, #0x688
  4036d0:	mov	x0, #0x0                   	// #0
  4036d4:	bl	401f40 <dcgettext@plt>
  4036d8:	mov	x3, x19
  4036dc:	mov	x2, x0
  4036e0:	mov	w1, w20
  4036e4:	mov	w0, #0x0                   	// #0
  4036e8:	bl	401b60 <error@plt>
  4036ec:	b	403664 <ferror@plt+0x1664>
  4036f0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4036f4:	ldrb	w1, [x0, #1164]
  4036f8:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4036fc:	add	x0, x0, #0x638
  403700:	adrp	x19, 40b000 <ferror@plt+0x9000>
  403704:	add	x19, x19, #0x5d8
  403708:	cmp	w1, #0x0
  40370c:	csel	x19, x19, x0, ne  // ne = any
  403710:	mov	w0, #0x0                   	// #0
  403714:	bl	401d60 <close@plt>
  403718:	mov	w1, #0x0                   	// #0
  40371c:	mov	x0, x19
  403720:	bl	401c90 <open@plt>
  403724:	mov	w20, w0
  403728:	tbnz	w0, #31, 403790 <ferror@plt+0x1790>
  40372c:	cmp	w0, #0x0
  403730:	b.le	403748 <ferror@plt+0x1748>
  403734:	mov	w1, #0x0                   	// #0
  403738:	bl	401f60 <dup2@plt>
  40373c:	cbnz	w0, 403800 <ferror@plt+0x1800>
  403740:	mov	w0, w20
  403744:	bl	401d60 <close@plt>
  403748:	mov	x0, x21
  40374c:	bl	405050 <ferror@plt+0x3050>
  403750:	and	w0, w0, #0xff
  403754:	cbz	w0, 40382c <ferror@plt+0x182c>
  403758:	bl	401fb0 <__errno_location@plt>
  40375c:	mov	w1, #0x7                   	// #7
  403760:	str	w1, [x0]
  403764:	bl	401fb0 <__errno_location@plt>
  403768:	mov	x19, x0
  40376c:	ldr	w0, [x0]
  403770:	cbnz	w0, 40383c <ferror@plt+0x183c>
  403774:	ldr	w0, [sp, #92]
  403778:	bl	401d60 <close@plt>
  40377c:	ldr	w1, [x19]
  403780:	cmp	w1, #0x7
  403784:	b.ne	403850 <ferror@plt+0x1850>  // b.any
  403788:	mov	w0, #0x7e                  	// #126
  40378c:	bl	401b10 <_exit@plt>
  403790:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403794:	ldrb	w0, [x0, #1164]
  403798:	cbnz	w0, 4037d0 <ferror@plt+0x17d0>
  40379c:	bl	401fb0 <__errno_location@plt>
  4037a0:	ldr	w20, [x0]
  4037a4:	mov	x2, x19
  4037a8:	mov	w1, #0x8                   	// #8
  4037ac:	mov	w0, #0x0                   	// #0
  4037b0:	bl	408d50 <ferror@plt+0x6d50>
  4037b4:	mov	x3, x0
  4037b8:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4037bc:	add	x2, x2, #0x668
  4037c0:	mov	w1, w20
  4037c4:	mov	w0, #0x0                   	// #0
  4037c8:	bl	401b60 <error@plt>
  4037cc:	b	403748 <ferror@plt+0x1748>
  4037d0:	bl	401fb0 <__errno_location@plt>
  4037d4:	ldr	w20, [x0]
  4037d8:	mov	x2, x19
  4037dc:	mov	w1, #0x8                   	// #8
  4037e0:	mov	w0, #0x0                   	// #0
  4037e4:	bl	408d50 <ferror@plt+0x6d50>
  4037e8:	mov	x3, x0
  4037ec:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4037f0:	add	x2, x2, #0x668
  4037f4:	mov	w1, w20
  4037f8:	mov	w0, #0x1                   	// #1
  4037fc:	bl	401b60 <error@plt>
  403800:	bl	401fb0 <__errno_location@plt>
  403804:	ldr	w19, [x0]
  403808:	mov	w2, #0x5                   	// #5
  40380c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403810:	add	x1, x1, #0x6b0
  403814:	mov	x0, #0x0                   	// #0
  403818:	bl	401f40 <dcgettext@plt>
  40381c:	mov	x2, x0
  403820:	mov	w1, w19
  403824:	mov	w0, #0x1                   	// #1
  403828:	bl	401b60 <error@plt>
  40382c:	mov	x1, x21
  403830:	ldr	x0, [x21]
  403834:	bl	401e10 <execvp@plt>
  403838:	b	403764 <ferror@plt+0x1764>
  40383c:	mov	x2, #0x4                   	// #4
  403840:	mov	x1, x19
  403844:	ldr	w0, [sp, #92]
  403848:	bl	401db0 <write@plt>
  40384c:	b	403774 <ferror@plt+0x1774>
  403850:	ldr	x3, [x21]
  403854:	adrp	x2, 40c000 <ferror@plt+0xa000>
  403858:	add	x2, x2, #0x668
  40385c:	mov	w0, #0x0                   	// #0
  403860:	bl	401b60 <error@plt>
  403864:	ldr	w0, [x19]
  403868:	cmp	w0, #0x2
  40386c:	cset	w0, eq  // eq = none
  403870:	add	w0, w0, #0x7e
  403874:	b	40378c <ferror@plt+0x178c>
  403878:	ldr	w0, [sp, #88]
  40387c:	bl	401d60 <close@plt>
  403880:	bl	401fb0 <__errno_location@plt>
  403884:	ldr	w19, [x0]
  403888:	mov	w2, #0x5                   	// #5
  40388c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403890:	add	x1, x1, #0x6e8
  403894:	mov	x0, #0x0                   	// #0
  403898:	bl	401f40 <dcgettext@plt>
  40389c:	mov	x2, x0
  4038a0:	mov	w1, w19
  4038a4:	mov	w0, #0x0                   	// #0
  4038a8:	bl	401b60 <error@plt>
  4038ac:	ldr	w0, [sp, #88]
  4038b0:	bl	401d60 <close@plt>
  4038b4:	mov	w23, #0x1                   	// #1
  4038b8:	mov	w0, w23
  4038bc:	ldp	x19, x20, [sp, #16]
  4038c0:	ldp	x21, x22, [sp, #32]
  4038c4:	ldr	x23, [sp, #48]
  4038c8:	ldp	x29, x30, [sp], #96
  4038cc:	ret
  4038d0:	ldr	w0, [sp, #88]
  4038d4:	bl	401d60 <close@plt>
  4038d8:	mov	w2, #0x0                   	// #0
  4038dc:	add	x1, sp, #0x40
  4038e0:	mov	w0, w19
  4038e4:	bl	401fd0 <waitpid@plt>
  4038e8:	ldr	w0, [sp, #84]
  4038ec:	cmp	w0, #0x7
  4038f0:	b.eq	4038b8 <ferror@plt+0x18b8>  // b.none
  4038f4:	cmp	w0, #0x2
  4038f8:	b.eq	403904 <ferror@plt+0x1904>  // b.none
  4038fc:	mov	w0, #0x7e                  	// #126
  403900:	bl	401b50 <exit@plt>
  403904:	mov	w0, #0x7f                  	// #127
  403908:	bl	401b50 <exit@plt>
  40390c:	mov	w0, w19
  403910:	bl	4026dc <ferror@plt+0x6dc>
  403914:	b	4038ac <ferror@plt+0x18ac>
  403918:	mov	w23, #0x1                   	// #1
  40391c:	b	4038b8 <ferror@plt+0x18b8>
  403920:	sub	sp, sp, #0x150
  403924:	stp	x29, x30, [sp, #16]
  403928:	add	x29, sp, #0x10
  40392c:	stp	x19, x20, [sp, #32]
  403930:	stp	x21, x22, [sp, #48]
  403934:	stp	x23, x24, [sp, #64]
  403938:	stp	x25, x26, [sp, #80]
  40393c:	stp	x27, x28, [sp, #96]
  403940:	mov	w21, w0
  403944:	mov	x20, x1
  403948:	adrp	x0, 40b000 <ferror@plt+0x9000>
  40394c:	add	x0, x0, #0xe70
  403950:	ldr	w1, [x0]
  403954:	str	w1, [sp, #320]
  403958:	ldrb	w0, [x0, #4]
  40395c:	strb	w0, [sp, #324]
  403960:	ldr	x0, [x20]
  403964:	cbz	x0, 403a94 <ferror@plt+0x1a94>
  403968:	bl	4075c4 <ferror@plt+0x55c4>
  40396c:	bl	40543c <ferror@plt+0x343c>
  403970:	bl	401c50 <getpid@plt>
  403974:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  403978:	add	x1, x1, #0x358
  40397c:	str	w0, [x1, #244]
  403980:	str	wzr, [x1, #252]
  403984:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403988:	add	x1, x1, #0xde0
  40398c:	mov	w0, #0x6                   	// #6
  403990:	bl	401ff0 <setlocale@plt>
  403994:	adrp	x19, 40b000 <ferror@plt+0x9000>
  403998:	add	x19, x19, #0x7c8
  40399c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4039a0:	add	x1, x1, #0x7b0
  4039a4:	mov	x0, x19
  4039a8:	bl	401cd0 <bindtextdomain@plt>
  4039ac:	mov	x0, x19
  4039b0:	bl	401df0 <textdomain@plt>
  4039b4:	adrp	x0, 405000 <ferror@plt+0x3000>
  4039b8:	add	x0, x0, #0xac8
  4039bc:	bl	40a768 <ferror@plt+0x8768>
  4039c0:	cbnz	w0, 403aa4 <ferror@plt+0x1aa4>
  4039c4:	adrp	x0, 402000 <ferror@plt>
  4039c8:	add	x0, x0, #0x648
  4039cc:	bl	40a768 <ferror@plt+0x8768>
  4039d0:	mov	w19, w0
  4039d4:	cbnz	w0, 403aa4 <ferror@plt+0x1aa4>
  4039d8:	mov	x1, #0x800                 	// #2048
  4039dc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4039e0:	add	x0, x0, #0x358
  4039e4:	add	x0, x0, #0x8
  4039e8:	bl	404ea0 <ferror@plt+0x2ea0>
  4039ec:	str	w0, [sp, #132]
  4039f0:	sub	w0, w0, #0x1
  4039f4:	adrp	x1, 402000 <ferror@plt>
  4039f8:	add	x1, x1, #0x1bc
  4039fc:	str	x1, [sp, #112]
  403a00:	cmp	w0, #0x1
  403a04:	b.hi	403ad0 <ferror@plt+0x1ad0>  // b.pmore
  403a08:	mov	w25, w19
  403a0c:	adrp	x28, 402000 <ferror@plt>
  403a10:	add	x28, x28, #0x858
  403a14:	adrp	x0, 40b000 <ferror@plt+0x9000>
  403a18:	add	x0, x0, #0x7a0
  403a1c:	str	x0, [sp, #120]
  403a20:	mov	w26, #0x1                   	// #1
  403a24:	adrp	x22, 40c000 <ferror@plt+0xa000>
  403a28:	add	x22, x22, #0x0
  403a2c:	add	x22, x22, #0x30
  403a30:	adrp	x23, 40b000 <ferror@plt+0x9000>
  403a34:	add	x23, x23, #0xaf0
  403a38:	adrp	x24, 41f000 <ferror@plt+0x1d000>
  403a3c:	add	x24, x24, #0x358
  403a40:	add	x4, sp, #0x14c
  403a44:	mov	x3, x22
  403a48:	mov	x2, x23
  403a4c:	mov	x1, x20
  403a50:	mov	w0, w21
  403a54:	bl	401e00 <getopt_long@plt>
  403a58:	cmn	w0, #0x1
  403a5c:	b.eq	404070 <ferror@plt+0x2070>  // b.none
  403a60:	cmp	w0, #0x78
  403a64:	b.gt	403b90 <ferror@plt+0x1b90>
  403a68:	cmp	w0, #0x2f
  403a6c:	b.le	404060 <ferror@plt+0x2060>
  403a70:	sub	w0, w0, #0x30
  403a74:	cmp	w0, #0x48
  403a78:	b.hi	404060 <ferror@plt+0x2060>  // b.pmore
  403a7c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403a80:	add	x1, x1, #0xf68
  403a84:	ldrh	w0, [x1, w0, uxtw #1]
  403a88:	adr	x1, 403a94 <ferror@plt+0x1a94>
  403a8c:	add	x0, x1, w0, sxth #2
  403a90:	br	x0
  403a94:	adrp	x0, 40b000 <ferror@plt+0x9000>
  403a98:	add	x0, x0, #0x7a8
  403a9c:	bl	4075c4 <ferror@plt+0x55c4>
  403aa0:	b	40396c <ferror@plt+0x196c>
  403aa4:	bl	401fb0 <__errno_location@plt>
  403aa8:	ldr	w19, [x0]
  403aac:	mov	w2, #0x5                   	// #5
  403ab0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403ab4:	add	x1, x1, #0x7d8
  403ab8:	mov	x0, #0x0                   	// #0
  403abc:	bl	401f40 <dcgettext@plt>
  403ac0:	mov	x2, x0
  403ac4:	mov	w1, w19
  403ac8:	mov	w0, #0x1                   	// #1
  403acc:	bl	401b60 <error@plt>
  403ad0:	mov	w0, #0x0                   	// #0
  403ad4:	bl	401f30 <sysconf@plt>
  403ad8:	cmp	x0, #0x0
  403adc:	b.le	403b04 <ferror@plt+0x1b04>
  403ae0:	cmp	x0, #0x800
  403ae4:	b.le	403b40 <ferror@plt+0x1b40>
  403ae8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  403aec:	add	x1, x1, #0x358
  403af0:	sub	x0, x0, #0x800
  403af4:	ldr	x2, [x1, #32]
  403af8:	cmp	x2, x0
  403afc:	csel	x0, x2, x0, ls  // ls = plast
  403b00:	str	x0, [x1, #32]
  403b04:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403b08:	ldr	x0, [x0, #888]
  403b0c:	cmp	x0, #0x7ff
  403b10:	b.ls	403b64 <ferror@plt+0x1b64>  // b.plast
  403b14:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403b18:	add	x0, x0, #0x358
  403b1c:	add	x0, x0, #0x8
  403b20:	adrp	x1, 403000 <ferror@plt+0x1000>
  403b24:	add	x1, x1, #0x454
  403b28:	str	x1, [x0, #64]
  403b2c:	bl	404f70 <ferror@plt+0x2f70>
  403b30:	adrp	x0, 402000 <ferror@plt>
  403b34:	add	x0, x0, #0x160
  403b38:	str	x0, [sp, #112]
  403b3c:	b	403a08 <ferror@plt+0x1a08>
  403b40:	adrp	x3, 40c000 <ferror@plt+0xa000>
  403b44:	add	x3, x3, #0x0
  403b48:	add	x3, x3, #0x28
  403b4c:	mov	w2, #0x1d9                 	// #473
  403b50:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403b54:	add	x1, x1, #0x898
  403b58:	adrp	x0, 40b000 <ferror@plt+0x9000>
  403b5c:	add	x0, x0, #0x800
  403b60:	bl	401fa0 <__assert_fail@plt>
  403b64:	adrp	x3, 40c000 <ferror@plt+0xa000>
  403b68:	add	x3, x3, #0x0
  403b6c:	add	x3, x3, #0x28
  403b70:	mov	w2, #0x1f5                 	// #501
  403b74:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403b78:	add	x1, x1, #0x898
  403b7c:	adrp	x0, 40b000 <ferror@plt+0x9000>
  403b80:	add	x0, x0, #0x820
  403b84:	bl	401fa0 <__assert_fail@plt>
  403b88:	mov	w26, w19
  403b8c:	b	403a40 <ferror@plt+0x1a40>
  403b90:	cmp	w0, #0x100
  403b94:	b.ne	404060 <ferror@plt+0x2060>  // b.any
  403b98:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403b9c:	ldr	x27, [x0, #800]
  403ba0:	mov	w1, #0x3d                  	// #61
  403ba4:	mov	x0, x27
  403ba8:	bl	401e80 <strchr@plt>
  403bac:	cbnz	x0, 404028 <ferror@plt+0x2028>
  403bb0:	str	x27, [x24, #296]
  403bb4:	mov	x0, x27
  403bb8:	bl	401ef0 <unsetenv@plt>
  403bbc:	cbz	w0, 403a40 <ferror@plt+0x1a40>
  403bc0:	bl	401fb0 <__errno_location@plt>
  403bc4:	ldr	w19, [x0]
  403bc8:	mov	w2, #0x5                   	// #5
  403bcc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403bd0:	add	x1, x1, #0xac8
  403bd4:	mov	x0, #0x0                   	// #0
  403bd8:	bl	401f40 <dcgettext@plt>
  403bdc:	mov	x3, x27
  403be0:	mov	x2, x0
  403be4:	mov	w1, w19
  403be8:	mov	w0, #0x1                   	// #1
  403bec:	bl	401b60 <error@plt>
  403bf0:	strb	wzr, [x24, #200]
  403bf4:	adrp	x28, 402000 <ferror@plt>
  403bf8:	add	x28, x28, #0x24c
  403bfc:	b	403a40 <ferror@plt+0x1a40>
  403c00:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403c04:	ldr	x28, [x0, #800]
  403c08:	mov	x0, x28
  403c0c:	bl	401b30 <strlen@plt>
  403c10:	cmp	x0, #0x1
  403c14:	b.eq	403c58 <ferror@plt+0x1c58>  // b.none
  403c18:	ldrb	w0, [x28]
  403c1c:	cmp	w0, #0x5c
  403c20:	b.ne	403dd8 <ferror@plt+0x1dd8>  // b.any
  403c24:	ldrb	w27, [x28, #1]
  403c28:	cmp	w27, #0x6e
  403c2c:	b.eq	403e00 <ferror@plt+0x1e00>  // b.none
  403c30:	cmp	w27, #0x6e
  403c34:	b.hi	403c84 <ferror@plt+0x1c84>  // b.pmore
  403c38:	cmp	w27, #0x62
  403c3c:	b.eq	403e08 <ferror@plt+0x1e08>  // b.none
  403c40:	cmp	w27, #0x62
  403c44:	b.ls	403c60 <ferror@plt+0x1c60>  // b.plast
  403c48:	cmp	w27, #0x66
  403c4c:	b.ne	403cc4 <ferror@plt+0x1cc4>  // b.any
  403c50:	mov	w27, #0xc                   	// #12
  403c54:	b	403c74 <ferror@plt+0x1c74>
  403c58:	ldrb	w27, [x28]
  403c5c:	b	403c74 <ferror@plt+0x1c74>
  403c60:	cmp	w27, #0x5c
  403c64:	b.eq	403c74 <ferror@plt+0x1c74>  // b.none
  403c68:	cmp	w27, #0x61
  403c6c:	b.ne	403cc4 <ferror@plt+0x1cc4>  // b.any
  403c70:	mov	w27, #0x7                   	// #7
  403c74:	strb	w27, [x24, #200]
  403c78:	adrp	x28, 402000 <ferror@plt>
  403c7c:	add	x28, x28, #0x24c
  403c80:	b	403a40 <ferror@plt+0x1a40>
  403c84:	cmp	w27, #0x74
  403c88:	b.eq	403e10 <ferror@plt+0x1e10>  // b.none
  403c8c:	cmp	w27, #0x76
  403c90:	b.ne	403c9c <ferror@plt+0x1c9c>  // b.any
  403c94:	mov	w27, #0xb                   	// #11
  403c98:	b	403c74 <ferror@plt+0x1c74>
  403c9c:	cmp	w27, #0x72
  403ca0:	b.ne	403cac <ferror@plt+0x1cac>  // b.any
  403ca4:	mov	w27, #0xd                   	// #13
  403ca8:	b	403c74 <ferror@plt+0x1c74>
  403cac:	cmp	w27, #0x78
  403cb0:	b.ne	403cc4 <ferror@plt+0x1cc4>  // b.any
  403cb4:	add	x0, x28, #0x2
  403cb8:	str	x0, [sp, #136]
  403cbc:	mov	w27, #0x10                  	// #16
  403cc0:	b	403ce4 <ferror@plt+0x1ce4>
  403cc4:	bl	401e30 <__ctype_b_loc@plt>
  403cc8:	and	x27, x27, #0xff
  403ccc:	ldr	x0, [x0]
  403cd0:	ldrh	w0, [x0, x27, lsl #1]
  403cd4:	tbz	w0, #11, 403d24 <ferror@plt+0x1d24>
  403cd8:	add	x0, x28, #0x1
  403cdc:	str	x0, [sp, #136]
  403ce0:	mov	w27, #0x8                   	// #8
  403ce4:	bl	401fb0 <__errno_location@plt>
  403ce8:	str	wzr, [x0]
  403cec:	str	xzr, [sp, #152]
  403cf0:	mov	w2, w27
  403cf4:	add	x1, sp, #0x98
  403cf8:	ldr	x0, [sp, #136]
  403cfc:	bl	401b20 <strtoul@plt>
  403d00:	cmn	x0, #0x1
  403d04:	b.eq	403d4c <ferror@plt+0x1d4c>  // b.none
  403d08:	cmp	x0, #0xff
  403d0c:	b.hi	403d4c <ferror@plt+0x1d4c>  // b.pmore
  403d10:	ldr	x1, [sp, #152]
  403d14:	ldrb	w1, [x1]
  403d18:	cbnz	w1, 403dac <ferror@plt+0x1dac>
  403d1c:	and	w27, w0, #0xff
  403d20:	b	403c74 <ferror@plt+0x1c74>
  403d24:	mov	w2, #0x5                   	// #5
  403d28:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403d2c:	add	x1, x1, #0x840
  403d30:	mov	x0, #0x0                   	// #0
  403d34:	bl	401f40 <dcgettext@plt>
  403d38:	mov	x3, x28
  403d3c:	mov	x2, x0
  403d40:	mov	w1, #0x0                   	// #0
  403d44:	mov	w0, #0x1                   	// #1
  403d48:	bl	401b60 <error@plt>
  403d4c:	cmp	w27, #0x10
  403d50:	b.eq	403d80 <ferror@plt+0x1d80>  // b.none
  403d54:	mov	w2, #0x5                   	// #5
  403d58:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403d5c:	add	x1, x1, #0x8e8
  403d60:	mov	x0, #0x0                   	// #0
  403d64:	bl	401f40 <dcgettext@plt>
  403d68:	mov	x4, #0xff                  	// #255
  403d6c:	mov	x3, x28
  403d70:	mov	x2, x0
  403d74:	mov	w1, #0x0                   	// #0
  403d78:	mov	w0, #0x1                   	// #1
  403d7c:	bl	401b60 <error@plt>
  403d80:	mov	w2, #0x5                   	// #5
  403d84:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403d88:	add	x1, x1, #0x880
  403d8c:	mov	x0, #0x0                   	// #0
  403d90:	bl	401f40 <dcgettext@plt>
  403d94:	mov	x4, #0xff                  	// #255
  403d98:	mov	x3, x28
  403d9c:	mov	x2, x0
  403da0:	mov	w1, #0x0                   	// #0
  403da4:	mov	w0, #0x1                   	// #1
  403da8:	bl	401b60 <error@plt>
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403db4:	add	x1, x1, #0x950
  403db8:	mov	x0, #0x0                   	// #0
  403dbc:	bl	401f40 <dcgettext@plt>
  403dc0:	ldr	x4, [sp, #152]
  403dc4:	mov	x3, x28
  403dc8:	mov	x2, x0
  403dcc:	mov	w1, #0x0                   	// #0
  403dd0:	mov	w0, #0x1                   	// #1
  403dd4:	bl	401b60 <error@plt>
  403dd8:	mov	w2, #0x5                   	// #5
  403ddc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403de0:	add	x1, x1, #0x9b8
  403de4:	mov	x0, #0x0                   	// #0
  403de8:	bl	401f40 <dcgettext@plt>
  403dec:	mov	x3, x28
  403df0:	mov	x2, x0
  403df4:	mov	w1, #0x0                   	// #0
  403df8:	mov	w0, #0x1                   	// #1
  403dfc:	bl	401b60 <error@plt>
  403e00:	mov	w27, #0xa                   	// #10
  403e04:	b	403c74 <ferror@plt+0x1c74>
  403e08:	mov	w27, #0x8                   	// #8
  403e0c:	b	403c74 <ferror@plt+0x1c74>
  403e10:	mov	w27, #0x9                   	// #9
  403e14:	b	403c74 <ferror@plt+0x1c74>
  403e18:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403e1c:	ldr	x0, [x0, #800]
  403e20:	cbz	x0, 403e34 <ferror@plt+0x1e34>
  403e24:	ldrb	w1, [x0]
  403e28:	cbz	w1, 403e34 <ferror@plt+0x1e34>
  403e2c:	str	x0, [x24, #264]
  403e30:	b	403a40 <ferror@plt+0x1a40>
  403e34:	str	xzr, [x24, #264]
  403e38:	b	403a40 <ferror@plt+0x1a40>
  403e3c:	mov	w0, #0x0                   	// #0
  403e40:	bl	402d68 <ferror@plt+0xd68>
  403e44:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403e48:	ldr	x0, [x0, #800]
  403e4c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403e50:	add	x1, x1, #0x798
  403e54:	cmp	x0, #0x0
  403e58:	csel	x0, x1, x0, eq  // eq = none
  403e5c:	str	x0, [x24, #56]
  403e60:	str	xzr, [x24, #88]
  403e64:	str	xzr, [x24, #80]
  403e68:	b	403a40 <ferror@plt+0x1a40>
  403e6c:	mov	w4, #0x1                   	// #1
  403e70:	mov	x3, #0xffffffffffffffff    	// #-1
  403e74:	mov	x2, #0x1                   	// #1
  403e78:	mov	w1, #0x4c                  	// #76
  403e7c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403e80:	ldr	x0, [x0, #800]
  403e84:	bl	403088 <ferror@plt+0x1088>
  403e88:	str	x0, [x24, #80]
  403e8c:	str	xzr, [x24, #88]
  403e90:	str	xzr, [x24, #56]
  403e94:	b	403a40 <ferror@plt+0x1a40>
  403e98:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403e9c:	ldr	x0, [x0, #800]
  403ea0:	cbz	x0, 403ec8 <ferror@plt+0x1ec8>
  403ea4:	mov	w4, #0x1                   	// #1
  403ea8:	mov	x3, #0xffffffffffffffff    	// #-1
  403eac:	mov	x2, #0x1                   	// #1
  403eb0:	mov	w1, #0x6c                  	// #108
  403eb4:	bl	403088 <ferror@plt+0x1088>
  403eb8:	str	x0, [x24, #80]
  403ebc:	str	xzr, [x24, #88]
  403ec0:	str	xzr, [x24, #56]
  403ec4:	b	403a40 <ferror@plt+0x1a40>
  403ec8:	mov	x0, #0x1                   	// #1
  403ecc:	str	x0, [x24, #80]
  403ed0:	b	403ebc <ferror@plt+0x1ebc>
  403ed4:	mov	w4, #0x1                   	// #1
  403ed8:	mov	x3, #0xffffffffffffffff    	// #-1
  403edc:	mov	x2, #0x1                   	// #1
  403ee0:	mov	w1, #0x6e                  	// #110
  403ee4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403ee8:	ldr	x0, [x0, #800]
  403eec:	bl	403088 <ferror@plt+0x1088>
  403ef0:	str	x0, [x24, #88]
  403ef4:	str	xzr, [x24, #80]
  403ef8:	cmp	x0, #0x1
  403efc:	b.eq	403f08 <ferror@plt+0x1f08>  // b.none
  403f00:	str	xzr, [x24, #56]
  403f04:	b	403a40 <ferror@plt+0x1a40>
  403f08:	ldr	x0, [x24, #56]
  403f0c:	cbz	x0, 403f00 <ferror@plt+0x1f00>
  403f10:	str	xzr, [x24, #88]
  403f14:	b	403a40 <ferror@plt+0x1a40>
  403f18:	ldr	x0, [sp, #112]
  403f1c:	blr	x0
  403f20:	add	x27, x24, #0x8
  403f24:	mov	w4, #0x0                   	// #0
  403f28:	ldr	x3, [x24, #16]
  403f2c:	mov	x2, #0x1                   	// #1
  403f30:	mov	w1, #0x73                  	// #115
  403f34:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403f38:	ldr	x0, [x0, #800]
  403f3c:	bl	403088 <ferror@plt+0x1088>
  403f40:	str	x0, [sp, #136]
  403f44:	ldr	x1, [x24, #16]
  403f48:	cmp	x1, x0
  403f4c:	b.cc	403f58 <ferror@plt+0x1f58>  // b.lo, b.ul, b.last
  403f50:	str	x0, [x24, #32]
  403f54:	b	403a40 <ferror@plt+0x1a40>
  403f58:	mov	w2, #0x5                   	// #5
  403f5c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403f60:	add	x1, x1, #0xa40
  403f64:	mov	x0, #0x0                   	// #0
  403f68:	bl	401f40 <dcgettext@plt>
  403f6c:	ldr	x4, [x27, #8]
  403f70:	ldr	x3, [sp, #136]
  403f74:	mov	x2, x0
  403f78:	mov	w1, #0x0                   	// #0
  403f7c:	mov	w0, #0x0                   	// #0
  403f80:	bl	401b60 <error@plt>
  403f84:	ldr	x0, [x27, #8]
  403f88:	b	403f50 <ferror@plt+0x1f50>
  403f8c:	mov	w0, #0x1                   	// #1
  403f90:	strb	w0, [x24, #289]
  403f94:	b	403a40 <ferror@plt+0x1a40>
  403f98:	mov	w0, #0x1                   	// #1
  403f9c:	str	w0, [x24, #8]
  403fa0:	b	403a40 <ferror@plt+0x1a40>
  403fa4:	mov	w0, #0x1                   	// #1
  403fa8:	strb	w0, [x24, #308]
  403fac:	b	403a40 <ferror@plt+0x1a40>
  403fb0:	mov	w0, #0x1                   	// #1
  403fb4:	strb	w0, [x24, #288]
  403fb8:	strb	w0, [x24, #289]
  403fbc:	b	403a40 <ferror@plt+0x1a40>
  403fc0:	mov	w4, #0x1                   	// #1
  403fc4:	mov	x3, #0x7fffffff            	// #2147483647
  403fc8:	mov	x2, #0x0                   	// #0
  403fcc:	mov	w1, #0x50                  	// #80
  403fd0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403fd4:	ldr	x0, [x0, #800]
  403fd8:	bl	403088 <ferror@plt+0x1088>
  403fdc:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  403fe0:	str	w0, [x1, #672]
  403fe4:	b	403a40 <ferror@plt+0x1a40>
  403fe8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403fec:	ldr	x0, [x0, #800]
  403ff0:	str	x0, [sp, #120]
  403ff4:	b	403a40 <ferror@plt+0x1a40>
  403ff8:	adrp	x0, 40b000 <ferror@plt+0x9000>
  403ffc:	add	x0, x0, #0x7a8
  404000:	bl	405688 <ferror@plt+0x3688>
  404004:	mov	w0, w19
  404008:	ldp	x19, x20, [sp, #32]
  40400c:	ldp	x21, x22, [sp, #48]
  404010:	ldp	x23, x24, [sp, #64]
  404014:	ldp	x25, x26, [sp, #80]
  404018:	ldp	x27, x28, [sp, #96]
  40401c:	ldp	x29, x30, [sp, #16]
  404020:	add	sp, sp, #0x150
  404024:	ret
  404028:	mov	w2, #0x5                   	// #5
  40402c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404030:	add	x1, x1, #0xa88
  404034:	mov	x0, #0x0                   	// #0
  404038:	bl	401f40 <dcgettext@plt>
  40403c:	ldrsw	x1, [sp, #332]
  404040:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404044:	add	x3, x3, #0x0
  404048:	add	x1, x3, x1, lsl #5
  40404c:	ldr	x3, [x1, #48]
  404050:	mov	x2, x0
  404054:	mov	w1, #0x0                   	// #0
  404058:	mov	w0, #0x1                   	// #1
  40405c:	bl	401b60 <error@plt>
  404060:	mov	w0, #0x1                   	// #1
  404064:	bl	402d68 <ferror@plt+0xd68>
  404068:	mov	w25, #0x1                   	// #1
  40406c:	b	403a40 <ferror@plt+0x1a40>
  404070:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404074:	ldr	x0, [x0, #1120]
  404078:	cmp	x0, #0x0
  40407c:	adrp	x0, 402000 <ferror@plt>
  404080:	add	x0, x0, #0x24c
  404084:	ccmp	x28, x0, #0x0, ne  // ne = any
  404088:	b.eq	4041e8 <ferror@plt+0x21e8>  // b.none
  40408c:	ldr	x0, [sp, #112]
  404090:	blr	x0
  404094:	ldr	w0, [sp, #132]
  404098:	cbnz	w0, 404210 <ferror@plt+0x2210>
  40409c:	adrp	x0, 402000 <ferror@plt>
  4040a0:	add	x0, x0, #0x164
  4040a4:	str	x0, [sp, #160]
  4040a8:	add	x0, sp, #0xa8
  4040ac:	bl	401cb0 <sigemptyset@plt>
  4040b0:	str	wzr, [sp, #296]
  4040b4:	mov	x2, #0x0                   	// #0
  4040b8:	add	x1, sp, #0xa0
  4040bc:	mov	w0, #0xa                   	// #10
  4040c0:	bl	401d70 <sigaction@plt>
  4040c4:	cbnz	w0, 404234 <ferror@plt+0x2234>
  4040c8:	adrp	x0, 402000 <ferror@plt>
  4040cc:	add	x0, x0, #0x198
  4040d0:	str	x0, [sp, #160]
  4040d4:	add	x0, sp, #0xa8
  4040d8:	bl	401cb0 <sigemptyset@plt>
  4040dc:	str	wzr, [sp, #296]
  4040e0:	mov	x2, #0x0                   	// #0
  4040e4:	add	x1, sp, #0xa0
  4040e8:	mov	w0, #0xc                   	// #12
  4040ec:	bl	401d70 <sigaction@plt>
  4040f0:	cbnz	w0, 404264 <ferror@plt+0x2264>
  4040f4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4040f8:	add	x1, x1, #0x7a0
  4040fc:	ldr	x0, [sp, #120]
  404100:	bl	401e20 <strcmp@plt>
  404104:	cbnz	w0, 404294 <ferror@plt+0x2294>
  404108:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40410c:	ldr	x1, [x0, #824]
  404110:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404114:	str	x1, [x0, #1048]
  404118:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40411c:	ldr	x0, [x0, #912]
  404120:	cbz	x0, 4042f8 <ferror@plt+0x22f8>
  404124:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404128:	mov	w1, #0x1                   	// #1
  40412c:	str	w1, [x0, #864]
  404130:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404134:	ldr	w0, [x0, #808]
  404138:	cmp	w0, w21
  40413c:	b.eq	404308 <ferror@plt+0x2308>  // b.none
  404140:	cbnz	w25, 404324 <ferror@plt+0x2324>
  404144:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  404148:	add	x19, x19, #0x358
  40414c:	ldr	x0, [x19, #32]
  404150:	add	x0, x0, #0x1
  404154:	bl	4096a8 <ferror@plt+0x76a8>
  404158:	str	x0, [x19, #176]
  40415c:	ldr	x0, [x19, #32]
  404160:	add	x0, x0, #0x1
  404164:	bl	4096a8 <ferror@plt+0x76a8>
  404168:	str	x0, [x19, #120]
  40416c:	mov	x1, #0x0                   	// #0
  404170:	mov	w0, #0x11                  	// #17
  404174:	bl	401c30 <signal@plt>
  404178:	ldr	x0, [x19, #56]
  40417c:	cbz	x0, 40449c <ferror@plt+0x249c>
  404180:	sbfiz	x0, x21, #3, #32
  404184:	bl	4096a8 <ferror@plt+0x76a8>
  404188:	mov	x26, x0
  40418c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404190:	ldr	w19, [x0, #808]
  404194:	cmp	w21, w19
  404198:	b.le	4041b8 <ferror@plt+0x21b8>
  40419c:	sxtw	x19, w19
  4041a0:	ldr	x0, [x20, x19, lsl #3]
  4041a4:	bl	401b30 <strlen@plt>
  4041a8:	str	x0, [x26, x19, lsl #3]
  4041ac:	add	x19, x19, #0x1
  4041b0:	cmp	w21, w19
  4041b4:	b.gt	4041a0 <ferror@plt+0x21a0>
  4041b8:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4041bc:	add	x19, x19, #0x358
  4041c0:	ldr	x0, [x19, #56]
  4041c4:	bl	401b30 <strlen@plt>
  4041c8:	str	x0, [x19, #48]
  4041cc:	adrp	x24, 41f000 <ferror@plt+0x1d000>
  4041d0:	add	x24, x24, #0x358
  4041d4:	add	x23, x24, #0x60
  4041d8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4041dc:	add	x0, x0, #0x328
  4041e0:	str	x0, [sp, #112]
  4041e4:	b	4045c8 <ferror@plt+0x25c8>
  4041e8:	mov	w2, #0x5                   	// #5
  4041ec:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4041f0:	add	x1, x1, #0xb18
  4041f4:	mov	x0, #0x0                   	// #0
  4041f8:	bl	401f40 <dcgettext@plt>
  4041fc:	mov	x2, x0
  404200:	mov	w1, #0x0                   	// #0
  404204:	mov	w0, #0x0                   	// #0
  404208:	bl	401b60 <error@plt>
  40420c:	b	40408c <ferror@plt+0x208c>
  404210:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404214:	add	x3, x3, #0x0
  404218:	add	x3, x3, #0x28
  40421c:	mov	w2, #0x2a5                 	// #677
  404220:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404224:	add	x1, x1, #0x898
  404228:	adrp	x0, 40b000 <ferror@plt+0x9000>
  40422c:	add	x0, x0, #0xb58
  404230:	bl	401fa0 <__assert_fail@plt>
  404234:	bl	401fb0 <__errno_location@plt>
  404238:	ldr	w19, [x0]
  40423c:	mov	w2, #0x5                   	// #5
  404240:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404244:	add	x1, x1, #0xb70
  404248:	mov	x0, #0x0                   	// #0
  40424c:	bl	401f40 <dcgettext@plt>
  404250:	mov	x2, x0
  404254:	mov	w1, w19
  404258:	mov	w0, #0x0                   	// #0
  40425c:	bl	401b60 <error@plt>
  404260:	b	4040c8 <ferror@plt+0x20c8>
  404264:	bl	401fb0 <__errno_location@plt>
  404268:	ldr	w19, [x0]
  40426c:	mov	w2, #0x5                   	// #5
  404270:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404274:	add	x1, x1, #0xb98
  404278:	mov	x0, #0x0                   	// #0
  40427c:	bl	401f40 <dcgettext@plt>
  404280:	mov	x2, x0
  404284:	mov	w1, w19
  404288:	mov	w0, #0x0                   	// #0
  40428c:	bl	401b60 <error@plt>
  404290:	b	4040f4 <ferror@plt+0x20f4>
  404294:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  404298:	add	x19, x19, #0x358
  40429c:	mov	w0, #0x1                   	// #1
  4042a0:	str	w0, [x19, #304]
  4042a4:	ldr	x0, [sp, #120]
  4042a8:	bl	4031d0 <ferror@plt+0x11d0>
  4042ac:	str	x0, [x19, #192]
  4042b0:	cbnz	x0, 404118 <ferror@plt+0x2118>
  4042b4:	bl	401fb0 <__errno_location@plt>
  4042b8:	ldr	w20, [x0]
  4042bc:	mov	w2, #0x5                   	// #5
  4042c0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4042c4:	add	x1, x1, #0xbc0
  4042c8:	mov	x0, #0x0                   	// #0
  4042cc:	bl	401f40 <dcgettext@plt>
  4042d0:	mov	x19, x0
  4042d4:	ldr	x2, [sp, #120]
  4042d8:	mov	w1, #0x8                   	// #8
  4042dc:	mov	w0, #0x0                   	// #0
  4042e0:	bl	408d50 <ferror@plt+0x6d50>
  4042e4:	mov	x3, x0
  4042e8:	mov	x2, x19
  4042ec:	mov	w1, w20
  4042f0:	mov	w0, #0x1                   	// #1
  4042f4:	bl	401b60 <error@plt>
  4042f8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4042fc:	ldr	x0, [x0, #936]
  404300:	cbz	x0, 404130 <ferror@plt+0x2130>
  404304:	b	404124 <ferror@plt+0x2124>
  404308:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40430c:	str	wzr, [x0, #808]
  404310:	add	x0, sp, #0x140
  404314:	str	x0, [sp, #312]
  404318:	add	x20, sp, #0x138
  40431c:	mov	w21, #0x1                   	// #1
  404320:	b	404140 <ferror@plt+0x2140>
  404324:	adrp	x23, 41f000 <ferror@plt+0x1d000>
  404328:	ldr	x22, [x23, #792]
  40432c:	mov	w2, #0x5                   	// #5
  404330:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404334:	add	x1, x1, #0xbe0
  404338:	mov	x0, #0x0                   	// #0
  40433c:	bl	401f40 <dcgettext@plt>
  404340:	mov	x19, x0
  404344:	bl	404e54 <ferror@plt+0x2e54>
  404348:	mov	x2, x0
  40434c:	mov	x1, x19
  404350:	mov	x0, x22
  404354:	bl	401fe0 <fprintf@plt>
  404358:	ldr	x22, [x23, #792]
  40435c:	mov	w2, #0x5                   	// #5
  404360:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404364:	add	x1, x1, #0xc10
  404368:	mov	x0, #0x0                   	// #0
  40436c:	bl	401f40 <dcgettext@plt>
  404370:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  404374:	add	x19, x19, #0x358
  404378:	ldr	x2, [x19, #16]
  40437c:	mov	x1, x0
  404380:	mov	x0, x22
  404384:	bl	401fe0 <fprintf@plt>
  404388:	ldr	x22, [x23, #792]
  40438c:	mov	w2, #0x5                   	// #5
  404390:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404394:	add	x1, x1, #0xc50
  404398:	mov	x0, #0x0                   	// #0
  40439c:	bl	401f40 <dcgettext@plt>
  4043a0:	ldr	x2, [x19, #24]
  4043a4:	mov	x1, x0
  4043a8:	mov	x0, x22
  4043ac:	bl	401fe0 <fprintf@plt>
  4043b0:	ldr	x24, [x23, #792]
  4043b4:	mov	w2, #0x5                   	// #5
  4043b8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4043bc:	add	x1, x1, #0xca0
  4043c0:	mov	x0, #0x0                   	// #0
  4043c4:	bl	401f40 <dcgettext@plt>
  4043c8:	mov	x22, x0
  4043cc:	ldr	x25, [x19, #16]
  4043d0:	bl	404e54 <ferror@plt+0x2e54>
  4043d4:	sub	x2, x25, x0
  4043d8:	mov	x1, x22
  4043dc:	mov	x0, x24
  4043e0:	bl	401fe0 <fprintf@plt>
  4043e4:	ldr	x22, [x23, #792]
  4043e8:	mov	w2, #0x5                   	// #5
  4043ec:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4043f0:	add	x1, x1, #0xcd8
  4043f4:	mov	x0, #0x0                   	// #0
  4043f8:	bl	401f40 <dcgettext@plt>
  4043fc:	ldr	x2, [x19, #32]
  404400:	mov	x1, x0
  404404:	mov	x0, x22
  404408:	bl	401fe0 <fprintf@plt>
  40440c:	ldr	x19, [x23, #792]
  404410:	mov	w2, #0x5                   	// #5
  404414:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404418:	add	x1, x1, #0xd10
  40441c:	mov	x0, #0x0                   	// #0
  404420:	bl	401f40 <dcgettext@plt>
  404424:	mov	x2, #0x7fffffff            	// #2147483647
  404428:	mov	x1, x0
  40442c:	mov	x0, x19
  404430:	bl	401fe0 <fprintf@plt>
  404434:	mov	w0, #0x0                   	// #0
  404438:	bl	401f20 <isatty@plt>
  40443c:	cbz	w0, 404144 <ferror@plt+0x2144>
  404440:	ldr	x19, [x23, #792]
  404444:	mov	w2, #0x5                   	// #5
  404448:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40444c:	add	x1, x1, #0xd50
  404450:	mov	x0, #0x0                   	// #0
  404454:	bl	401f40 <dcgettext@plt>
  404458:	mov	x1, x0
  40445c:	mov	x0, x19
  404460:	bl	401fe0 <fprintf@plt>
  404464:	cbz	w26, 404144 <ferror@plt+0x2144>
  404468:	ldr	x19, [x23, #792]
  40446c:	mov	w2, #0x5                   	// #5
  404470:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404474:	add	x1, x1, #0xe00
  404478:	mov	x0, #0x0                   	// #0
  40447c:	bl	401f40 <dcgettext@plt>
  404480:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  404484:	ldrsw	x1, [x1, #808]
  404488:	ldr	x2, [x20, x1, lsl #3]
  40448c:	mov	x1, x0
  404490:	mov	x0, x19
  404494:	bl	401fe0 <fprintf@plt>
  404498:	b	404144 <ferror@plt+0x2144>
  40449c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4044a0:	ldr	w0, [x0, #808]
  4044a4:	cmp	w0, w21
  4044a8:	b.ge	404504 <ferror@plt+0x2504>  // b.tcont
  4044ac:	adrp	x23, 41f000 <ferror@plt+0x1d000>
  4044b0:	add	x23, x23, #0x2a0
  4044b4:	add	x24, x19, #0x60
  4044b8:	add	x22, x19, #0x8
  4044bc:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4044c0:	add	x19, x19, #0x328
  4044c4:	ldr	x25, [x20, w0, sxtw #3]
  4044c8:	mov	x0, x25
  4044cc:	bl	401b30 <strlen@plt>
  4044d0:	ldrb	w6, [x23, #4]
  4044d4:	mov	x5, #0x0                   	// #0
  4044d8:	mov	x4, #0x0                   	// #0
  4044dc:	add	x3, x0, #0x1
  4044e0:	mov	x2, x25
  4044e4:	mov	x1, x24
  4044e8:	mov	x0, x22
  4044ec:	bl	404710 <ferror@plt+0x2710>
  4044f0:	ldr	w0, [x19]
  4044f4:	add	w0, w0, #0x1
  4044f8:	str	w0, [x19]
  4044fc:	cmp	w0, w21
  404500:	b.lt	4044c4 <ferror@plt+0x24c4>  // b.tstop
  404504:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404508:	strb	wzr, [x0, #676]
  40450c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404510:	add	x0, x0, #0x358
  404514:	add	x1, x0, #0x60
  404518:	ldr	x2, [x0, #96]
  40451c:	str	x2, [x0, #64]
  404520:	ldr	x0, [x0, #128]
  404524:	str	x0, [x1, #40]
  404528:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  40452c:	add	x19, x19, #0x358
  404530:	mov	x20, x1
  404534:	blr	x28
  404538:	cmn	w0, #0x1
  40453c:	b.eq	404568 <ferror@plt+0x2568>  // b.none
  404540:	ldr	x0, [x19, #80]
  404544:	cbz	x0, 404534 <ferror@plt+0x2534>
  404548:	ldr	x1, [x19, #208]
  40454c:	cmp	x0, x1
  404550:	b.hi	404534 <ferror@plt+0x2534>  // b.pmore
  404554:	mov	x1, x20
  404558:	add	x0, x19, #0x8
  40455c:	bl	404b60 <ferror@plt+0x2b60>
  404560:	str	xzr, [x19, #208]
  404564:	b	404534 <ferror@plt+0x2534>
  404568:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40456c:	add	x0, x0, #0x358
  404570:	ldr	x1, [x0, #96]
  404574:	ldr	x0, [x0, #64]
  404578:	cmp	x1, x0
  40457c:	b.ne	404590 <ferror@plt+0x2590>  // b.any
  404580:	cbz	w26, 4045a4 <ferror@plt+0x25a4>
  404584:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404588:	ldrb	w0, [x0, #1112]
  40458c:	cbnz	w0, 4045a4 <ferror@plt+0x25a4>
  404590:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404594:	add	x0, x0, #0x358
  404598:	add	x1, x0, #0x60
  40459c:	add	x0, x0, #0x8
  4045a0:	bl	404b60 <ferror@plt+0x2b60>
  4045a4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4045a8:	add	x0, x0, #0x358
  4045ac:	ldr	w1, [x0, #240]
  4045b0:	str	w1, [x0, #252]
  4045b4:	ldr	w19, [x0, #240]
  4045b8:	b	404004 <ferror@plt+0x2004>
  4045bc:	mov	x1, x23
  4045c0:	add	x0, x24, #0x8
  4045c4:	bl	404b60 <ferror@plt+0x2b60>
  4045c8:	blr	x28
  4045cc:	cmn	w0, #0x1
  4045d0:	b.eq	4045a4 <ferror@plt+0x25a4>  // b.none
  4045d4:	sxtw	x22, w0
  4045d8:	add	x25, x24, #0x8
  4045dc:	mov	x1, x23
  4045e0:	mov	x0, x25
  4045e4:	bl	405030 <ferror@plt+0x3030>
  4045e8:	str	xzr, [x23, #32]
  4045ec:	ldr	x27, [sp, #112]
  4045f0:	ldrsw	x0, [x27]
  4045f4:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4045f8:	add	x19, x19, #0x2a0
  4045fc:	ldr	x3, [x26, x0, lsl #3]
  404600:	ldrb	w6, [x19, #4]
  404604:	mov	x5, #0x0                   	// #0
  404608:	mov	x4, #0x0                   	// #0
  40460c:	add	x3, x3, #0x1
  404610:	ldr	x2, [x20, x0, lsl #3]
  404614:	mov	x1, x23
  404618:	mov	x0, x25
  40461c:	bl	404710 <ferror@plt+0x2710>
  404620:	sub	x22, x22, #0x1
  404624:	strb	wzr, [x19, #4]
  404628:	ldr	w19, [x27]
  40462c:	add	w19, w19, #0x1
  404630:	cmp	w21, w19
  404634:	b.le	4045bc <ferror@plt+0x25bc>
  404638:	sxtw	x19, w19
  40463c:	mov	x27, x25
  404640:	adrp	x25, 41f000 <ferror@plt+0x1d000>
  404644:	add	x25, x25, #0x2a0
  404648:	ldr	x2, [x20, x19, lsl #3]
  40464c:	ldrb	w0, [x25, #4]
  404650:	str	w0, [sp]
  404654:	mov	x7, x22
  404658:	ldr	x6, [x24, #176]
  40465c:	mov	x5, #0x0                   	// #0
  404660:	mov	x4, #0x0                   	// #0
  404664:	ldr	x3, [x26, x19, lsl #3]
  404668:	mov	x1, x23
  40466c:	mov	x0, x27
  404670:	bl	4049b8 <ferror@plt+0x29b8>
  404674:	add	x19, x19, #0x1
  404678:	cmp	w21, w19
  40467c:	b.gt	404648 <ferror@plt+0x2648>
  404680:	b	4045bc <ferror@plt+0x25bc>
  404684:	mov	w0, #0x0                   	// #0
  404688:	ret
  40468c:	stp	x29, x30, [sp, #-48]!
  404690:	mov	x29, sp
  404694:	stp	x19, x20, [sp, #16]
  404698:	mov	x20, x0
  40469c:	mov	x19, x1
  4046a0:	bl	401fc0 <getenv@plt>
  4046a4:	cbz	x0, 404708 <ferror@plt+0x2708>
  4046a8:	mov	x4, #0x0                   	// #0
  4046ac:	add	x3, sp, #0x28
  4046b0:	mov	w2, #0xa                   	// #10
  4046b4:	add	x1, sp, #0x20
  4046b8:	bl	4099d8 <ferror@plt+0x79d8>
  4046bc:	cbnz	w0, 4046d8 <ferror@plt+0x26d8>
  4046c0:	ldr	x0, [sp, #40]
  4046c4:	cmp	x0, x19
  4046c8:	cset	w0, cc  // cc = lo, ul, last
  4046cc:	ldp	x19, x20, [sp, #16]
  4046d0:	ldp	x29, x30, [sp], #48
  4046d4:	ret
  4046d8:	bl	401fb0 <__errno_location@plt>
  4046dc:	ldr	w19, [x0]
  4046e0:	mov	w2, #0x5                   	// #5
  4046e4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4046e8:	add	x1, x1, #0x290
  4046ec:	mov	x0, #0x0                   	// #0
  4046f0:	bl	401f40 <dcgettext@plt>
  4046f4:	mov	x3, x20
  4046f8:	mov	x2, x0
  4046fc:	mov	w1, w19
  404700:	mov	w0, #0x1                   	// #1
  404704:	bl	401b60 <error@plt>
  404708:	mov	w0, #0x0                   	// #0
  40470c:	b	4046cc <ferror@plt+0x26cc>
  404710:	stp	x29, x30, [sp, #-80]!
  404714:	mov	x29, sp
  404718:	stp	x19, x20, [sp, #16]
  40471c:	stp	x21, x22, [sp, #32]
  404720:	stp	x23, x24, [sp, #48]
  404724:	str	x25, [sp, #64]
  404728:	cbz	x2, 4047e0 <ferror@plt+0x27e0>
  40472c:	mov	x20, x0
  404730:	mov	x19, x1
  404734:	mov	x21, x2
  404738:	mov	x23, x3
  40473c:	mov	x24, x4
  404740:	mov	x25, x5
  404744:	mov	w22, w6
  404748:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40474c:	add	x0, x0, #0x2f0
  404750:	cmp	x2, x0
  404754:	b.eq	404868 <ferror@plt+0x2868>  // b.none
  404758:	add	x0, x3, x5
  40475c:	ldr	x1, [x1, #32]
  404760:	add	x0, x0, x1
  404764:	ldr	x1, [x20, #24]
  404768:	cmp	x0, x1
  40476c:	b.ls	404848 <ferror@plt+0x2848>  // b.plast
  404770:	cbnz	w6, 404800 <ferror@plt+0x2800>
  404774:	ldr	x1, [x19]
  404778:	ldr	x0, [x20, #56]
  40477c:	cmp	x1, x0
  404780:	b.eq	404800 <ferror@plt+0x2800>  // b.none
  404784:	ldr	x0, [x20, #48]
  404788:	cbnz	x0, 404824 <ferror@plt+0x2824>
  40478c:	ldr	w0, [x20]
  404790:	cbz	w0, 4047a4 <ferror@plt+0x27a4>
  404794:	ldr	x0, [x20, #72]
  404798:	cbnz	x0, 404824 <ferror@plt+0x2824>
  40479c:	ldr	x0, [x20, #80]
  4047a0:	cbnz	x0, 404824 <ferror@plt+0x2824>
  4047a4:	mov	x1, x19
  4047a8:	mov	x0, x20
  4047ac:	bl	404b60 <ferror@plt+0x2b60>
  4047b0:	ldr	x0, [x20, #80]
  4047b4:	cbz	x0, 4047cc <ferror@plt+0x27cc>
  4047b8:	ldr	x1, [x19]
  4047bc:	ldr	x2, [x20, #56]
  4047c0:	sub	x1, x1, x2
  4047c4:	cmp	x0, x1
  4047c8:	b.eq	40485c <ferror@plt+0x285c>  // b.none
  4047cc:	ldr	x1, [x19]
  4047d0:	ldr	x0, [x20, #32]
  4047d4:	cmp	x1, x0
  4047d8:	b.ne	404868 <ferror@plt+0x2868>  // b.any
  4047dc:	b	40485c <ferror@plt+0x285c>
  4047e0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4047e4:	add	x3, x3, #0x4a0
  4047e8:	mov	w2, #0x155                 	// #341
  4047ec:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4047f0:	add	x1, x1, #0x2d0
  4047f4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4047f8:	add	x0, x0, #0x2e0
  4047fc:	bl	401fa0 <__assert_fail@plt>
  404800:	mov	w2, #0x5                   	// #5
  404804:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404808:	add	x1, x1, #0x300
  40480c:	mov	x0, #0x0                   	// #0
  404810:	bl	401f40 <dcgettext@plt>
  404814:	mov	x2, x0
  404818:	mov	w1, #0x0                   	// #0
  40481c:	mov	w0, #0x1                   	// #1
  404820:	bl	401b60 <error@plt>
  404824:	mov	w2, #0x5                   	// #5
  404828:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40482c:	add	x1, x1, #0x340
  404830:	mov	x0, #0x0                   	// #0
  404834:	bl	401f40 <dcgettext@plt>
  404838:	mov	x2, x0
  40483c:	mov	w1, #0x0                   	// #0
  404840:	mov	w0, #0x1                   	// #1
  404844:	bl	401b60 <error@plt>
  404848:	cbz	w6, 4047b0 <ferror@plt+0x27b0>
  40484c:	ldr	x1, [x19]
  404850:	ldr	x0, [x20, #32]
  404854:	cmp	x1, x0
  404858:	b.ne	404874 <ferror@plt+0x2874>  // b.any
  40485c:	mov	x1, x19
  404860:	mov	x0, x20
  404864:	bl	404b60 <ferror@plt+0x2b60>
  404868:	cbnz	w22, 404874 <ferror@plt+0x2874>
  40486c:	mov	w0, #0x1                   	// #1
  404870:	str	w0, [x19, #56]
  404874:	ldr	x1, [x19, #16]
  404878:	ldr	x0, [x19]
  40487c:	cmp	x0, x1
  404880:	b.cc	4048a0 <ferror@plt+0x28a0>  // b.lo, b.ul, b.last
  404884:	ldr	x0, [x19, #8]
  404888:	cbz	x0, 404948 <ferror@plt+0x2948>
  40488c:	lsl	x2, x1, #1
  404890:	str	x2, [x19, #16]
  404894:	lsl	x1, x1, #4
  404898:	bl	409724 <ferror@plt+0x7724>
  40489c:	str	x0, [x19, #8]
  4048a0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4048a4:	add	x0, x0, #0x2f0
  4048a8:	cmp	x21, x0
  4048ac:	b.eq	404960 <ferror@plt+0x2960>  // b.none
  4048b0:	ldr	x0, [x19, #24]
  4048b4:	ldr	x3, [x19, #32]
  4048b8:	ldr	x2, [x19, #8]
  4048bc:	ldr	x1, [x19]
  4048c0:	add	x4, x1, #0x1
  4048c4:	str	x4, [x19]
  4048c8:	add	x0, x0, x3
  4048cc:	str	x0, [x2, x1, lsl #3]
  4048d0:	cbz	x24, 4048f4 <ferror@plt+0x28f4>
  4048d4:	ldr	x2, [x19, #24]
  4048d8:	ldr	x0, [x19, #32]
  4048dc:	mov	x1, x24
  4048e0:	add	x0, x2, x0
  4048e4:	bl	401ec0 <strcpy@plt>
  4048e8:	ldr	x5, [x19, #32]
  4048ec:	add	x25, x5, x25
  4048f0:	str	x25, [x19, #32]
  4048f4:	ldr	x2, [x19, #24]
  4048f8:	ldr	x0, [x19, #32]
  4048fc:	mov	x1, x21
  404900:	add	x0, x2, x0
  404904:	bl	401ec0 <strcpy@plt>
  404908:	ldr	x3, [x19, #32]
  40490c:	add	x23, x3, x23
  404910:	str	x23, [x19, #32]
  404914:	cbnz	w22, 404998 <ferror@plt+0x2998>
  404918:	ldr	x0, [x20, #80]
  40491c:	cbz	x0, 404934 <ferror@plt+0x2934>
  404920:	ldr	x1, [x19]
  404924:	ldr	x2, [x20, #56]
  404928:	sub	x1, x1, x2
  40492c:	cmp	x0, x1
  404930:	b.eq	4049a8 <ferror@plt+0x29a8>  // b.none
  404934:	ldr	x1, [x20, #32]
  404938:	ldr	x0, [x19]
  40493c:	cmp	x1, x0
  404940:	b.ne	404980 <ferror@plt+0x2980>  // b.any
  404944:	b	4049a8 <ferror@plt+0x29a8>
  404948:	mov	x0, #0x40                  	// #64
  40494c:	str	x0, [x19, #16]
  404950:	mov	x0, #0x200                 	// #512
  404954:	bl	4096a8 <ferror@plt+0x76a8>
  404958:	str	x0, [x19, #8]
  40495c:	b	4048a0 <ferror@plt+0x28a0>
  404960:	ldr	x1, [x19, #8]
  404964:	ldr	x0, [x19]
  404968:	add	x2, x0, #0x1
  40496c:	str	x2, [x19]
  404970:	str	xzr, [x1, x0, lsl #3]
  404974:	cbz	w22, 404980 <ferror@plt+0x2980>
  404978:	ldr	x0, [x19, #32]
  40497c:	str	x0, [x19, #40]
  404980:	ldp	x19, x20, [sp, #16]
  404984:	ldp	x21, x22, [sp, #32]
  404988:	ldp	x23, x24, [sp, #48]
  40498c:	ldr	x25, [sp, #64]
  404990:	ldp	x29, x30, [sp], #80
  404994:	ret
  404998:	ldr	x1, [x19]
  40499c:	ldr	x0, [x20, #32]
  4049a0:	cmp	x1, x0
  4049a4:	b.ne	404978 <ferror@plt+0x2978>  // b.any
  4049a8:	mov	x1, x19
  4049ac:	mov	x0, x20
  4049b0:	bl	404b60 <ferror@plt+0x2b60>
  4049b4:	b	404974 <ferror@plt+0x2974>
  4049b8:	stp	x29, x30, [sp, #-128]!
  4049bc:	mov	x29, sp
  4049c0:	stp	x19, x20, [sp, #16]
  4049c4:	stp	x21, x22, [sp, #32]
  4049c8:	stp	x23, x24, [sp, #48]
  4049cc:	stp	x25, x26, [sp, #64]
  4049d0:	stp	x27, x28, [sp, #80]
  4049d4:	mov	x25, x0
  4049d8:	str	x1, [sp, #120]
  4049dc:	mov	x21, x2
  4049e0:	mov	x24, x3
  4049e4:	mov	x27, x4
  4049e8:	str	x5, [sp, #104]
  4049ec:	str	x6, [sp, #96]
  4049f0:	mov	x28, x7
  4049f4:	ldr	x0, [x0, #24]
  4049f8:	sub	x22, x0, #0x1
  4049fc:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  404a00:	ldr	x1, [x1, #1168]
  404a04:	cbz	x1, 404a24 <ferror@plt+0x2a24>
  404a08:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404a0c:	ldr	x0, [x0, #1168]
  404a10:	str	x0, [sp, #112]
  404a14:	mov	x19, x0
  404a18:	ldr	x0, [sp, #104]
  404a1c:	add	x26, x28, x0
  404a20:	b	404a60 <ferror@plt+0x2a60>
  404a24:	add	x0, x0, #0x1
  404a28:	bl	4096a8 <ferror@plt+0x76a8>
  404a2c:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  404a30:	str	x0, [x1, #1168]
  404a34:	b	404a08 <ferror@plt+0x2a08>
  404a38:	ldr	x1, [sp, #96]
  404a3c:	mov	x0, x19
  404a40:	bl	401ec0 <strcpy@plt>
  404a44:	add	x19, x19, x28
  404a48:	ldr	x3, [x25, #40]
  404a4c:	add	x21, x20, x3
  404a50:	sub	x24, x24, x3
  404a54:	sub	x24, x24, x23
  404a58:	ldrb	w0, [x21]
  404a5c:	cbz	w0, 404acc <ferror@plt+0x2acc>
  404a60:	ldr	x1, [x25, #48]
  404a64:	mov	x0, x21
  404a68:	bl	4067b8 <ferror@plt+0x47b8>
  404a6c:	mov	x20, x0
  404a70:	cbz	x0, 404b34 <ferror@plt+0x2b34>
  404a74:	sub	x23, x0, x21
  404a78:	cmp	x22, x23
  404a7c:	b.ls	404ac4 <ferror@plt+0x2ac4>  // b.plast
  404a80:	sub	x22, x22, x23
  404a84:	mov	x2, x23
  404a88:	mov	x1, x21
  404a8c:	mov	x0, x19
  404a90:	bl	401f70 <strncpy@plt>
  404a94:	add	x19, x19, x23
  404a98:	cmp	x26, x22
  404a9c:	b.cs	404ac0 <ferror@plt+0x2ac0>  // b.hs, b.nlast
  404aa0:	sub	x22, x22, x26
  404aa4:	cbz	x27, 404a38 <ferror@plt+0x2a38>
  404aa8:	mov	x1, x27
  404aac:	mov	x0, x19
  404ab0:	bl	401ec0 <strcpy@plt>
  404ab4:	ldr	x0, [sp, #104]
  404ab8:	add	x19, x19, x0
  404abc:	b	404a38 <ferror@plt+0x2a38>
  404ac0:	mov	x21, x20
  404ac4:	ldrb	w0, [x21]
  404ac8:	cbnz	w0, 404b10 <ferror@plt+0x2b10>
  404acc:	strb	wzr, [x19], #1
  404ad0:	ldr	w6, [sp, #128]
  404ad4:	mov	x5, #0x0                   	// #0
  404ad8:	mov	x4, #0x0                   	// #0
  404adc:	ldr	x0, [sp, #112]
  404ae0:	sub	x3, x19, x0
  404ae4:	mov	x2, x0
  404ae8:	ldr	x1, [sp, #120]
  404aec:	mov	x0, x25
  404af0:	bl	404710 <ferror@plt+0x2710>
  404af4:	ldp	x19, x20, [sp, #16]
  404af8:	ldp	x21, x22, [sp, #32]
  404afc:	ldp	x23, x24, [sp, #48]
  404b00:	ldp	x25, x26, [sp, #64]
  404b04:	ldp	x27, x28, [sp, #80]
  404b08:	ldp	x29, x30, [sp], #128
  404b0c:	ret
  404b10:	mov	w2, #0x5                   	// #5
  404b14:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404b18:	add	x1, x1, #0x358
  404b1c:	mov	x0, #0x0                   	// #0
  404b20:	bl	401f40 <dcgettext@plt>
  404b24:	mov	x2, x0
  404b28:	mov	w1, #0x0                   	// #0
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	bl	401b60 <error@plt>
  404b34:	cmp	x24, x22
  404b38:	b.cs	404ac4 <ferror@plt+0x2ac4>  // b.hs, b.nlast
  404b3c:	sub	x22, x22, x24
  404b40:	mov	x2, x24
  404b44:	mov	x1, x21
  404b48:	mov	x0, x19
  404b4c:	bl	401f70 <strncpy@plt>
  404b50:	add	x19, x19, x24
  404b54:	add	x21, x21, x24
  404b58:	mov	x24, #0x0                   	// #0
  404b5c:	b	404a58 <ferror@plt+0x2a58>
  404b60:	stp	x29, x30, [sp, #-80]!
  404b64:	mov	x29, sp
  404b68:	stp	x19, x20, [sp, #16]
  404b6c:	stp	x21, x22, [sp, #32]
  404b70:	stp	x23, x24, [sp, #48]
  404b74:	stp	x25, x26, [sp, #64]
  404b78:	mov	x22, x0
  404b7c:	mov	x21, x1
  404b80:	mov	w6, #0x0                   	// #0
  404b84:	mov	x5, #0x0                   	// #0
  404b88:	mov	x4, #0x0                   	// #0
  404b8c:	mov	x3, #0x0                   	// #0
  404b90:	adrp	x2, 40c000 <ferror@plt+0xa000>
  404b94:	add	x2, x2, #0x2f0
  404b98:	bl	404710 <ferror@plt+0x2710>
  404b9c:	ldr	x0, [x21]
  404ba0:	cbz	x0, 404bd8 <ferror@plt+0x2bd8>
  404ba4:	ldr	x1, [x21, #8]
  404ba8:	add	x1, x1, x0, lsl #3
  404bac:	ldur	x1, [x1, #-8]
  404bb0:	cbnz	x1, 404bfc <ferror@plt+0x2bfc>
  404bb4:	add	x0, x0, #0x1
  404bb8:	lsl	x0, x0, #3
  404bbc:	bl	4096a8 <ferror@plt+0x76a8>
  404bc0:	mov	x24, x0
  404bc4:	ldr	x19, [x21]
  404bc8:	mov	x23, #0x0                   	// #0
  404bcc:	sub	x25, x0, #0x8
  404bd0:	mov	x26, #0x1                   	// #1
  404bd4:	b	404d10 <ferror@plt+0x2d10>
  404bd8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404bdc:	add	x3, x3, #0x4a0
  404be0:	add	x3, x3, #0x10
  404be4:	mov	w2, #0x105                 	// #261
  404be8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404bec:	add	x1, x1, #0x2d0
  404bf0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404bf4:	add	x0, x0, #0x370
  404bf8:	bl	401fa0 <__assert_fail@plt>
  404bfc:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404c00:	add	x3, x3, #0x4a0
  404c04:	add	x3, x3, #0x10
  404c08:	mov	w2, #0x106                 	// #262
  404c0c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404c10:	add	x1, x1, #0x2d0
  404c14:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404c18:	add	x0, x0, #0x388
  404c1c:	bl	401fa0 <__assert_fail@plt>
  404c20:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404c24:	add	x3, x3, #0x4a0
  404c28:	add	x3, x3, #0x20
  404c2c:	mov	w2, #0xf2                  	// #242
  404c30:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404c34:	add	x1, x1, #0x2d0
  404c38:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404c3c:	add	x0, x0, #0x3b8
  404c40:	bl	401fa0 <__assert_fail@plt>
  404c44:	mov	x20, x0
  404c48:	b	404d88 <ferror@plt+0x2d88>
  404c4c:	ldr	x0, [x21, #64]
  404c50:	cmp	x19, x0
  404c54:	b.ls	404c5c <ferror@plt+0x2c5c>  // b.plast
  404c58:	str	x19, [x21, #64]
  404c5c:	ldr	x0, [x21, #64]
  404c60:	cbz	x0, 404c70 <ferror@plt+0x2c70>
  404c64:	ldr	x1, [x21, #72]
  404c68:	cmp	x0, x1
  404c6c:	b.cc	404ca0 <ferror@plt+0x2ca0>  // b.lo, b.ul, b.last
  404c70:	cmn	x19, #0x1
  404c74:	cinc	x19, x19, ne  // ne = any
  404c78:	ldr	x0, [x22, #56]
  404c7c:	cbz	x0, 404c8c <ferror@plt+0x2c8c>
  404c80:	add	x1, x0, #0x1
  404c84:	cmp	x19, x1
  404c88:	csel	x19, x19, x1, cs  // cs = hs, nlast
  404c8c:	cmp	x19, #0x0
  404c90:	csel	x19, x19, x26, ne  // ne = any
  404c94:	sub	x23, x23, x0
  404c98:	add	x23, x20, x23
  404c9c:	b	404cf8 <ferror@plt+0x2cf8>
  404ca0:	sub	x0, x1, x0
  404ca4:	add	x1, x19, x0, lsr #1
  404ca8:	cmp	x0, #0x2
  404cac:	csinc	x19, x1, x19, cs  // cs = hs, nlast
  404cb0:	b	404c78 <ferror@plt+0x2c78>
  404cb4:	mov	w2, #0x5                   	// #5
  404cb8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404cbc:	add	x1, x1, #0x3d8
  404cc0:	mov	x0, #0x0                   	// #0
  404cc4:	bl	401f40 <dcgettext@plt>
  404cc8:	mov	x2, x0
  404ccc:	mov	w1, #0x0                   	// #0
  404cd0:	mov	w0, #0x1                   	// #1
  404cd4:	bl	401b60 <error@plt>
  404cd8:	lsr	x19, x19, #1
  404cdc:	ldr	x0, [x22, #56]
  404ce0:	cbz	x0, 404cf0 <ferror@plt+0x2cf0>
  404ce4:	add	x0, x0, #0x1
  404ce8:	cmp	x19, x0
  404cec:	csel	x19, x19, x0, cs  // cs = hs, nlast
  404cf0:	cmp	x19, #0x0
  404cf4:	csel	x19, x19, x26, ne  // ne = any
  404cf8:	ldr	x20, [x22, #56]
  404cfc:	add	x1, x23, #0x1
  404d00:	ldr	x0, [x21]
  404d04:	sub	x0, x0, x20
  404d08:	cmp	x1, x0
  404d0c:	b.cs	404df8 <ferror@plt+0x2df8>  // b.hs, b.nlast
  404d10:	ldr	x0, [x22, #56]
  404d14:	cbz	x0, 404d38 <ferror@plt+0x2d38>
  404d18:	ldr	x4, [x21, #8]
  404d1c:	lsl	x3, x0, #3
  404d20:	mov	x1, #0x0                   	// #0
  404d24:	ldr	x2, [x4, x1]
  404d28:	str	x2, [x24, x1]
  404d2c:	add	x1, x1, #0x8
  404d30:	cmp	x1, x3
  404d34:	b.ne	404d24 <ferror@plt+0x2d24>  // b.any
  404d38:	add	x1, x23, x0
  404d3c:	ldr	x3, [x21]
  404d40:	cmp	x3, x1
  404d44:	ccmp	x19, x0, #0x0, hi  // hi = pmore
  404d48:	b.ls	404c44 <ferror@plt+0x2c44>  // b.plast
  404d4c:	lsl	x1, x1, #3
  404d50:	sub	x1, x1, x0, lsl #3
  404d54:	sub	x1, x1, #0x8
  404d58:	ldr	x2, [x21, #8]
  404d5c:	add	x1, x2, x1
  404d60:	mov	x20, x0
  404d64:	add	x20, x20, #0x1
  404d68:	ldr	x2, [x1, x20, lsl #3]
  404d6c:	str	x2, [x25, x20, lsl #3]
  404d70:	add	x2, x23, x20
  404d74:	cmp	x3, x2
  404d78:	ccmp	x19, x20, #0x0, hi  // hi = pmore
  404d7c:	b.hi	404d64 <ferror@plt+0x2d64>  // b.pmore
  404d80:	cmp	x0, x20
  404d84:	b.hi	404c20 <ferror@plt+0x2c20>  // b.pmore
  404d88:	str	xzr, [x24, x20, lsl #3]
  404d8c:	ldr	x4, [x22, #64]
  404d90:	mov	x3, x24
  404d94:	mov	w2, w20
  404d98:	ldr	x1, [x21, #48]
  404d9c:	mov	x0, x22
  404da0:	blr	x4
  404da4:	cbnz	w0, 404c4c <ferror@plt+0x2c4c>
  404da8:	ldr	x0, [x22, #56]
  404dac:	add	x0, x0, #0x1
  404db0:	cmp	x0, x19
  404db4:	b.cs	404cb4 <ferror@plt+0x2cb4>  // b.hs, b.nlast
  404db8:	ldr	x0, [x21, #72]
  404dbc:	cmp	x0, #0x0
  404dc0:	ccmp	x19, x0, #0x0, ne  // ne = any
  404dc4:	b.cs	404dcc <ferror@plt+0x2dcc>  // b.hs, b.nlast
  404dc8:	str	x19, [x21, #72]
  404dcc:	ldr	x0, [x21, #64]
  404dd0:	cbz	x0, 404cd8 <ferror@plt+0x2cd8>
  404dd4:	ldr	x1, [x21, #72]
  404dd8:	cmp	x0, x1
  404ddc:	b.cs	404cd8 <ferror@plt+0x2cd8>  // b.hs, b.nlast
  404de0:	sub	x0, x1, x0
  404de4:	sub	x1, x19, x0, lsr #1
  404de8:	sub	x19, x19, #0x1
  404dec:	cmp	x0, #0x2
  404df0:	csel	x19, x19, x1, cc  // cc = lo, ul, last
  404df4:	b	404cdc <ferror@plt+0x2cdc>
  404df8:	mov	x0, x24
  404dfc:	bl	401e60 <free@plt>
  404e00:	str	x20, [x21]
  404e04:	ldr	x0, [x21, #40]
  404e08:	str	x0, [x21, #32]
  404e0c:	str	wzr, [x21, #56]
  404e10:	mov	w0, #0xffffffff            	// #-1
  404e14:	str	w0, [x21, #60]
  404e18:	ldp	x19, x20, [sp, #16]
  404e1c:	ldp	x21, x22, [sp, #32]
  404e20:	ldp	x23, x24, [sp, #48]
  404e24:	ldp	x25, x26, [sp, #64]
  404e28:	ldp	x29, x30, [sp], #80
  404e2c:	ret
  404e30:	stp	x29, x30, [sp, #-16]!
  404e34:	mov	x29, sp
  404e38:	mov	w0, #0x0                   	// #0
  404e3c:	bl	401f30 <sysconf@plt>
  404e40:	cmp	x0, #0x0
  404e44:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  404e48:	csel	x0, x0, x1, gt
  404e4c:	ldp	x29, x30, [sp], #16
  404e50:	ret
  404e54:	stp	x29, x30, [sp, #-32]!
  404e58:	mov	x29, sp
  404e5c:	stp	x19, x20, [sp, #16]
  404e60:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404e64:	ldr	x19, [x0, #832]
  404e68:	ldr	x0, [x19]
  404e6c:	cbz	x0, 404e98 <ferror@plt+0x2e98>
  404e70:	mov	x20, #0x0                   	// #0
  404e74:	bl	401b30 <strlen@plt>
  404e78:	add	x0, x0, #0x1
  404e7c:	add	x20, x20, x0
  404e80:	ldr	x0, [x19, #8]!
  404e84:	cbnz	x0, 404e74 <ferror@plt+0x2e74>
  404e88:	mov	x0, x20
  404e8c:	ldp	x19, x20, [sp, #16]
  404e90:	ldp	x29, x30, [sp], #32
  404e94:	ret
  404e98:	mov	x20, #0x0                   	// #0
  404e9c:	b	404e88 <ferror@plt+0x2e88>
  404ea0:	stp	x29, x30, [sp, #-48]!
  404ea4:	mov	x29, sp
  404ea8:	stp	x19, x20, [sp, #16]
  404eac:	str	x21, [sp, #32]
  404eb0:	mov	x19, x0
  404eb4:	mov	x21, x1
  404eb8:	bl	404e54 <ferror@plt+0x2e54>
  404ebc:	mov	x20, x0
  404ec0:	mov	x0, #0x1000                	// #4096
  404ec4:	str	x0, [x19, #16]
  404ec8:	bl	404e30 <ferror@plt+0x2e30>
  404ecc:	str	x0, [x19, #8]
  404ed0:	str	wzr, [x19]
  404ed4:	cmp	x0, x20
  404ed8:	b.cc	404f60 <ferror@plt+0x2f60>  // b.lo, b.ul, b.last
  404edc:	add	x1, x20, x21
  404ee0:	cmp	x0, x1
  404ee4:	b.ls	404f68 <ferror@plt+0x2f68>  // b.plast
  404ee8:	sub	x1, x0, x21
  404eec:	sub	x0, x1, x20
  404ef0:	str	x0, [x19, #8]
  404ef4:	lsr	x1, x0, #3
  404ef8:	sub	x1, x1, #0x2
  404efc:	str	x1, [x19, #32]
  404f00:	cbz	x1, 404f3c <ferror@plt+0x2f3c>
  404f04:	str	xzr, [x19, #40]
  404f08:	str	xzr, [x19, #48]
  404f0c:	str	xzr, [x19, #56]
  404f10:	adrp	x1, 404000 <ferror@plt+0x2000>
  404f14:	add	x1, x1, #0x684
  404f18:	str	x1, [x19, #64]
  404f1c:	str	xzr, [x19, #72]
  404f20:	str	xzr, [x19, #80]
  404f24:	str	x0, [x19, #24]
  404f28:	mov	w0, #0x0                   	// #0
  404f2c:	ldp	x19, x20, [sp, #16]
  404f30:	ldr	x21, [sp, #32]
  404f34:	ldp	x29, x30, [sp], #48
  404f38:	ret
  404f3c:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404f40:	add	x3, x3, #0x4a0
  404f44:	add	x3, x3, #0x30
  404f48:	mov	w2, #0x206                 	// #518
  404f4c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404f50:	add	x1, x1, #0x2d0
  404f54:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404f58:	add	x0, x0, #0x410
  404f5c:	bl	401fa0 <__assert_fail@plt>
  404f60:	mov	w0, #0x1                   	// #1
  404f64:	b	404f2c <ferror@plt+0x2f2c>
  404f68:	mov	w0, #0x2                   	// #2
  404f6c:	b	404f2c <ferror@plt+0x2f2c>
  404f70:	ldr	x1, [x0, #8]
  404f74:	mov	x2, #0x1ffff               	// #131071
  404f78:	cmp	x1, x2
  404f7c:	b.hi	404f88 <ferror@plt+0x2f88>  // b.pmore
  404f80:	str	x1, [x0, #24]
  404f84:	ret
  404f88:	ldr	x1, [x0, #16]
  404f8c:	cmp	x1, #0x20, lsl #12
  404f90:	mov	x2, #0x20000               	// #131072
  404f94:	csel	x1, x1, x2, hi  // hi = pmore
  404f98:	str	x1, [x0, #24]
  404f9c:	b	404f84 <ferror@plt+0x2f84>
  404fa0:	stp	x29, x30, [sp, #-32]!
  404fa4:	mov	x29, sp
  404fa8:	stp	x19, x20, [sp, #16]
  404fac:	mov	x19, x1
  404fb0:	str	xzr, [x1]
  404fb4:	str	xzr, [x1, #32]
  404fb8:	str	xzr, [x1, #8]
  404fbc:	str	xzr, [x1, #16]
  404fc0:	str	xzr, [x1, #64]
  404fc4:	str	xzr, [x1, #72]
  404fc8:	ldr	x0, [x0, #24]
  404fcc:	mov	x1, #0x7ffffffffffff800    	// #9223372036854773760
  404fd0:	cmp	x0, x1
  404fd4:	b.cs	40500c <ferror@plt+0x300c>  // b.hs, b.nlast
  404fd8:	mov	x20, x2
  404fdc:	add	x0, x0, #0x1
  404fe0:	bl	4096a8 <ferror@plt+0x76a8>
  404fe4:	str	x0, [x19, #24]
  404fe8:	str	xzr, [x19, #40]
  404fec:	str	xzr, [x19, #32]
  404ff0:	str	wzr, [x19, #56]
  404ff4:	mov	w0, #0xffffffff            	// #-1
  404ff8:	str	w0, [x19, #60]
  404ffc:	str	x20, [x19, #48]
  405000:	ldp	x19, x20, [sp, #16]
  405004:	ldp	x29, x30, [sp], #32
  405008:	ret
  40500c:	adrp	x3, 40c000 <ferror@plt+0xa000>
  405010:	add	x3, x3, #0x4a0
  405014:	add	x3, x3, #0x48
  405018:	mov	w2, #0x23c                 	// #572
  40501c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405020:	add	x1, x1, #0x2d0
  405024:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405028:	add	x0, x0, #0x428
  40502c:	bl	401fa0 <__assert_fail@plt>
  405030:	ldr	x0, [x0, #56]
  405034:	str	x0, [x1]
  405038:	ldr	x0, [x1, #40]
  40503c:	str	x0, [x1, #32]
  405040:	str	wzr, [x1, #56]
  405044:	mov	w0, #0xffffffff            	// #-1
  405048:	str	w0, [x1, #60]
  40504c:	ret
  405050:	stp	x29, x30, [sp, #-48]!
  405054:	mov	x29, sp
  405058:	stp	x19, x20, [sp, #16]
  40505c:	str	x21, [sp, #32]
  405060:	mov	x21, x0
  405064:	ldr	x0, [x0]
  405068:	cbz	x0, 4050b4 <ferror@plt+0x30b4>
  40506c:	mov	x19, #0x0                   	// #0
  405070:	mov	x20, #0x0                   	// #0
  405074:	add	x19, x19, #0x1
  405078:	bl	401b30 <strlen@plt>
  40507c:	add	x20, x20, x0
  405080:	ldr	x0, [x21, x19, lsl #3]
  405084:	cbnz	x0, 405074 <ferror@plt+0x3074>
  405088:	mov	x1, x19
  40508c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405090:	add	x0, x0, #0x450
  405094:	bl	40468c <ferror@plt+0x268c>
  405098:	mov	w1, #0x1                   	// #1
  40509c:	cbz	w0, 4050c0 <ferror@plt+0x30c0>
  4050a0:	mov	w0, w1
  4050a4:	ldp	x19, x20, [sp, #16]
  4050a8:	ldr	x21, [sp, #32]
  4050ac:	ldp	x29, x30, [sp], #48
  4050b0:	ret
  4050b4:	mov	x19, #0x0                   	// #0
  4050b8:	mov	x20, #0x0                   	// #0
  4050bc:	b	405088 <ferror@plt+0x3088>
  4050c0:	mov	x1, x20
  4050c4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4050c8:	add	x0, x0, #0x478
  4050cc:	bl	40468c <ferror@plt+0x268c>
  4050d0:	cmp	w0, #0x0
  4050d4:	cset	w1, ne  // ne = any
  4050d8:	b	4050a0 <ferror@plt+0x30a0>
  4050dc:	stp	x29, x30, [sp, #-48]!
  4050e0:	mov	x29, sp
  4050e4:	stp	x19, x20, [sp, #16]
  4050e8:	str	x21, [sp, #32]
  4050ec:	mov	w20, w0
  4050f0:	mov	x19, x1
  4050f4:	mov	w1, #0x1                   	// #1
  4050f8:	bl	409db4 <ferror@plt+0x7db4>
  4050fc:	mov	w21, #0x0                   	// #0
  405100:	tbz	w0, #0, 405118 <ferror@plt+0x3118>
  405104:	mov	w0, w21
  405108:	ldp	x19, x20, [sp, #16]
  40510c:	ldr	x21, [sp, #32]
  405110:	ldp	x29, x30, [sp], #48
  405114:	ret
  405118:	and	w21, w0, #0x1
  40511c:	ldr	x1, [x19, #8]
  405120:	add	x1, x1, #0x1
  405124:	add	x2, x19, #0x10
  405128:	lsl	x1, x1, #2
  40512c:	ldr	x0, [x19]
  405130:	bl	405918 <ferror@plt+0x3918>
  405134:	cbz	x0, 405154 <ferror@plt+0x3154>
  405138:	str	x0, [x19]
  40513c:	ldr	x1, [x19, #8]
  405140:	str	w20, [x0, x1, lsl #2]
  405144:	ldr	x0, [x19, #8]
  405148:	add	x0, x0, #0x1
  40514c:	str	x0, [x19, #8]
  405150:	b	405104 <ferror@plt+0x3104>
  405154:	mov	w21, #0xffffffff            	// #-1
  405158:	b	405104 <ferror@plt+0x3104>
  40515c:	stp	x29, x30, [sp, #-80]!
  405160:	mov	x29, sp
  405164:	stp	x19, x20, [sp, #16]
  405168:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40516c:	add	x0, x0, #0x4f8
  405170:	bl	405cbc <ferror@plt+0x3cbc>
  405174:	cbz	x0, 40525c <ferror@plt+0x325c>
  405178:	stp	x21, x22, [sp, #32]
  40517c:	str	x23, [sp, #48]
  405180:	mov	x20, x0
  405184:	bl	401fb0 <__errno_location@plt>
  405188:	mov	x21, x0
  40518c:	mov	w22, #0x0                   	// #0
  405190:	mov	w19, #0xffffffff            	// #-1
  405194:	mov	w23, #0x1                   	// #1
  405198:	b	405220 <ferror@plt+0x3220>
  40519c:	ldr	w21, [x21]
  4051a0:	cbnz	w21, 4051cc <ferror@plt+0x31cc>
  4051a4:	mov	x0, x20
  4051a8:	bl	401d50 <closedir@plt>
  4051ac:	cbz	w22, 405298 <ferror@plt+0x3298>
  4051b0:	tbnz	w19, #31, 405254 <ferror@plt+0x3254>
  4051b4:	ldp	x21, x22, [sp, #32]
  4051b8:	ldr	x23, [sp, #48]
  4051bc:	mov	w0, w19
  4051c0:	ldp	x19, x20, [sp, #16]
  4051c4:	ldp	x29, x30, [sp], #80
  4051c8:	ret
  4051cc:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4051d0:	add	x2, x2, #0x4f8
  4051d4:	mov	w1, #0x8                   	// #8
  4051d8:	bl	408d50 <ferror@plt+0x6d50>
  4051dc:	mov	x3, x0
  4051e0:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4051e4:	add	x2, x2, #0x668
  4051e8:	mov	w1, w21
  4051ec:	mov	w0, #0x0                   	// #0
  4051f0:	bl	401b60 <error@plt>
  4051f4:	mov	x0, x20
  4051f8:	bl	401d50 <closedir@plt>
  4051fc:	ldp	x21, x22, [sp, #32]
  405200:	ldr	x23, [sp, #48]
  405204:	b	40525c <ferror@plt+0x325c>
  405208:	mov	w1, #0x0                   	// #0
  40520c:	add	x0, x0, #0x13
  405210:	bl	40573c <ferror@plt+0x373c>
  405214:	cmp	w19, w0
  405218:	csel	w19, w19, w0, ge  // ge = tcont
  40521c:	mov	w22, w23
  405220:	str	wzr, [x21]
  405224:	mov	x0, x20
  405228:	bl	401d20 <readdir@plt>
  40522c:	cbz	x0, 40519c <ferror@plt+0x319c>
  405230:	ldrb	w1, [x0, #19]
  405234:	cmp	w1, #0x2e
  405238:	b.ne	405208 <ferror@plt+0x3208>  // b.any
  40523c:	ldrb	w1, [x0, #20]
  405240:	cbz	w1, 405220 <ferror@plt+0x3220>
  405244:	ldrh	w1, [x0, #20]
  405248:	cmp	w1, #0x2e
  40524c:	b.ne	405208 <ferror@plt+0x3208>  // b.any
  405250:	b	405220 <ferror@plt+0x3220>
  405254:	ldp	x21, x22, [sp, #32]
  405258:	ldr	x23, [sp, #48]
  40525c:	mov	w0, #0x4                   	// #4
  405260:	bl	401f30 <sysconf@plt>
  405264:	mov	x20, x0
  405268:	cmn	x0, #0x1
  40526c:	mov	x0, #0x14                  	// #20
  405270:	csel	x20, x20, x0, ne  // ne = any
  405274:	add	x1, sp, #0x40
  405278:	mov	w0, #0x7                   	// #7
  40527c:	bl	401ee0 <getrlimit@plt>
  405280:	mov	w19, w20
  405284:	cbnz	w0, 4051bc <ferror@plt+0x31bc>
  405288:	ldr	x19, [sp, #64]
  40528c:	cmn	x19, #0x1
  405290:	csel	w19, w19, w20, ne  // ne = any
  405294:	b	4051bc <ferror@plt+0x31bc>
  405298:	ldp	x21, x22, [sp, #32]
  40529c:	ldr	x23, [sp, #48]
  4052a0:	b	40525c <ferror@plt+0x325c>
  4052a4:	cmp	w0, w1
  4052a8:	b.ge	40533c <ferror@plt+0x333c>  // b.tcont
  4052ac:	sub	sp, sp, #0x260
  4052b0:	stp	x29, x30, [sp]
  4052b4:	mov	x29, sp
  4052b8:	stp	x19, x20, [sp, #16]
  4052bc:	stp	x21, x22, [sp, #32]
  4052c0:	stp	x23, x24, [sp, #48]
  4052c4:	stp	x25, x26, [sp, #64]
  4052c8:	str	x27, [sp, #80]
  4052cc:	mov	w21, w0
  4052d0:	mov	w25, w1
  4052d4:	mov	x23, x2
  4052d8:	mov	x24, x3
  4052dc:	mov	w26, #0x40                  	// #64
  4052e0:	mov	w22, #0x5                   	// #5
  4052e4:	b	405368 <ferror@plt+0x3368>
  4052e8:	add	w27, w27, #0x1
  4052ec:	add	x19, x19, #0x8
  4052f0:	cmp	w20, w27
  4052f4:	b.le	40535c <ferror@plt+0x335c>
  4052f8:	ldrsh	w0, [x19, #6]
  4052fc:	cmp	w0, #0x20
  405300:	b.eq	4052e8 <ferror@plt+0x32e8>  // b.none
  405304:	mov	x1, x24
  405308:	ldr	w0, [x19]
  40530c:	blr	x23
  405310:	cbz	w0, 4052e8 <ferror@plt+0x32e8>
  405314:	ldp	x19, x20, [sp, #16]
  405318:	ldp	x21, x22, [sp, #32]
  40531c:	ldp	x23, x24, [sp, #48]
  405320:	ldp	x25, x26, [sp, #64]
  405324:	ldr	x27, [sp, #80]
  405328:	ldp	x29, x30, [sp]
  40532c:	add	sp, sp, #0x260
  405330:	ret
  405334:	mov	w0, #0x0                   	// #0
  405338:	b	405314 <ferror@plt+0x3314>
  40533c:	mov	w0, #0x0                   	// #0
  405340:	ret
  405344:	mov	w2, #0x0                   	// #0
  405348:	sxtw	x1, w20
  40534c:	add	x0, sp, #0x60
  405350:	bl	401ca0 <poll@plt>
  405354:	cmn	w0, #0x1
  405358:	b.eq	405314 <ferror@plt+0x3314>  // b.none
  40535c:	add	w21, w21, w20
  405360:	cmp	w25, w21
  405364:	b.le	405334 <ferror@plt+0x3334>
  405368:	sub	w0, w25, w21
  40536c:	cmp	w0, #0x40
  405370:	csel	w20, w0, w26, le
  405374:	cmp	w0, #0x0
  405378:	b.le	405344 <ferror@plt+0x3344>
  40537c:	add	x19, sp, #0x60
  405380:	mov	x5, x19
  405384:	mov	w4, #0x0                   	// #0
  405388:	strh	w22, [x5, #4]
  40538c:	strh	wzr, [x5, #6]
  405390:	add	w0, w21, w4
  405394:	str	w0, [x5], #8
  405398:	add	w4, w4, #0x1
  40539c:	cmp	w20, w4
  4053a0:	b.gt	405388 <ferror@plt+0x3388>
  4053a4:	mov	w2, #0x0                   	// #0
  4053a8:	sxtw	x1, w20
  4053ac:	add	x0, sp, #0x60
  4053b0:	bl	401ca0 <poll@plt>
  4053b4:	cmn	w0, #0x1
  4053b8:	b.eq	405314 <ferror@plt+0x3314>  // b.none
  4053bc:	mov	w27, #0x0                   	// #0
  4053c0:	b	4052f8 <ferror@plt+0x32f8>
  4053c4:	stp	x29, x30, [sp, #-32]!
  4053c8:	mov	x29, sp
  4053cc:	stp	x19, x20, [sp, #16]
  4053d0:	mov	w20, w0
  4053d4:	mov	x19, x1
  4053d8:	mov	w1, #0x1                   	// #1
  4053dc:	bl	409db4 <ferror@plt+0x7db4>
  4053e0:	mov	w5, #0x0                   	// #0
  4053e4:	tbnz	w0, #0, 405424 <ferror@plt+0x3424>
  4053e8:	and	w5, w0, #0x1
  4053ec:	ldr	x2, [x19, #16]
  4053f0:	ldr	x1, [x19, #8]
  4053f4:	cmp	x2, x1
  4053f8:	b.cs	40541c <ferror@plt+0x341c>  // b.hs, b.nlast
  4053fc:	ldr	x4, [x19]
  405400:	ldr	w3, [x4, x2, lsl #2]
  405404:	cmp	w3, w20
  405408:	b.ge	405434 <ferror@plt+0x3434>  // b.tcont
  40540c:	add	x2, x2, #0x1
  405410:	str	x2, [x19, #16]
  405414:	cmp	x2, x1
  405418:	b.ne	405400 <ferror@plt+0x3400>  // b.any
  40541c:	str	w20, [x19, #24]
  405420:	mov	w5, #0xffffffff            	// #-1
  405424:	mov	w0, w5
  405428:	ldp	x19, x20, [sp, #16]
  40542c:	ldp	x29, x30, [sp], #32
  405430:	ret
  405434:	b.eq	405424 <ferror@plt+0x3424>  // b.none
  405438:	b	40541c <ferror@plt+0x341c>
  40543c:	stp	x29, x30, [sp, #-48]!
  405440:	mov	x29, sp
  405444:	bl	40515c <ferror@plt+0x315c>
  405448:	str	xzr, [sp, #24]
  40544c:	str	xzr, [sp, #40]
  405450:	str	xzr, [sp, #32]
  405454:	mov	w1, #0x7fffffff            	// #2147483647
  405458:	cmp	w0, w1
  40545c:	add	x3, sp, #0x18
  405460:	adrp	x2, 405000 <ferror@plt+0x3000>
  405464:	add	x2, x2, #0xdc
  405468:	cinc	w1, w0, ne  // ne = any
  40546c:	mov	w0, #0x0                   	// #0
  405470:	bl	4052a4 <ferror@plt+0x32a4>
  405474:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405478:	add	x1, x0, #0x498
  40547c:	ldr	x2, [sp, #24]
  405480:	str	x2, [x0, #1176]
  405484:	ldr	x0, [sp, #32]
  405488:	str	x0, [x1, #8]
  40548c:	ldp	x29, x30, [sp], #48
  405490:	ret
  405494:	stp	x29, x30, [sp, #-112]!
  405498:	mov	x29, sp
  40549c:	stp	x19, x20, [sp, #16]
  4054a0:	stp	x21, x22, [sp, #32]
  4054a4:	mov	x22, x0
  4054a8:	mov	w19, w1
  4054ac:	str	x2, [sp, #104]
  4054b0:	mov	w21, #0x0                   	// #0
  4054b4:	tbnz	w19, #6, 4054fc <ferror@plt+0x34fc>
  4054b8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4054bc:	ldrb	w20, [x1, #1192]
  4054c0:	cbz	w20, 405524 <ferror@plt+0x3524>
  4054c4:	mov	w2, w21
  4054c8:	orr	w1, w19, #0x80000
  4054cc:	mov	x0, x22
  4054d0:	bl	405d50 <ferror@plt+0x3d50>
  4054d4:	mov	w19, w0
  4054d8:	tbnz	w0, #31, 4054e8 <ferror@plt+0x34e8>
  4054dc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4054e0:	ldrb	w0, [x0, #1193]
  4054e4:	cbz	w0, 405574 <ferror@plt+0x3574>
  4054e8:	mov	w0, w19
  4054ec:	ldp	x19, x20, [sp, #16]
  4054f0:	ldp	x21, x22, [sp, #32]
  4054f4:	ldp	x29, x30, [sp], #112
  4054f8:	ret
  4054fc:	add	x0, sp, #0x70
  405500:	str	x0, [sp, #64]
  405504:	str	x0, [sp, #72]
  405508:	add	x0, sp, #0x60
  40550c:	str	x0, [sp, #80]
  405510:	str	wzr, [sp, #92]
  405514:	str	wzr, [sp, #88]
  405518:	ldr	x0, [sp, #72]
  40551c:	ldur	w21, [x0, #-8]
  405520:	b	4054b8 <ferror@plt+0x34b8>
  405524:	str	x23, [sp, #48]
  405528:	mov	w1, #0x80000               	// #524288
  40552c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405530:	add	x0, x0, #0x508
  405534:	bl	405d50 <ferror@plt+0x3d50>
  405538:	mov	w23, w0
  40553c:	tbz	w0, #31, 40555c <ferror@plt+0x355c>
  405540:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405544:	add	x0, x0, #0x498
  405548:	strb	w20, [x0, #17]
  40554c:	mov	w1, #0x1                   	// #1
  405550:	strb	w1, [x0, #16]
  405554:	ldr	x23, [sp, #48]
  405558:	b	4054c4 <ferror@plt+0x34c4>
  40555c:	mov	w1, #0x1                   	// #1
  405560:	bl	409db4 <ferror@plt+0x7db4>
  405564:	and	w20, w0, #0x1
  405568:	mov	w0, w23
  40556c:	bl	401d60 <close@plt>
  405570:	b	405540 <ferror@plt+0x3540>
  405574:	mov	w1, #0x1                   	// #1
  405578:	mov	w0, w19
  40557c:	bl	405a34 <ferror@plt+0x3a34>
  405580:	b	4054e8 <ferror@plt+0x34e8>
  405584:	stp	x29, x30, [sp, #-32]!
  405588:	mov	x29, sp
  40558c:	stp	x19, x20, [sp, #16]
  405590:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  405594:	add	x20, x19, #0x498
  405598:	ldr	x0, [x19, #1176]
  40559c:	bl	401e60 <free@plt>
  4055a0:	str	xzr, [x19, #1176]
  4055a4:	str	xzr, [x20, #8]
  4055a8:	ldp	x19, x20, [sp, #16]
  4055ac:	ldp	x29, x30, [sp], #32
  4055b0:	ret
  4055b4:	stp	x29, x30, [sp, #-16]!
  4055b8:	mov	x29, sp
  4055bc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4055c0:	add	x0, x0, #0x510
  4055c4:	bl	401fc0 <getenv@plt>
  4055c8:	cmp	x0, #0x0
  4055cc:	cset	w0, ne  // ne = any
  4055d0:	ldp	x29, x30, [sp], #16
  4055d4:	ret
  4055d8:	stp	x29, x30, [sp, #-64]!
  4055dc:	mov	x29, sp
  4055e0:	stp	x19, x20, [sp, #16]
  4055e4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4055e8:	add	x1, x0, #0x498
  4055ec:	ldr	x20, [x0, #1176]
  4055f0:	ldr	x19, [x1, #8]
  4055f4:	bl	40515c <ferror@plt+0x315c>
  4055f8:	mov	w1, #0x7fffffff            	// #2147483647
  4055fc:	cmp	w0, w1
  405600:	str	x20, [sp, #32]
  405604:	str	x19, [sp, #40]
  405608:	str	xzr, [sp, #48]
  40560c:	mov	w1, #0xffffffff            	// #-1
  405610:	str	w1, [sp, #56]
  405614:	add	x3, sp, #0x20
  405618:	adrp	x2, 405000 <ferror@plt+0x3000>
  40561c:	add	x2, x2, #0x3c4
  405620:	cinc	w1, w0, ne  // ne = any
  405624:	mov	w0, #0x0                   	// #0
  405628:	bl	4052a4 <ferror@plt+0x32a4>
  40562c:	ldr	w19, [sp, #56]
  405630:	tbz	w19, #31, 405640 <ferror@plt+0x3640>
  405634:	ldp	x19, x20, [sp, #16]
  405638:	ldp	x29, x30, [sp], #64
  40563c:	ret
  405640:	mov	w2, #0x5                   	// #5
  405644:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405648:	add	x1, x1, #0x530
  40564c:	mov	x0, #0x0                   	// #0
  405650:	bl	401f40 <dcgettext@plt>
  405654:	mov	w3, w19
  405658:	mov	x2, x0
  40565c:	mov	w1, #0x0                   	// #0
  405660:	mov	w0, #0x0                   	// #0
  405664:	bl	401b60 <error@plt>
  405668:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40566c:	add	x3, x3, #0x5e8
  405670:	mov	w2, #0x18c                 	// #396
  405674:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405678:	add	x1, x1, #0x5c8
  40567c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405680:	add	x0, x0, #0x5d8
  405684:	bl	401fa0 <__assert_fail@plt>
  405688:	stp	x29, x30, [sp, #-64]!
  40568c:	mov	x29, sp
  405690:	stp	x19, x20, [sp, #16]
  405694:	stp	x21, x22, [sp, #32]
  405698:	str	x23, [sp, #48]
  40569c:	mov	x19, x0
  4056a0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4056a4:	ldr	x0, [x0, #792]
  4056a8:	bl	40a0d0 <ferror@plt+0x80d0>
  4056ac:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4056b0:	ldr	x22, [x0, #816]
  4056b4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4056b8:	ldr	x23, [x0, #680]
  4056bc:	mov	w2, #0x5                   	// #5
  4056c0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4056c4:	add	x1, x1, #0x608
  4056c8:	mov	x0, #0x0                   	// #0
  4056cc:	bl	401f40 <dcgettext@plt>
  4056d0:	mov	x20, x0
  4056d4:	mov	w2, #0x5                   	// #5
  4056d8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4056dc:	add	x1, x1, #0x618
  4056e0:	mov	x0, #0x0                   	// #0
  4056e4:	bl	401f40 <dcgettext@plt>
  4056e8:	mov	x21, x0
  4056ec:	mov	w2, #0x5                   	// #5
  4056f0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4056f4:	add	x1, x1, #0x628
  4056f8:	mov	x0, #0x0                   	// #0
  4056fc:	bl	401f40 <dcgettext@plt>
  405700:	mov	x7, #0x0                   	// #0
  405704:	mov	x6, x0
  405708:	mov	x5, x21
  40570c:	mov	x4, x20
  405710:	mov	x3, x23
  405714:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405718:	add	x2, x2, #0x638
  40571c:	mov	x1, x19
  405720:	mov	x0, x22
  405724:	bl	4095b4 <ferror@plt+0x75b4>
  405728:	ldp	x19, x20, [sp, #16]
  40572c:	ldp	x21, x22, [sp, #32]
  405730:	ldr	x23, [sp, #48]
  405734:	ldp	x29, x30, [sp], #64
  405738:	ret
  40573c:	stp	x29, x30, [sp, #-80]!
  405740:	mov	x29, sp
  405744:	stp	x19, x20, [sp, #16]
  405748:	stp	x21, x22, [sp, #32]
  40574c:	mov	x19, x0
  405750:	mov	w21, w1
  405754:	bl	401fb0 <__errno_location@plt>
  405758:	mov	x20, x0
  40575c:	str	wzr, [x0]
  405760:	mov	w2, #0xa                   	// #10
  405764:	add	x1, sp, #0x48
  405768:	mov	x0, x19
  40576c:	bl	401e40 <strtol@plt>
  405770:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  405774:	add	x2, x0, x2
  405778:	cmn	x2, #0x3
  40577c:	b.ls	4057bc <ferror@plt+0x37bc>  // b.plast
  405780:	ldr	w1, [x20]
  405784:	cmp	w1, #0x22
  405788:	b.eq	4057a4 <ferror@plt+0x37a4>  // b.none
  40578c:	str	x23, [sp, #48]
  405790:	mov	x3, x19
  405794:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405798:	add	x2, x2, #0x668
  40579c:	mov	w0, #0x1                   	// #1
  4057a0:	bl	401b60 <error@plt>
  4057a4:	str	x23, [sp, #48]
  4057a8:	mov	x3, x19
  4057ac:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4057b0:	add	x2, x2, #0x668
  4057b4:	mov	w0, #0x1                   	// #1
  4057b8:	bl	401b60 <error@plt>
  4057bc:	mov	x2, #0x80000000            	// #2147483648
  4057c0:	add	x2, x0, x2
  4057c4:	mov	x1, #0xffffffff            	// #4294967295
  4057c8:	cmp	x2, x1
  4057cc:	b.hi	4057f4 <ferror@plt+0x37f4>  // b.pmore
  4057d0:	ldr	x1, [sp, #72]
  4057d4:	ldrb	w2, [x1]
  4057d8:	cbnz	w2, 405814 <ferror@plt+0x3814>
  4057dc:	cmp	x1, x19
  4057e0:	b.eq	405870 <ferror@plt+0x3870>  // b.none
  4057e4:	ldp	x19, x20, [sp, #16]
  4057e8:	ldp	x21, x22, [sp, #32]
  4057ec:	ldp	x29, x30, [sp], #80
  4057f0:	ret
  4057f4:	str	x23, [sp, #48]
  4057f8:	mov	w1, #0x22                  	// #34
  4057fc:	str	w1, [x20]
  405800:	mov	x3, x19
  405804:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405808:	add	x2, x2, #0x668
  40580c:	mov	w0, #0x1                   	// #1
  405810:	bl	401b60 <error@plt>
  405814:	str	x23, [sp, #48]
  405818:	ldr	w22, [x20]
  40581c:	mov	w2, #0x5                   	// #5
  405820:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405824:	add	x1, x1, #0x650
  405828:	mov	x0, #0x0                   	// #0
  40582c:	bl	401f40 <dcgettext@plt>
  405830:	mov	x20, x0
  405834:	ldr	x2, [sp, #72]
  405838:	mov	w1, w21
  40583c:	mov	w0, #0x0                   	// #0
  405840:	bl	408d50 <ferror@plt+0x6d50>
  405844:	mov	x23, x0
  405848:	mov	x2, x19
  40584c:	mov	w1, w21
  405850:	mov	w0, #0x1                   	// #1
  405854:	bl	408d50 <ferror@plt+0x6d50>
  405858:	mov	x4, x0
  40585c:	mov	x3, x23
  405860:	mov	x2, x20
  405864:	mov	w1, w22
  405868:	mov	w0, #0x1                   	// #1
  40586c:	bl	401b60 <error@plt>
  405870:	str	x23, [sp, #48]
  405874:	ldr	w22, [x20]
  405878:	mov	w2, #0x5                   	// #5
  40587c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405880:	add	x1, x1, #0x670
  405884:	mov	x0, #0x0                   	// #0
  405888:	bl	401f40 <dcgettext@plt>
  40588c:	mov	x20, x0
  405890:	mov	x2, x19
  405894:	mov	w1, w21
  405898:	mov	w0, #0x0                   	// #0
  40589c:	bl	408d50 <ferror@plt+0x6d50>
  4058a0:	mov	x3, x0
  4058a4:	mov	x2, x20
  4058a8:	mov	w1, w22
  4058ac:	mov	w0, #0x1                   	// #1
  4058b0:	bl	401b60 <error@plt>
  4058b4:	stp	x29, x30, [sp, #-32]!
  4058b8:	mov	x29, sp
  4058bc:	stp	x19, x20, [sp, #16]
  4058c0:	mov	x19, x0
  4058c4:	mov	x20, x1
  4058c8:	mov	w2, #0x5                   	// #5
  4058cc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4058d0:	add	x1, x1, #0x688
  4058d4:	mov	x0, #0x0                   	// #0
  4058d8:	bl	401f40 <dcgettext@plt>
  4058dc:	adrp	x6, 40c000 <ferror@plt+0xa000>
  4058e0:	add	x6, x6, #0x758
  4058e4:	adrp	x5, 40c000 <ferror@plt+0xa000>
  4058e8:	add	x5, x5, #0x770
  4058ec:	adrp	x4, 40c000 <ferror@plt+0xa000>
  4058f0:	add	x4, x4, #0x638
  4058f4:	mov	x3, x20
  4058f8:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4058fc:	add	x2, x2, #0x7a0
  405900:	mov	x1, x0
  405904:	mov	x0, x19
  405908:	bl	401fe0 <fprintf@plt>
  40590c:	ldp	x19, x20, [sp, #16]
  405910:	ldp	x29, x30, [sp], #32
  405914:	ret
  405918:	stp	x29, x30, [sp, #-64]!
  40591c:	mov	x29, sp
  405920:	stp	x19, x20, [sp, #16]
  405924:	stp	x21, x22, [sp, #32]
  405928:	str	x23, [sp, #48]
  40592c:	mov	x23, x0
  405930:	mov	x19, x1
  405934:	mov	x20, x2
  405938:	bl	401fb0 <__errno_location@plt>
  40593c:	ldr	w22, [x0]
  405940:	cbz	x19, 405974 <ferror@plt+0x3974>
  405944:	mov	x21, x0
  405948:	ldr	x2, [x20]
  40594c:	cmp	x2, #0x0
  405950:	mov	x3, #0x10                  	// #16
  405954:	csel	x1, x2, x3, ne  // ne = any
  405958:	cmp	x19, x1
  40595c:	b.ls	405998 <ferror@plt+0x3998>  // b.plast
  405960:	lsl	x0, x1, #1
  405964:	cmp	x1, x1, lsl #1
  405968:	b.hi	405994 <ferror@plt+0x3994>  // b.pmore
  40596c:	mov	x1, x0
  405970:	b	405958 <ferror@plt+0x3958>
  405974:	adrp	x3, 40c000 <ferror@plt+0xa000>
  405978:	add	x3, x3, #0x800
  40597c:	mov	w2, #0x47                  	// #71
  405980:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405984:	add	x1, x1, #0x7c8
  405988:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40598c:	add	x0, x0, #0x7d8
  405990:	bl	401fa0 <__assert_fail@plt>
  405994:	mov	x1, x19
  405998:	cbnz	x2, 4059e8 <ferror@plt+0x39e8>
  40599c:	cbnz	x23, 4059c8 <ferror@plt+0x39c8>
  4059a0:	str	x1, [x20]
  4059a4:	mov	x0, x1
  4059a8:	bl	401c70 <malloc@plt>
  4059ac:	cbz	x0, 4059b4 <ferror@plt+0x39b4>
  4059b0:	str	w22, [x21]
  4059b4:	ldp	x19, x20, [sp, #16]
  4059b8:	ldp	x21, x22, [sp, #32]
  4059bc:	ldr	x23, [sp, #48]
  4059c0:	ldp	x29, x30, [sp], #64
  4059c4:	ret
  4059c8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4059cc:	add	x3, x3, #0x800
  4059d0:	mov	w2, #0x4f                  	// #79
  4059d4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4059d8:	add	x1, x1, #0x7c8
  4059dc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4059e0:	add	x0, x0, #0x7e8
  4059e4:	bl	401fa0 <__assert_fail@plt>
  4059e8:	mov	x0, x23
  4059ec:	cmp	x2, x1
  4059f0:	b.eq	4059ac <ferror@plt+0x39ac>  // b.none
  4059f4:	str	x1, [x20]
  4059f8:	bl	401d30 <realloc@plt>
  4059fc:	cbnz	x0, 4059b0 <ferror@plt+0x39b0>
  405a00:	b	4059b4 <ferror@plt+0x39b4>
  405a04:	stp	x29, x30, [sp, #-32]!
  405a08:	mov	x29, sp
  405a0c:	str	x19, [sp, #16]
  405a10:	mov	x19, x0
  405a14:	bl	405918 <ferror@plt+0x3918>
  405a18:	cbz	x0, 405a28 <ferror@plt+0x3a28>
  405a1c:	ldr	x19, [sp, #16]
  405a20:	ldp	x29, x30, [sp], #32
  405a24:	ret
  405a28:	mov	x0, x19
  405a2c:	bl	401e60 <free@plt>
  405a30:	bl	409934 <ferror@plt+0x7934>
  405a34:	stp	x29, x30, [sp, #-32]!
  405a38:	mov	x29, sp
  405a3c:	stp	x19, x20, [sp, #16]
  405a40:	mov	w19, w0
  405a44:	and	w20, w1, #0xff
  405a48:	mov	w2, #0x0                   	// #0
  405a4c:	mov	w1, #0x1                   	// #1
  405a50:	bl	409db4 <ferror@plt+0x7db4>
  405a54:	tbnz	w0, #31, 405a98 <ferror@plt+0x3a98>
  405a58:	mov	w1, w0
  405a5c:	orr	w0, w0, #0x1
  405a60:	and	w2, w1, #0xfffffffe
  405a64:	cmp	w20, #0x0
  405a68:	csel	w2, w2, w0, eq  // eq = none
  405a6c:	mov	w0, #0x0                   	// #0
  405a70:	cmp	w2, w1
  405a74:	b.eq	405a8c <ferror@plt+0x3a8c>  // b.none
  405a78:	mov	w1, #0x2                   	// #2
  405a7c:	mov	w0, w19
  405a80:	bl	409db4 <ferror@plt+0x7db4>
  405a84:	cmn	w0, #0x1
  405a88:	csetm	w0, eq  // eq = none
  405a8c:	ldp	x19, x20, [sp, #16]
  405a90:	ldp	x29, x30, [sp], #32
  405a94:	ret
  405a98:	mov	w0, #0xffffffff            	// #-1
  405a9c:	b	405a8c <ferror@plt+0x3a8c>
  405aa0:	stp	x29, x30, [sp, #-16]!
  405aa4:	mov	x29, sp
  405aa8:	mov	w2, #0x0                   	// #0
  405aac:	mov	w1, #0x406                 	// #1030
  405ab0:	bl	409db4 <ferror@plt+0x7db4>
  405ab4:	ldp	x29, x30, [sp], #16
  405ab8:	ret
  405abc:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  405ac0:	str	x0, [x1, #1200]
  405ac4:	ret
  405ac8:	stp	x29, x30, [sp, #-48]!
  405acc:	mov	x29, sp
  405ad0:	stp	x19, x20, [sp, #16]
  405ad4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405ad8:	ldr	x19, [x0, #824]
  405adc:	mov	x0, x19
  405ae0:	bl	40a128 <ferror@plt+0x8128>
  405ae4:	cbnz	x0, 405b5c <ferror@plt+0x3b5c>
  405ae8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405aec:	ldr	x0, [x0, #824]
  405af0:	bl	40a280 <ferror@plt+0x8280>
  405af4:	cbz	w0, 405b90 <ferror@plt+0x3b90>
  405af8:	str	x21, [sp, #32]
  405afc:	mov	w2, #0x5                   	// #5
  405b00:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405b04:	add	x1, x1, #0x810
  405b08:	mov	x0, #0x0                   	// #0
  405b0c:	bl	401f40 <dcgettext@plt>
  405b10:	mov	x19, x0
  405b14:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405b18:	ldr	x20, [x0, #1200]
  405b1c:	cbz	x20, 405ba0 <ferror@plt+0x3ba0>
  405b20:	bl	401fb0 <__errno_location@plt>
  405b24:	ldr	w21, [x0]
  405b28:	mov	x0, x20
  405b2c:	bl	408eac <ferror@plt+0x6eac>
  405b30:	mov	x4, x19
  405b34:	mov	x3, x0
  405b38:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405b3c:	add	x2, x2, #0x828
  405b40:	mov	w1, w21
  405b44:	mov	w0, #0x0                   	// #0
  405b48:	bl	401b60 <error@plt>
  405b4c:	bl	405bd8 <ferror@plt+0x3bd8>
  405b50:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405b54:	ldr	w0, [x0, #688]
  405b58:	bl	401b10 <_exit@plt>
  405b5c:	mov	w2, #0x1                   	// #1
  405b60:	mov	x1, #0x0                   	// #0
  405b64:	mov	x0, x19
  405b68:	bl	40a16c <ferror@plt+0x816c>
  405b6c:	cbnz	w0, 405ae8 <ferror@plt+0x3ae8>
  405b70:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  405b74:	ldr	x0, [x20, #824]
  405b78:	bl	40a0d0 <ferror@plt+0x80d0>
  405b7c:	mov	w19, w0
  405b80:	ldr	x0, [x20, #824]
  405b84:	bl	40a280 <ferror@plt+0x8280>
  405b88:	cbnz	w0, 405af8 <ferror@plt+0x3af8>
  405b8c:	cbnz	w19, 405af8 <ferror@plt+0x3af8>
  405b90:	bl	405bd8 <ferror@plt+0x3bd8>
  405b94:	ldp	x19, x20, [sp, #16]
  405b98:	ldp	x29, x30, [sp], #48
  405b9c:	ret
  405ba0:	bl	401fb0 <__errno_location@plt>
  405ba4:	mov	x3, x19
  405ba8:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405bac:	add	x2, x2, #0x668
  405bb0:	ldr	w1, [x0]
  405bb4:	mov	w0, #0x0                   	// #0
  405bb8:	bl	401b60 <error@plt>
  405bbc:	b	405b4c <ferror@plt+0x3b4c>
  405bc0:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  405bc4:	str	x0, [x1, #1208]
  405bc8:	ret
  405bcc:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  405bd0:	strb	w0, [x1, #1216]
  405bd4:	ret
  405bd8:	stp	x29, x30, [sp, #-48]!
  405bdc:	mov	x29, sp
  405be0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405be4:	ldr	x0, [x0, #816]
  405be8:	bl	40a280 <ferror@plt+0x8280>
  405bec:	cbz	w0, 405c0c <ferror@plt+0x3c0c>
  405bf0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405bf4:	ldrb	w0, [x0, #1216]
  405bf8:	cbz	w0, 405c24 <ferror@plt+0x3c24>
  405bfc:	bl	401fb0 <__errno_location@plt>
  405c00:	ldr	w0, [x0]
  405c04:	cmp	w0, #0x20
  405c08:	b.ne	405c24 <ferror@plt+0x3c24>  // b.any
  405c0c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405c10:	ldr	x0, [x0, #792]
  405c14:	bl	40a280 <ferror@plt+0x8280>
  405c18:	cbnz	w0, 405ca8 <ferror@plt+0x3ca8>
  405c1c:	ldp	x29, x30, [sp], #48
  405c20:	ret
  405c24:	stp	x19, x20, [sp, #16]
  405c28:	str	x21, [sp, #32]
  405c2c:	mov	w2, #0x5                   	// #5
  405c30:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405c34:	add	x1, x1, #0x830
  405c38:	mov	x0, #0x0                   	// #0
  405c3c:	bl	401f40 <dcgettext@plt>
  405c40:	mov	x19, x0
  405c44:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405c48:	ldr	x20, [x0, #1208]
  405c4c:	cbz	x20, 405c88 <ferror@plt+0x3c88>
  405c50:	bl	401fb0 <__errno_location@plt>
  405c54:	ldr	w21, [x0]
  405c58:	mov	x0, x20
  405c5c:	bl	408eac <ferror@plt+0x6eac>
  405c60:	mov	x4, x19
  405c64:	mov	x3, x0
  405c68:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405c6c:	add	x2, x2, #0x828
  405c70:	mov	w1, w21
  405c74:	mov	w0, #0x0                   	// #0
  405c78:	bl	401b60 <error@plt>
  405c7c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405c80:	ldr	w0, [x0, #688]
  405c84:	bl	401b10 <_exit@plt>
  405c88:	bl	401fb0 <__errno_location@plt>
  405c8c:	mov	x3, x19
  405c90:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405c94:	add	x2, x2, #0x668
  405c98:	ldr	w1, [x0]
  405c9c:	mov	w0, #0x0                   	// #0
  405ca0:	bl	401b60 <error@plt>
  405ca4:	b	405c7c <ferror@plt+0x3c7c>
  405ca8:	stp	x19, x20, [sp, #16]
  405cac:	str	x21, [sp, #32]
  405cb0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405cb4:	ldr	w0, [x0, #688]
  405cb8:	bl	401b10 <_exit@plt>
  405cbc:	stp	x29, x30, [sp, #-48]!
  405cc0:	mov	x29, sp
  405cc4:	stp	x19, x20, [sp, #16]
  405cc8:	bl	401bb0 <opendir@plt>
  405ccc:	mov	x19, x0
  405cd0:	cbz	x0, 405ce0 <ferror@plt+0x3ce0>
  405cd4:	bl	401ed0 <dirfd@plt>
  405cd8:	cmp	w0, #0x2
  405cdc:	b.ls	405cf0 <ferror@plt+0x3cf0>  // b.plast
  405ce0:	mov	x0, x19
  405ce4:	ldp	x19, x20, [sp, #16]
  405ce8:	ldp	x29, x30, [sp], #48
  405cec:	ret
  405cf0:	stp	x21, x22, [sp, #32]
  405cf4:	mov	w2, #0x3                   	// #3
  405cf8:	mov	w1, #0x406                 	// #1030
  405cfc:	bl	409db4 <ferror@plt+0x7db4>
  405d00:	mov	w20, w0
  405d04:	tbz	w0, #31, 405d30 <ferror@plt+0x3d30>
  405d08:	bl	401fb0 <__errno_location@plt>
  405d0c:	ldr	w22, [x0]
  405d10:	mov	x21, #0x0                   	// #0
  405d14:	mov	x0, x19
  405d18:	bl	401d50 <closedir@plt>
  405d1c:	bl	401fb0 <__errno_location@plt>
  405d20:	str	w22, [x0]
  405d24:	mov	x19, x21
  405d28:	ldp	x21, x22, [sp, #32]
  405d2c:	b	405ce0 <ferror@plt+0x3ce0>
  405d30:	bl	401da0 <fdopendir@plt>
  405d34:	mov	x21, x0
  405d38:	bl	401fb0 <__errno_location@plt>
  405d3c:	ldr	w22, [x0]
  405d40:	cbnz	x21, 405d14 <ferror@plt+0x3d14>
  405d44:	mov	w0, w20
  405d48:	bl	401d60 <close@plt>
  405d4c:	b	405d14 <ferror@plt+0x3d14>
  405d50:	stp	x29, x30, [sp, #-64]!
  405d54:	mov	x29, sp
  405d58:	str	x2, [sp, #56]
  405d5c:	mov	w2, #0x0                   	// #0
  405d60:	tbnz	w1, #6, 405d74 <ferror@plt+0x3d74>
  405d64:	bl	401c90 <open@plt>
  405d68:	bl	409148 <ferror@plt+0x7148>
  405d6c:	ldp	x29, x30, [sp], #64
  405d70:	ret
  405d74:	add	x2, sp, #0x40
  405d78:	str	x2, [sp, #16]
  405d7c:	str	x2, [sp, #24]
  405d80:	add	x2, sp, #0x30
  405d84:	str	x2, [sp, #32]
  405d88:	str	wzr, [sp, #44]
  405d8c:	str	wzr, [sp, #40]
  405d90:	ldr	x2, [sp, #24]
  405d94:	sub	x2, x2, #0x8
  405d98:	ldr	w2, [x2]
  405d9c:	b	405d64 <ferror@plt+0x3d64>
  405da0:	stp	x29, x30, [sp, #-64]!
  405da4:	mov	x29, sp
  405da8:	stp	x19, x20, [sp, #16]
  405dac:	stp	x21, x22, [sp, #32]
  405db0:	str	x23, [sp, #48]
  405db4:	cmp	xzr, x2, lsr #61
  405db8:	cset	x23, ne  // ne = any
  405dbc:	tst	x2, #0x1000000000000000
  405dc0:	csinc	w23, w23, wzr, eq  // eq = none
  405dc4:	cbnz	w23, 405ef4 <ferror@plt+0x3ef4>
  405dc8:	mov	x20, x0
  405dcc:	mov	x19, x1
  405dd0:	mov	x21, x2
  405dd4:	mov	x22, x3
  405dd8:	lsl	x0, x2, #3
  405ddc:	cmp	x0, #0xfa0
  405de0:	b.hi	405e1c <ferror@plt+0x3e1c>  // b.pmore
  405de4:	add	x0, x0, #0x2e
  405de8:	and	x0, x0, #0xfffffffffffffff0
  405dec:	sub	sp, sp, x0
  405df0:	add	x1, sp, #0x1f
  405df4:	and	x0, x1, #0xffffffffffffffe0
  405df8:	cbz	x0, 405ea8 <ferror@plt+0x3ea8>
  405dfc:	mov	x1, #0x1                   	// #1
  405e00:	str	x1, [x0, #8]
  405e04:	cmp	x21, #0x2
  405e08:	b.ls	405e74 <ferror@plt+0x3e74>  // b.plast
  405e0c:	mov	x4, #0x0                   	// #0
  405e10:	mov	x2, #0x2                   	// #2
  405e14:	sub	x6, x19, #0x1
  405e18:	b	405e3c <ferror@plt+0x3e3c>
  405e1c:	bl	40a3a0 <ferror@plt+0x83a0>
  405e20:	b	405df8 <ferror@plt+0x3df8>
  405e24:	add	x4, x4, #0x1
  405e28:	sub	x1, x2, x4
  405e2c:	str	x1, [x0, x2, lsl #3]
  405e30:	add	x2, x2, #0x1
  405e34:	cmp	x21, x2
  405e38:	b.eq	405e74 <ferror@plt+0x3e74>  // b.none
  405e3c:	ldrb	w1, [x6, x2]
  405e40:	ldrb	w3, [x19, x4]
  405e44:	cmp	w3, w1
  405e48:	b.eq	405e24 <ferror@plt+0x3e24>  // b.none
  405e4c:	cbz	x4, 405e68 <ferror@plt+0x3e68>
  405e50:	ldr	x5, [x0, x4, lsl #3]
  405e54:	sub	x4, x4, x5
  405e58:	ldrb	w5, [x19, x4]
  405e5c:	cmp	w5, w1
  405e60:	b.eq	405e24 <ferror@plt+0x3e24>  // b.none
  405e64:	cbnz	x4, 405e50 <ferror@plt+0x3e50>
  405e68:	str	x2, [x0, x2, lsl #3]
  405e6c:	mov	x4, #0x0                   	// #0
  405e70:	b	405e30 <ferror@plt+0x3e30>
  405e74:	str	xzr, [x22]
  405e78:	ldrb	w2, [x20]
  405e7c:	cbz	w2, 405ea0 <ferror@plt+0x3ea0>
  405e80:	mov	x3, x20
  405e84:	mov	x1, #0x0                   	// #0
  405e88:	b	405ed4 <ferror@plt+0x3ed4>
  405e8c:	add	x1, x1, #0x1
  405e90:	add	x3, x3, #0x1
  405e94:	cmp	x21, x1
  405e98:	b.ne	405ecc <ferror@plt+0x3ecc>  // b.any
  405e9c:	str	x20, [x22]
  405ea0:	bl	40a3e0 <ferror@plt+0x83e0>
  405ea4:	mov	w23, #0x1                   	// #1
  405ea8:	mov	w0, w23
  405eac:	mov	sp, x29
  405eb0:	ldp	x19, x20, [sp, #16]
  405eb4:	ldp	x21, x22, [sp, #32]
  405eb8:	ldr	x23, [sp, #48]
  405ebc:	ldp	x29, x30, [sp], #64
  405ec0:	ret
  405ec4:	add	x20, x20, #0x1
  405ec8:	add	x3, x3, #0x1
  405ecc:	ldrb	w2, [x3]
  405ed0:	cbz	w2, 405ea0 <ferror@plt+0x3ea0>
  405ed4:	ldrb	w4, [x19, x1]
  405ed8:	cmp	w4, w2
  405edc:	b.eq	405e8c <ferror@plt+0x3e8c>  // b.none
  405ee0:	cbz	x1, 405ec4 <ferror@plt+0x3ec4>
  405ee4:	ldr	x2, [x0, x1, lsl #3]
  405ee8:	add	x20, x20, x2
  405eec:	sub	x1, x1, x2
  405ef0:	b	405ecc <ferror@plt+0x3ecc>
  405ef4:	mov	w23, #0x0                   	// #0
  405ef8:	b	405ea8 <ferror@plt+0x3ea8>
  405efc:	stp	x29, x30, [sp, #-240]!
  405f00:	mov	x29, sp
  405f04:	stp	x19, x20, [sp, #16]
  405f08:	stp	x21, x22, [sp, #32]
  405f0c:	stp	x23, x24, [sp, #48]
  405f10:	stp	x25, x26, [sp, #64]
  405f14:	stp	x27, x28, [sp, #80]
  405f18:	str	x0, [x29, #104]
  405f1c:	mov	x20, x1
  405f20:	str	x2, [x29, #96]
  405f24:	mov	x0, x1
  405f28:	bl	40a4d0 <ferror@plt+0x84d0>
  405f2c:	mov	x26, x0
  405f30:	mov	x0, #0x38                  	// #56
  405f34:	mul	x1, x26, x0
  405f38:	umulh	x0, x26, x0
  405f3c:	cmp	x0, #0x0
  405f40:	cset	x25, ne  // ne = any
  405f44:	cmp	x1, #0x0
  405f48:	csinc	x25, x25, xzr, ge  // ge = tcont
  405f4c:	cbnz	w25, 4066f4 <ferror@plt+0x46f4>
  405f50:	lsl	x0, x26, #3
  405f54:	sub	x0, x0, x26
  405f58:	lsl	x0, x0, #3
  405f5c:	cmp	x0, #0xfa0
  405f60:	b.hi	405fac <ferror@plt+0x3fac>  // b.pmore
  405f64:	add	x0, x0, #0x2e
  405f68:	and	x0, x0, #0xfffffffffffffff0
  405f6c:	sub	sp, sp, x0
  405f70:	add	x19, sp, #0x1f
  405f74:	and	x19, x19, #0xffffffffffffffe0
  405f78:	cbz	x19, 4062a4 <ferror@plt+0x42a4>
  405f7c:	add	x21, x26, x26, lsl #1
  405f80:	add	x21, x19, x21, lsl #4
  405f84:	str	x20, [x29, #192]
  405f88:	strb	wzr, [x29, #176]
  405f8c:	stur	xzr, [x29, #180]
  405f90:	strb	wzr, [x29, #188]
  405f94:	mov	x20, x19
  405f98:	mov	w22, #0x1                   	// #1
  405f9c:	add	x23, x29, #0xb4
  405fa0:	adrp	x24, 40d000 <ferror@plt+0xb000>
  405fa4:	add	x24, x24, #0xb8
  405fa8:	b	4060dc <ferror@plt+0x40dc>
  405fac:	bl	40a3a0 <ferror@plt+0x83a0>
  405fb0:	mov	x19, x0
  405fb4:	b	405f78 <ferror@plt+0x3f78>
  405fb8:	add	x25, x20, #0x18
  405fbc:	ldr	x2, [x29, #200]
  405fc0:	mov	x0, x25
  405fc4:	bl	401b00 <memcpy@plt>
  405fc8:	str	x25, [x20]
  405fcc:	b	4060a8 <ferror@plt+0x40a8>
  405fd0:	mov	x0, x23
  405fd4:	bl	401dd0 <mbsinit@plt>
  405fd8:	cbz	w0, 406054 <ferror@plt+0x4054>
  405fdc:	strb	w22, [x29, #176]
  405fe0:	ldr	x25, [x29, #192]
  405fe4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  405fe8:	mov	x1, x0
  405fec:	mov	x0, x25
  405ff0:	bl	409110 <ferror@plt+0x7110>
  405ff4:	mov	x3, x23
  405ff8:	mov	x2, x0
  405ffc:	mov	x1, x25
  406000:	add	x0, x29, #0xd4
  406004:	bl	40a20c <ferror@plt+0x820c>
  406008:	str	x0, [x29, #200]
  40600c:	cmn	x0, #0x1
  406010:	b.eq	406074 <ferror@plt+0x4074>  // b.none
  406014:	cmn	x0, #0x2
  406018:	b.eq	40611c <ferror@plt+0x411c>  // b.none
  40601c:	cbnz	x0, 40603c <ferror@plt+0x403c>
  406020:	mov	x0, #0x1                   	// #1
  406024:	str	x0, [x29, #200]
  406028:	ldr	x0, [x29, #192]
  40602c:	ldrb	w0, [x0]
  406030:	cbnz	w0, 406130 <ferror@plt+0x4130>
  406034:	ldr	w0, [x29, #212]
  406038:	cbnz	w0, 406150 <ferror@plt+0x4150>
  40603c:	strb	w22, [x29, #208]
  406040:	mov	x0, x23
  406044:	bl	401dd0 <mbsinit@plt>
  406048:	cbz	w0, 406080 <ferror@plt+0x4080>
  40604c:	strb	wzr, [x29, #176]
  406050:	b	406080 <ferror@plt+0x4080>
  406054:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406058:	add	x3, x3, #0x898
  40605c:	mov	w2, #0x96                  	// #150
  406060:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406064:	add	x1, x1, #0x840
  406068:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40606c:	add	x0, x0, #0x850
  406070:	bl	401fa0 <__assert_fail@plt>
  406074:	mov	x0, #0x1                   	// #1
  406078:	str	x0, [x29, #200]
  40607c:	strb	wzr, [x29, #208]
  406080:	strb	w22, [x29, #188]
  406084:	ldrb	w25, [x29, #208]
  406088:	cbz	w25, 406094 <ferror@plt+0x4094>
  40608c:	ldr	w0, [x29, #212]
  406090:	cbz	w0, 406170 <ferror@plt+0x4170>
  406094:	ldr	x0, [x29, #192]
  406098:	add	x1, x29, #0xd8
  40609c:	cmp	x0, x1
  4060a0:	b.eq	405fb8 <ferror@plt+0x3fb8>  // b.none
  4060a4:	str	x0, [x20]
  4060a8:	ldr	x0, [x29, #200]
  4060ac:	str	x0, [x20, #8]
  4060b0:	ldrb	w0, [x29, #208]
  4060b4:	strb	w0, [x20, #16]
  4060b8:	cbz	w0, 4060c4 <ferror@plt+0x40c4>
  4060bc:	ldr	w0, [x29, #212]
  4060c0:	str	w0, [x20, #20]
  4060c4:	ldr	x0, [x29, #192]
  4060c8:	ldr	x1, [x29, #200]
  4060cc:	add	x0, x0, x1
  4060d0:	str	x0, [x29, #192]
  4060d4:	strb	wzr, [x29, #188]
  4060d8:	add	x20, x20, #0x30
  4060dc:	ldrb	w0, [x29, #188]
  4060e0:	cbnz	w0, 406084 <ferror@plt+0x4084>
  4060e4:	ldrb	w0, [x29, #176]
  4060e8:	cbnz	w0, 405fe0 <ferror@plt+0x3fe0>
  4060ec:	ldr	x2, [x29, #192]
  4060f0:	ldrb	w1, [x2]
  4060f4:	ubfx	x0, x1, #5, #3
  4060f8:	ldr	w0, [x24, x0, lsl #2]
  4060fc:	lsr	w0, w0, w1
  406100:	tbz	w0, #0, 405fd0 <ferror@plt+0x3fd0>
  406104:	mov	x0, #0x1                   	// #1
  406108:	str	x0, [x29, #200]
  40610c:	ldrb	w1, [x2]
  406110:	str	w1, [x29, #212]
  406114:	strb	w0, [x29, #208]
  406118:	b	406080 <ferror@plt+0x4080>
  40611c:	ldr	x0, [x29, #192]
  406120:	bl	401b30 <strlen@plt>
  406124:	str	x0, [x29, #200]
  406128:	strb	wzr, [x29, #208]
  40612c:	b	406080 <ferror@plt+0x4080>
  406130:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406134:	add	x3, x3, #0x898
  406138:	mov	w2, #0xb2                  	// #178
  40613c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406140:	add	x1, x1, #0x840
  406144:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406148:	add	x0, x0, #0x868
  40614c:	bl	401fa0 <__assert_fail@plt>
  406150:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406154:	add	x3, x3, #0x898
  406158:	mov	w2, #0xb3                  	// #179
  40615c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406160:	add	x1, x1, #0x840
  406164:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406168:	add	x0, x0, #0x880
  40616c:	bl	401fa0 <__assert_fail@plt>
  406170:	mov	x0, #0x1                   	// #1
  406174:	str	x0, [x21, #8]
  406178:	cmp	x26, #0x2
  40617c:	b.ls	406234 <ferror@plt+0x4234>  // b.plast
  406180:	add	x28, x19, #0x30
  406184:	mov	x20, #0x0                   	// #0
  406188:	mov	x27, #0x2                   	// #2
  40618c:	mov	w24, #0x0                   	// #0
  406190:	b	406220 <ferror@plt+0x4220>
  406194:	ldr	x2, [x22, #8]
  406198:	add	x1, x20, x20, lsl #1
  40619c:	lsl	x1, x1, #4
  4061a0:	add	x0, x19, x1
  4061a4:	ldr	x3, [x0, #8]
  4061a8:	mov	w0, w24
  4061ac:	cmp	x2, x3
  4061b0:	b.eq	4061ec <ferror@plt+0x41ec>  // b.none
  4061b4:	cbnz	w0, 406204 <ferror@plt+0x4204>
  4061b8:	cbz	x20, 40622c <ferror@plt+0x422c>
  4061bc:	ldr	x0, [x21, x20, lsl #3]
  4061c0:	sub	x20, x20, x0
  4061c4:	cbz	w23, 406194 <ferror@plt+0x4194>
  4061c8:	add	x0, x20, x20, lsl #1
  4061cc:	add	x0, x19, x0, lsl #4
  4061d0:	ldrb	w1, [x0, #16]
  4061d4:	cbz	w1, 406194 <ferror@plt+0x4194>
  4061d8:	ldr	w1, [x22, #20]
  4061dc:	ldr	w0, [x0, #20]
  4061e0:	cmp	w1, w0
  4061e4:	cset	w0, eq  // eq = none
  4061e8:	b	4061b4 <ferror@plt+0x41b4>
  4061ec:	ldr	x1, [x19, x1]
  4061f0:	ldr	x0, [x22]
  4061f4:	bl	401de0 <memcmp@plt>
  4061f8:	cmp	w0, #0x0
  4061fc:	cset	w0, eq  // eq = none
  406200:	b	4061b4 <ferror@plt+0x41b4>
  406204:	add	x20, x20, #0x1
  406208:	sub	x0, x27, x20
  40620c:	str	x0, [x21, x27, lsl #3]
  406210:	add	x27, x27, #0x1
  406214:	add	x28, x28, #0x30
  406218:	cmp	x26, x27
  40621c:	b.eq	406234 <ferror@plt+0x4234>  // b.none
  406220:	mov	x22, x28
  406224:	ldrb	w23, [x28, #16]
  406228:	b	4061c4 <ferror@plt+0x41c4>
  40622c:	str	x27, [x21, x27, lsl #3]
  406230:	b	406210 <ferror@plt+0x4210>
  406234:	ldr	x0, [x29, #96]
  406238:	str	xzr, [x0]
  40623c:	ldr	x0, [x29, #104]
  406240:	str	x0, [x29, #128]
  406244:	strb	wzr, [x29, #112]
  406248:	stur	xzr, [x29, #116]
  40624c:	strb	wzr, [x29, #124]
  406250:	str	x0, [x29, #192]
  406254:	strb	wzr, [x29, #176]
  406258:	stur	xzr, [x29, #180]
  40625c:	strb	wzr, [x29, #188]
  406260:	mov	x22, #0x0                   	// #0
  406264:	mov	w23, #0x1                   	// #1
  406268:	add	x0, x29, #0xb4
  40626c:	str	x0, [x29, #104]
  406270:	add	x27, x29, #0x74
  406274:	b	406740 <ferror@plt+0x4740>
  406278:	ldr	x1, [x29, #192]
  40627c:	ldr	x0, [x0]
  406280:	bl	401de0 <memcmp@plt>
  406284:	cmp	w0, #0x0
  406288:	cset	w1, eq  // eq = none
  40628c:	b	406718 <ferror@plt+0x4718>
  406290:	ldr	x0, [x29, #128]
  406294:	ldr	x1, [x29, #96]
  406298:	str	x0, [x1]
  40629c:	mov	x0, x19
  4062a0:	bl	40a3e0 <ferror@plt+0x83e0>
  4062a4:	mov	w0, w25
  4062a8:	mov	sp, x29
  4062ac:	ldp	x19, x20, [sp, #16]
  4062b0:	ldp	x21, x22, [sp, #32]
  4062b4:	ldp	x23, x24, [sp, #48]
  4062b8:	ldp	x25, x26, [sp, #64]
  4062bc:	ldp	x27, x28, [sp, #80]
  4062c0:	ldp	x29, x30, [sp], #240
  4062c4:	ret
  4062c8:	cbnz	x22, 406350 <ferror@plt+0x4350>
  4062cc:	ldrb	w0, [x29, #124]
  4062d0:	cbnz	w0, 406314 <ferror@plt+0x4314>
  4062d4:	ldrb	w0, [x29, #112]
  4062d8:	cbnz	w0, 4064f0 <ferror@plt+0x44f0>
  4062dc:	ldr	x2, [x29, #128]
  4062e0:	ldrb	w1, [x2]
  4062e4:	ubfx	x3, x1, #5, #3
  4062e8:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4062ec:	add	x0, x0, #0xb8
  4062f0:	ldr	w0, [x0, x3, lsl #2]
  4062f4:	lsr	w0, w0, w1
  4062f8:	tbz	w0, #0, 4064e0 <ferror@plt+0x44e0>
  4062fc:	mov	x0, #0x1                   	// #1
  406300:	str	x0, [x29, #136]
  406304:	ldrb	w1, [x2]
  406308:	str	w1, [x29, #148]
  40630c:	strb	w0, [x29, #144]
  406310:	strb	w23, [x29, #124]
  406314:	ldrb	w0, [x29, #144]
  406318:	cbz	w0, 406324 <ferror@plt+0x4324>
  40631c:	ldr	w0, [x29, #148]
  406320:	cbz	w0, 4065e8 <ferror@plt+0x45e8>
  406324:	ldr	x0, [x29, #128]
  406328:	ldr	x1, [x29, #136]
  40632c:	add	x0, x0, x1
  406330:	str	x0, [x29, #128]
  406334:	strb	wzr, [x29, #124]
  406338:	ldr	x0, [x29, #192]
  40633c:	ldr	x1, [x29, #200]
  406340:	add	x0, x0, x1
  406344:	str	x0, [x29, #192]
  406348:	strb	wzr, [x29, #188]
  40634c:	b	406740 <ferror@plt+0x4740>
  406350:	ldr	x20, [x21, x22, lsl #3]
  406354:	sub	x22, x22, x20
  406358:	cbz	x20, 406740 <ferror@plt+0x4740>
  40635c:	adrp	x28, 40d000 <ferror@plt+0xb000>
  406360:	add	x28, x28, #0xb8
  406364:	b	406448 <ferror@plt+0x4448>
  406368:	mov	x0, x27
  40636c:	bl	401dd0 <mbsinit@plt>
  406370:	cbz	w0, 4063ec <ferror@plt+0x43ec>
  406374:	strb	w23, [x29, #112]
  406378:	ldr	x24, [x29, #128]
  40637c:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406380:	mov	x1, x0
  406384:	mov	x0, x24
  406388:	bl	409110 <ferror@plt+0x7110>
  40638c:	mov	x3, x27
  406390:	mov	x2, x0
  406394:	mov	x1, x24
  406398:	add	x0, x29, #0x94
  40639c:	bl	40a20c <ferror@plt+0x820c>
  4063a0:	str	x0, [x29, #136]
  4063a4:	cmn	x0, #0x1
  4063a8:	b.eq	40640c <ferror@plt+0x440c>  // b.none
  4063ac:	cmn	x0, #0x2
  4063b0:	b.eq	406488 <ferror@plt+0x4488>  // b.none
  4063b4:	cbnz	x0, 4063d4 <ferror@plt+0x43d4>
  4063b8:	mov	x0, #0x1                   	// #1
  4063bc:	str	x0, [x29, #136]
  4063c0:	ldr	x0, [x29, #128]
  4063c4:	ldrb	w0, [x0]
  4063c8:	cbnz	w0, 40649c <ferror@plt+0x449c>
  4063cc:	ldr	w0, [x29, #148]
  4063d0:	cbnz	w0, 4064bc <ferror@plt+0x44bc>
  4063d4:	strb	w23, [x29, #144]
  4063d8:	mov	x0, x27
  4063dc:	bl	401dd0 <mbsinit@plt>
  4063e0:	cbz	w0, 406418 <ferror@plt+0x4418>
  4063e4:	strb	wzr, [x29, #112]
  4063e8:	b	406418 <ferror@plt+0x4418>
  4063ec:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4063f0:	add	x3, x3, #0x898
  4063f4:	mov	w2, #0x96                  	// #150
  4063f8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4063fc:	add	x1, x1, #0x840
  406400:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406404:	add	x0, x0, #0x850
  406408:	bl	401fa0 <__assert_fail@plt>
  40640c:	mov	x0, #0x1                   	// #1
  406410:	str	x0, [x29, #136]
  406414:	strb	wzr, [x29, #144]
  406418:	strb	w23, [x29, #124]
  40641c:	ldrb	w0, [x29, #144]
  406420:	cbz	w0, 40642c <ferror@plt+0x442c>
  406424:	ldr	w0, [x29, #148]
  406428:	cbz	w0, 4064dc <ferror@plt+0x44dc>
  40642c:	ldr	x0, [x29, #128]
  406430:	ldr	x1, [x29, #136]
  406434:	add	x0, x0, x1
  406438:	str	x0, [x29, #128]
  40643c:	strb	wzr, [x29, #124]
  406440:	subs	x20, x20, #0x1
  406444:	b.eq	406740 <ferror@plt+0x4740>  // b.none
  406448:	ldrb	w0, [x29, #124]
  40644c:	cbnz	w0, 40641c <ferror@plt+0x441c>
  406450:	ldrb	w0, [x29, #112]
  406454:	cbnz	w0, 406378 <ferror@plt+0x4378>
  406458:	ldr	x2, [x29, #128]
  40645c:	ldrb	w1, [x2]
  406460:	ubfx	x0, x1, #5, #3
  406464:	ldr	w0, [x28, x0, lsl #2]
  406468:	lsr	w0, w0, w1
  40646c:	tbz	w0, #0, 406368 <ferror@plt+0x4368>
  406470:	mov	x0, #0x1                   	// #1
  406474:	str	x0, [x29, #136]
  406478:	ldrb	w1, [x2]
  40647c:	str	w1, [x29, #148]
  406480:	strb	w0, [x29, #144]
  406484:	b	406418 <ferror@plt+0x4418>
  406488:	ldr	x0, [x29, #128]
  40648c:	bl	401b30 <strlen@plt>
  406490:	str	x0, [x29, #136]
  406494:	strb	wzr, [x29, #144]
  406498:	b	406418 <ferror@plt+0x4418>
  40649c:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4064a0:	add	x3, x3, #0x898
  4064a4:	mov	w2, #0xb2                  	// #178
  4064a8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4064ac:	add	x1, x1, #0x840
  4064b0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4064b4:	add	x0, x0, #0x868
  4064b8:	bl	401fa0 <__assert_fail@plt>
  4064bc:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4064c0:	add	x3, x3, #0x898
  4064c4:	mov	w2, #0xb3                  	// #179
  4064c8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4064cc:	add	x1, x1, #0x840
  4064d0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4064d4:	add	x0, x0, #0x880
  4064d8:	bl	401fa0 <__assert_fail@plt>
  4064dc:	bl	401dc0 <abort@plt>
  4064e0:	mov	x0, x27
  4064e4:	bl	401dd0 <mbsinit@plt>
  4064e8:	cbz	w0, 406564 <ferror@plt+0x4564>
  4064ec:	strb	w23, [x29, #112]
  4064f0:	ldr	x20, [x29, #128]
  4064f4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4064f8:	mov	x1, x0
  4064fc:	mov	x0, x20
  406500:	bl	409110 <ferror@plt+0x7110>
  406504:	mov	x3, x27
  406508:	mov	x2, x0
  40650c:	mov	x1, x20
  406510:	add	x0, x29, #0x94
  406514:	bl	40a20c <ferror@plt+0x820c>
  406518:	str	x0, [x29, #136]
  40651c:	cmn	x0, #0x1
  406520:	b.eq	406584 <ferror@plt+0x4584>  // b.none
  406524:	cmn	x0, #0x2
  406528:	b.eq	406594 <ferror@plt+0x4594>  // b.none
  40652c:	cbnz	x0, 40654c <ferror@plt+0x454c>
  406530:	mov	x0, #0x1                   	// #1
  406534:	str	x0, [x29, #136]
  406538:	ldr	x0, [x29, #128]
  40653c:	ldrb	w0, [x0]
  406540:	cbnz	w0, 4065a8 <ferror@plt+0x45a8>
  406544:	ldr	w0, [x29, #148]
  406548:	cbnz	w0, 4065c8 <ferror@plt+0x45c8>
  40654c:	strb	w23, [x29, #144]
  406550:	mov	x0, x27
  406554:	bl	401dd0 <mbsinit@plt>
  406558:	cbz	w0, 406310 <ferror@plt+0x4310>
  40655c:	strb	wzr, [x29, #112]
  406560:	b	406310 <ferror@plt+0x4310>
  406564:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406568:	add	x3, x3, #0x898
  40656c:	mov	w2, #0x96                  	// #150
  406570:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406574:	add	x1, x1, #0x840
  406578:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40657c:	add	x0, x0, #0x850
  406580:	bl	401fa0 <__assert_fail@plt>
  406584:	mov	x0, #0x1                   	// #1
  406588:	str	x0, [x29, #136]
  40658c:	strb	wzr, [x29, #144]
  406590:	b	406310 <ferror@plt+0x4310>
  406594:	ldr	x0, [x29, #128]
  406598:	bl	401b30 <strlen@plt>
  40659c:	str	x0, [x29, #136]
  4065a0:	strb	wzr, [x29, #144]
  4065a4:	b	406310 <ferror@plt+0x4310>
  4065a8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4065ac:	add	x3, x3, #0x898
  4065b0:	mov	w2, #0xb2                  	// #178
  4065b4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4065b8:	add	x1, x1, #0x840
  4065bc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4065c0:	add	x0, x0, #0x868
  4065c4:	bl	401fa0 <__assert_fail@plt>
  4065c8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4065cc:	add	x3, x3, #0x898
  4065d0:	mov	w2, #0xb3                  	// #179
  4065d4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4065d8:	add	x1, x1, #0x840
  4065dc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4065e0:	add	x0, x0, #0x880
  4065e4:	bl	401fa0 <__assert_fail@plt>
  4065e8:	bl	401dc0 <abort@plt>
  4065ec:	ldr	x0, [x29, #104]
  4065f0:	bl	401dd0 <mbsinit@plt>
  4065f4:	cbz	w0, 406670 <ferror@plt+0x4670>
  4065f8:	strb	w23, [x29, #176]
  4065fc:	ldr	x20, [x29, #192]
  406600:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406604:	mov	x1, x0
  406608:	mov	x0, x20
  40660c:	bl	409110 <ferror@plt+0x7110>
  406610:	ldr	x3, [x29, #104]
  406614:	mov	x2, x0
  406618:	mov	x1, x20
  40661c:	add	x0, x29, #0xd4
  406620:	bl	40a20c <ferror@plt+0x820c>
  406624:	str	x0, [x29, #200]
  406628:	cmn	x0, #0x1
  40662c:	b.eq	406690 <ferror@plt+0x4690>  // b.none
  406630:	cmn	x0, #0x2
  406634:	b.eq	4066a0 <ferror@plt+0x46a0>  // b.none
  406638:	cbnz	x0, 406658 <ferror@plt+0x4658>
  40663c:	mov	x0, #0x1                   	// #1
  406640:	str	x0, [x29, #200]
  406644:	ldr	x0, [x29, #192]
  406648:	ldrb	w0, [x0]
  40664c:	cbnz	w0, 4066b4 <ferror@plt+0x46b4>
  406650:	ldr	w0, [x29, #212]
  406654:	cbnz	w0, 4066d4 <ferror@plt+0x46d4>
  406658:	strb	w23, [x29, #208]
  40665c:	ldr	x0, [x29, #104]
  406660:	bl	401dd0 <mbsinit@plt>
  406664:	cbz	w0, 406784 <ferror@plt+0x4784>
  406668:	strb	wzr, [x29, #176]
  40666c:	b	406784 <ferror@plt+0x4784>
  406670:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406674:	add	x3, x3, #0x898
  406678:	mov	w2, #0x96                  	// #150
  40667c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406680:	add	x1, x1, #0x840
  406684:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406688:	add	x0, x0, #0x850
  40668c:	bl	401fa0 <__assert_fail@plt>
  406690:	mov	x0, #0x1                   	// #1
  406694:	str	x0, [x29, #200]
  406698:	strb	wzr, [x29, #208]
  40669c:	b	406784 <ferror@plt+0x4784>
  4066a0:	ldr	x0, [x29, #192]
  4066a4:	bl	401b30 <strlen@plt>
  4066a8:	str	x0, [x29, #200]
  4066ac:	strb	wzr, [x29, #208]
  4066b0:	b	406784 <ferror@plt+0x4784>
  4066b4:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4066b8:	add	x3, x3, #0x898
  4066bc:	mov	w2, #0xb2                  	// #178
  4066c0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4066c4:	add	x1, x1, #0x840
  4066c8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4066cc:	add	x0, x0, #0x868
  4066d0:	bl	401fa0 <__assert_fail@plt>
  4066d4:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4066d8:	add	x3, x3, #0x898
  4066dc:	mov	w2, #0xb3                  	// #179
  4066e0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4066e4:	add	x1, x1, #0x840
  4066e8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4066ec:	add	x0, x0, #0x880
  4066f0:	bl	401fa0 <__assert_fail@plt>
  4066f4:	mov	w25, #0x0                   	// #0
  4066f8:	b	4062a4 <ferror@plt+0x42a4>
  4066fc:	add	x0, x22, x22, lsl #1
  406700:	add	x0, x19, x0, lsl #4
  406704:	ldr	x2, [x0, #8]
  406708:	mov	w1, #0x0                   	// #0
  40670c:	ldr	x3, [x29, #200]
  406710:	cmp	x2, x3
  406714:	b.eq	406278 <ferror@plt+0x4278>  // b.none
  406718:	mov	w0, w1
  40671c:	cbz	w0, 4062c8 <ferror@plt+0x42c8>
  406720:	add	x22, x22, #0x1
  406724:	ldr	x0, [x29, #192]
  406728:	ldr	x1, [x29, #200]
  40672c:	add	x0, x0, x1
  406730:	str	x0, [x29, #192]
  406734:	strb	wzr, [x29, #188]
  406738:	cmp	x26, x22
  40673c:	b.eq	406290 <ferror@plt+0x4290>  // b.none
  406740:	ldrb	w0, [x29, #188]
  406744:	cbnz	w0, 406788 <ferror@plt+0x4788>
  406748:	ldrb	w0, [x29, #176]
  40674c:	cbnz	w0, 4065fc <ferror@plt+0x45fc>
  406750:	ldr	x3, [x29, #192]
  406754:	ldrb	w2, [x3]
  406758:	ubfx	x0, x2, #5, #3
  40675c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  406760:	add	x1, x1, #0xb8
  406764:	ldr	w0, [x1, x0, lsl #2]
  406768:	lsr	w0, w0, w2
  40676c:	tbz	w0, #0, 4065ec <ferror@plt+0x45ec>
  406770:	mov	x0, #0x1                   	// #1
  406774:	str	x0, [x29, #200]
  406778:	ldrb	w1, [x3]
  40677c:	str	w1, [x29, #212]
  406780:	strb	w0, [x29, #208]
  406784:	strb	w23, [x29, #188]
  406788:	ldrb	w0, [x29, #208]
  40678c:	cbz	w0, 4066fc <ferror@plt+0x46fc>
  406790:	ldr	w1, [x29, #212]
  406794:	cbz	w1, 40629c <ferror@plt+0x429c>
  406798:	add	x0, x22, x22, lsl #1
  40679c:	add	x0, x19, x0, lsl #4
  4067a0:	ldrb	w2, [x0, #16]
  4067a4:	cbz	w2, 406704 <ferror@plt+0x4704>
  4067a8:	ldr	w0, [x0, #20]
  4067ac:	cmp	w0, w1
  4067b0:	cset	w0, eq  // eq = none
  4067b4:	b	40671c <ferror@plt+0x471c>
  4067b8:	stp	x29, x30, [sp, #-432]!
  4067bc:	mov	x29, sp
  4067c0:	stp	x21, x22, [sp, #32]
  4067c4:	stp	x23, x24, [sp, #48]
  4067c8:	mov	x21, x0
  4067cc:	mov	x23, x1
  4067d0:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4067d4:	cmp	x0, #0x1
  4067d8:	b.hi	406810 <ferror@plt+0x4810>  // b.pmore
  4067dc:	ldrb	w22, [x23]
  4067e0:	mov	x0, x21
  4067e4:	cbz	w22, 407118 <ferror@plt+0x5118>
  4067e8:	ldrb	w0, [x21]
  4067ec:	cbz	w0, 407468 <ferror@plt+0x5468>
  4067f0:	stp	x19, x20, [sp, #16]
  4067f4:	stp	x25, x26, [sp, #64]
  4067f8:	mov	x24, x23
  4067fc:	mov	x2, #0x0                   	// #0
  406800:	mov	x20, #0x0                   	// #0
  406804:	mov	x25, #0x0                   	// #0
  406808:	mov	w0, #0x1                   	// #1
  40680c:	b	40738c <ferror@plt+0x538c>
  406810:	str	x23, [sp, #128]
  406814:	strb	wzr, [sp, #112]
  406818:	stur	xzr, [sp, #116]
  40681c:	strb	wzr, [sp, #124]
  406820:	ldrb	w1, [x23]
  406824:	ubfx	x2, x1, #5, #3
  406828:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40682c:	add	x0, x0, #0xb8
  406830:	ldr	w0, [x0, x2, lsl #2]
  406834:	lsr	w0, w0, w1
  406838:	tbz	w0, #0, 4068b0 <ferror@plt+0x48b0>
  40683c:	mov	x0, #0x1                   	// #1
  406840:	str	x0, [sp, #136]
  406844:	str	w1, [sp, #148]
  406848:	strb	w0, [sp, #144]
  40684c:	mov	w0, #0x1                   	// #1
  406850:	strb	w0, [sp, #124]
  406854:	ldrb	w0, [sp, #144]
  406858:	cbz	w0, 406864 <ferror@plt+0x4864>
  40685c:	ldr	w0, [sp, #148]
  406860:	cbz	w0, 40736c <ferror@plt+0x536c>
  406864:	stp	x19, x20, [sp, #16]
  406868:	stp	x25, x26, [sp, #64]
  40686c:	stp	x27, x28, [sp, #80]
  406870:	str	x23, [sp, #192]
  406874:	strb	wzr, [sp, #176]
  406878:	stur	xzr, [sp, #180]
  40687c:	strb	wzr, [sp, #188]
  406880:	str	x21, [sp, #256]
  406884:	strb	wzr, [sp, #240]
  406888:	stur	xzr, [sp, #244]
  40688c:	strb	wzr, [sp, #252]
  406890:	mov	x26, #0x0                   	// #0
  406894:	str	xzr, [sp, #104]
  406898:	mov	x19, #0x0                   	// #0
  40689c:	mov	w27, #0x1                   	// #1
  4068a0:	add	x0, sp, #0xf4
  4068a4:	str	x0, [sp, #96]
  4068a8:	add	x28, sp, #0xb4
  4068ac:	b	407508 <ferror@plt+0x5508>
  4068b0:	add	x0, sp, #0x74
  4068b4:	bl	401dd0 <mbsinit@plt>
  4068b8:	cbz	w0, 406938 <ferror@plt+0x4938>
  4068bc:	mov	w0, #0x1                   	// #1
  4068c0:	strb	w0, [sp, #112]
  4068c4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4068c8:	mov	x1, x0
  4068cc:	mov	x0, x23
  4068d0:	bl	409110 <ferror@plt+0x7110>
  4068d4:	add	x3, sp, #0x74
  4068d8:	mov	x2, x0
  4068dc:	mov	x1, x23
  4068e0:	add	x0, sp, #0x94
  4068e4:	bl	40a20c <ferror@plt+0x820c>
  4068e8:	str	x0, [sp, #136]
  4068ec:	cmn	x0, #0x1
  4068f0:	b.eq	406964 <ferror@plt+0x4964>  // b.none
  4068f4:	cmn	x0, #0x2
  4068f8:	b.eq	406974 <ferror@plt+0x4974>  // b.none
  4068fc:	cbnz	x0, 40691c <ferror@plt+0x491c>
  406900:	mov	x0, #0x1                   	// #1
  406904:	str	x0, [sp, #136]
  406908:	ldr	x0, [sp, #128]
  40690c:	ldrb	w0, [x0]
  406910:	cbnz	w0, 406988 <ferror@plt+0x4988>
  406914:	ldr	w0, [sp, #148]
  406918:	cbnz	w0, 4069b4 <ferror@plt+0x49b4>
  40691c:	mov	w0, #0x1                   	// #1
  406920:	strb	w0, [sp, #144]
  406924:	add	x0, sp, #0x74
  406928:	bl	401dd0 <mbsinit@plt>
  40692c:	cbz	w0, 40684c <ferror@plt+0x484c>
  406930:	strb	wzr, [sp, #112]
  406934:	b	40684c <ferror@plt+0x484c>
  406938:	stp	x19, x20, [sp, #16]
  40693c:	stp	x25, x26, [sp, #64]
  406940:	stp	x27, x28, [sp, #80]
  406944:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406948:	add	x3, x3, #0x898
  40694c:	mov	w2, #0x96                  	// #150
  406950:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406954:	add	x1, x1, #0x840
  406958:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40695c:	add	x0, x0, #0x850
  406960:	bl	401fa0 <__assert_fail@plt>
  406964:	mov	x0, #0x1                   	// #1
  406968:	str	x0, [sp, #136]
  40696c:	strb	wzr, [sp, #144]
  406970:	b	40684c <ferror@plt+0x484c>
  406974:	ldr	x0, [sp, #128]
  406978:	bl	401b30 <strlen@plt>
  40697c:	str	x0, [sp, #136]
  406980:	strb	wzr, [sp, #144]
  406984:	b	40684c <ferror@plt+0x484c>
  406988:	stp	x19, x20, [sp, #16]
  40698c:	stp	x25, x26, [sp, #64]
  406990:	stp	x27, x28, [sp, #80]
  406994:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406998:	add	x3, x3, #0x898
  40699c:	mov	w2, #0xb2                  	// #178
  4069a0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4069a4:	add	x1, x1, #0x840
  4069a8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4069ac:	add	x0, x0, #0x868
  4069b0:	bl	401fa0 <__assert_fail@plt>
  4069b4:	stp	x19, x20, [sp, #16]
  4069b8:	stp	x25, x26, [sp, #64]
  4069bc:	stp	x27, x28, [sp, #80]
  4069c0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4069c4:	add	x3, x3, #0x898
  4069c8:	mov	w2, #0xb3                  	// #179
  4069cc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4069d0:	add	x1, x1, #0x840
  4069d4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4069d8:	add	x0, x0, #0x880
  4069dc:	bl	401fa0 <__assert_fail@plt>
  4069e0:	ldr	x0, [sp, #96]
  4069e4:	bl	401dd0 <mbsinit@plt>
  4069e8:	cbz	w0, 406a6c <ferror@plt+0x4a6c>
  4069ec:	mov	w0, #0x1                   	// #1
  4069f0:	strb	w0, [sp, #240]
  4069f4:	ldr	x20, [sp, #256]
  4069f8:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4069fc:	mov	x1, x0
  406a00:	mov	x0, x20
  406a04:	bl	409110 <ferror@plt+0x7110>
  406a08:	ldr	x3, [sp, #96]
  406a0c:	mov	x2, x0
  406a10:	mov	x1, x20
  406a14:	add	x0, sp, #0x114
  406a18:	bl	40a20c <ferror@plt+0x820c>
  406a1c:	str	x0, [sp, #264]
  406a20:	cmn	x0, #0x1
  406a24:	b.eq	406a8c <ferror@plt+0x4a8c>  // b.none
  406a28:	cmn	x0, #0x2
  406a2c:	b.eq	406a9c <ferror@plt+0x4a9c>  // b.none
  406a30:	cbnz	x0, 406a50 <ferror@plt+0x4a50>
  406a34:	mov	x0, #0x1                   	// #1
  406a38:	str	x0, [sp, #264]
  406a3c:	ldr	x0, [sp, #256]
  406a40:	ldrb	w0, [x0]
  406a44:	cbnz	w0, 406ab0 <ferror@plt+0x4ab0>
  406a48:	ldr	w0, [sp, #276]
  406a4c:	cbnz	w0, 406ad0 <ferror@plt+0x4ad0>
  406a50:	mov	w0, #0x1                   	// #1
  406a54:	strb	w0, [sp, #272]
  406a58:	ldr	x0, [sp, #96]
  406a5c:	bl	401dd0 <mbsinit@plt>
  406a60:	cbz	w0, 40754c <ferror@plt+0x554c>
  406a64:	strb	wzr, [sp, #240]
  406a68:	b	40754c <ferror@plt+0x554c>
  406a6c:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406a70:	add	x3, x3, #0x898
  406a74:	mov	w2, #0x96                  	// #150
  406a78:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406a7c:	add	x1, x1, #0x840
  406a80:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406a84:	add	x0, x0, #0x850
  406a88:	bl	401fa0 <__assert_fail@plt>
  406a8c:	mov	x0, #0x1                   	// #1
  406a90:	str	x0, [sp, #264]
  406a94:	strb	wzr, [sp, #272]
  406a98:	b	40754c <ferror@plt+0x554c>
  406a9c:	ldr	x0, [sp, #256]
  406aa0:	bl	401b30 <strlen@plt>
  406aa4:	str	x0, [sp, #264]
  406aa8:	strb	wzr, [sp, #272]
  406aac:	b	40754c <ferror@plt+0x554c>
  406ab0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406ab4:	add	x3, x3, #0x898
  406ab8:	mov	w2, #0xb2                  	// #178
  406abc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406ac0:	add	x1, x1, #0x840
  406ac4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406ac8:	add	x0, x0, #0x868
  406acc:	bl	401fa0 <__assert_fail@plt>
  406ad0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406ad4:	add	x3, x3, #0x898
  406ad8:	mov	w2, #0xb3                  	// #179
  406adc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406ae0:	add	x1, x1, #0x840
  406ae4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406ae8:	add	x0, x0, #0x880
  406aec:	bl	401fa0 <__assert_fail@plt>
  406af0:	mov	x0, #0x0                   	// #0
  406af4:	ldp	x19, x20, [sp, #16]
  406af8:	ldp	x25, x26, [sp, #64]
  406afc:	ldp	x27, x28, [sp, #80]
  406b00:	b	407118 <ferror@plt+0x5118>
  406b04:	mov	w20, #0x1                   	// #1
  406b08:	adrp	x22, 40d000 <ferror@plt+0xb000>
  406b0c:	add	x22, x22, #0xb8
  406b10:	ldr	x0, [sp, #104]
  406b14:	subs	x24, x19, x0
  406b18:	b.ne	406c6c <ferror@plt+0x4c6c>  // b.any
  406b1c:	ldrb	w0, [sp, #188]
  406b20:	cbnz	w0, 406b68 <ferror@plt+0x4b68>
  406b24:	ldrb	w0, [sp, #176]
  406b28:	cbnz	w0, 406d14 <ferror@plt+0x4d14>
  406b2c:	ldr	x2, [sp, #192]
  406b30:	ldrb	w1, [x2]
  406b34:	ubfx	x3, x1, #5, #3
  406b38:	adrp	x0, 40d000 <ferror@plt+0xb000>
  406b3c:	add	x0, x0, #0xb8
  406b40:	ldr	w0, [x0, x3, lsl #2]
  406b44:	lsr	w0, w0, w1
  406b48:	tbz	w0, #0, 406d00 <ferror@plt+0x4d00>
  406b4c:	mov	x0, #0x1                   	// #1
  406b50:	str	x0, [sp, #200]
  406b54:	ldrb	w1, [x2]
  406b58:	str	w1, [sp, #212]
  406b5c:	strb	w0, [sp, #208]
  406b60:	mov	w0, #0x1                   	// #1
  406b64:	strb	w0, [sp, #188]
  406b68:	ldrb	w27, [sp, #208]
  406b6c:	cbnz	w27, 406e10 <ferror@plt+0x4e10>
  406b70:	mov	w27, #0x1                   	// #1
  406b74:	add	x0, x19, #0x1
  406b78:	ldrb	w1, [sp, #272]
  406b7c:	cbz	w1, 406e1c <ferror@plt+0x4e1c>
  406b80:	str	x19, [sp, #104]
  406b84:	mov	x19, x0
  406b88:	b	407578 <ferror@plt+0x5578>
  406b8c:	mov	x0, x28
  406b90:	bl	401dd0 <mbsinit@plt>
  406b94:	cbz	w0, 406c10 <ferror@plt+0x4c10>
  406b98:	strb	w20, [sp, #176]
  406b9c:	ldr	x25, [sp, #192]
  406ba0:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406ba4:	mov	x1, x0
  406ba8:	mov	x0, x25
  406bac:	bl	409110 <ferror@plt+0x7110>
  406bb0:	mov	x3, x28
  406bb4:	mov	x2, x0
  406bb8:	mov	x1, x25
  406bbc:	add	x0, sp, #0xd4
  406bc0:	bl	40a20c <ferror@plt+0x820c>
  406bc4:	str	x0, [sp, #200]
  406bc8:	cmn	x0, #0x1
  406bcc:	b.eq	406c30 <ferror@plt+0x4c30>  // b.none
  406bd0:	cmn	x0, #0x2
  406bd4:	b.eq	406cac <ferror@plt+0x4cac>  // b.none
  406bd8:	cbnz	x0, 406bf8 <ferror@plt+0x4bf8>
  406bdc:	mov	x0, #0x1                   	// #1
  406be0:	str	x0, [sp, #200]
  406be4:	ldr	x0, [sp, #192]
  406be8:	ldrb	w0, [x0]
  406bec:	cbnz	w0, 406cc0 <ferror@plt+0x4cc0>
  406bf0:	ldr	w0, [sp, #212]
  406bf4:	cbnz	w0, 406ce0 <ferror@plt+0x4ce0>
  406bf8:	strb	w20, [sp, #208]
  406bfc:	mov	x0, x28
  406c00:	bl	401dd0 <mbsinit@plt>
  406c04:	cbz	w0, 406c3c <ferror@plt+0x4c3c>
  406c08:	strb	wzr, [sp, #176]
  406c0c:	b	406c3c <ferror@plt+0x4c3c>
  406c10:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406c14:	add	x3, x3, #0x898
  406c18:	mov	w2, #0x96                  	// #150
  406c1c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406c20:	add	x1, x1, #0x840
  406c24:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406c28:	add	x0, x0, #0x850
  406c2c:	bl	401fa0 <__assert_fail@plt>
  406c30:	mov	x0, #0x1                   	// #1
  406c34:	str	x0, [sp, #200]
  406c38:	strb	wzr, [sp, #208]
  406c3c:	strb	w20, [sp, #188]
  406c40:	ldrb	w0, [sp, #208]
  406c44:	cbz	w0, 406c50 <ferror@plt+0x4c50>
  406c48:	ldr	w0, [sp, #212]
  406c4c:	cbz	w0, 407490 <ferror@plt+0x5490>
  406c50:	ldr	x0, [sp, #192]
  406c54:	ldr	x1, [sp, #200]
  406c58:	add	x0, x0, x1
  406c5c:	str	x0, [sp, #192]
  406c60:	strb	wzr, [sp, #188]
  406c64:	subs	x24, x24, #0x1
  406c68:	b.eq	406b24 <ferror@plt+0x4b24>  // b.none
  406c6c:	ldrb	w0, [sp, #188]
  406c70:	cbnz	w0, 406c40 <ferror@plt+0x4c40>
  406c74:	ldrb	w0, [sp, #176]
  406c78:	cbnz	w0, 406b9c <ferror@plt+0x4b9c>
  406c7c:	ldr	x2, [sp, #192]
  406c80:	ldrb	w1, [x2]
  406c84:	ubfx	x0, x1, #5, #3
  406c88:	ldr	w0, [x22, x0, lsl #2]
  406c8c:	lsr	w0, w0, w1
  406c90:	tbz	w0, #0, 406b8c <ferror@plt+0x4b8c>
  406c94:	mov	x0, #0x1                   	// #1
  406c98:	str	x0, [sp, #200]
  406c9c:	ldrb	w1, [x2]
  406ca0:	str	w1, [sp, #212]
  406ca4:	strb	w0, [sp, #208]
  406ca8:	b	406c3c <ferror@plt+0x4c3c>
  406cac:	ldr	x0, [sp, #192]
  406cb0:	bl	401b30 <strlen@plt>
  406cb4:	str	x0, [sp, #200]
  406cb8:	strb	wzr, [sp, #208]
  406cbc:	b	406c3c <ferror@plt+0x4c3c>
  406cc0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406cc4:	add	x3, x3, #0x898
  406cc8:	mov	w2, #0xb2                  	// #178
  406ccc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406cd0:	add	x1, x1, #0x840
  406cd4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406cd8:	add	x0, x0, #0x868
  406cdc:	bl	401fa0 <__assert_fail@plt>
  406ce0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406ce4:	add	x3, x3, #0x898
  406ce8:	mov	w2, #0xb3                  	// #179
  406cec:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406cf0:	add	x1, x1, #0x840
  406cf4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406cf8:	add	x0, x0, #0x880
  406cfc:	bl	401fa0 <__assert_fail@plt>
  406d00:	mov	x0, x28
  406d04:	bl	401dd0 <mbsinit@plt>
  406d08:	cbz	w0, 406d8c <ferror@plt+0x4d8c>
  406d0c:	mov	w0, #0x1                   	// #1
  406d10:	strb	w0, [sp, #176]
  406d14:	ldr	x20, [sp, #192]
  406d18:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406d1c:	mov	x1, x0
  406d20:	mov	x0, x20
  406d24:	bl	409110 <ferror@plt+0x7110>
  406d28:	mov	x3, x28
  406d2c:	mov	x2, x0
  406d30:	mov	x1, x20
  406d34:	add	x0, sp, #0xd4
  406d38:	bl	40a20c <ferror@plt+0x820c>
  406d3c:	str	x0, [sp, #200]
  406d40:	cmn	x0, #0x1
  406d44:	b.eq	406dac <ferror@plt+0x4dac>  // b.none
  406d48:	cmn	x0, #0x2
  406d4c:	b.eq	406dbc <ferror@plt+0x4dbc>  // b.none
  406d50:	cbnz	x0, 406d70 <ferror@plt+0x4d70>
  406d54:	mov	x0, #0x1                   	// #1
  406d58:	str	x0, [sp, #200]
  406d5c:	ldr	x0, [sp, #192]
  406d60:	ldrb	w0, [x0]
  406d64:	cbnz	w0, 406dd0 <ferror@plt+0x4dd0>
  406d68:	ldr	w0, [sp, #212]
  406d6c:	cbnz	w0, 406df0 <ferror@plt+0x4df0>
  406d70:	mov	w0, #0x1                   	// #1
  406d74:	strb	w0, [sp, #208]
  406d78:	mov	x0, x28
  406d7c:	bl	401dd0 <mbsinit@plt>
  406d80:	cbz	w0, 406b60 <ferror@plt+0x4b60>
  406d84:	strb	wzr, [sp, #176]
  406d88:	b	406b60 <ferror@plt+0x4b60>
  406d8c:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406d90:	add	x3, x3, #0x898
  406d94:	mov	w2, #0x96                  	// #150
  406d98:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406d9c:	add	x1, x1, #0x840
  406da0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406da4:	add	x0, x0, #0x850
  406da8:	bl	401fa0 <__assert_fail@plt>
  406dac:	mov	x0, #0x1                   	// #1
  406db0:	str	x0, [sp, #200]
  406db4:	strb	wzr, [sp, #208]
  406db8:	b	406b60 <ferror@plt+0x4b60>
  406dbc:	ldr	x0, [sp, #192]
  406dc0:	bl	401b30 <strlen@plt>
  406dc4:	str	x0, [sp, #200]
  406dc8:	strb	wzr, [sp, #208]
  406dcc:	b	406b60 <ferror@plt+0x4b60>
  406dd0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406dd4:	add	x3, x3, #0x898
  406dd8:	mov	w2, #0xb2                  	// #178
  406ddc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406de0:	add	x1, x1, #0x840
  406de4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406de8:	add	x0, x0, #0x868
  406dec:	bl	401fa0 <__assert_fail@plt>
  406df0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406df4:	add	x3, x3, #0x898
  406df8:	mov	w2, #0xb3                  	// #179
  406dfc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406e00:	add	x1, x1, #0x840
  406e04:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406e08:	add	x0, x0, #0x880
  406e0c:	bl	401fa0 <__assert_fail@plt>
  406e10:	ldr	w0, [sp, #212]
  406e14:	cbnz	w0, 406b74 <ferror@plt+0x4b74>
  406e18:	b	407498 <ferror@plt+0x5498>
  406e1c:	str	x19, [sp, #104]
  406e20:	mov	x19, x0
  406e24:	b	4074d8 <ferror@plt+0x54d8>
  406e28:	ldr	x1, [sp, #128]
  406e2c:	ldr	x0, [sp, #256]
  406e30:	bl	401de0 <memcmp@plt>
  406e34:	cmp	w0, #0x0
  406e38:	cset	w0, eq  // eq = none
  406e3c:	b	4074ec <ferror@plt+0x54ec>
  406e40:	ldp	x0, x1, [sp, #240]
  406e44:	stp	x0, x1, [sp, #304]
  406e48:	ldr	x1, [sp, #256]
  406e4c:	ldr	x0, [sp, #264]
  406e50:	str	x0, [sp, #328]
  406e54:	ldp	x2, x3, [sp, #272]
  406e58:	stp	x2, x3, [sp, #336]
  406e5c:	ldp	x2, x3, [sp, #288]
  406e60:	stp	x2, x3, [sp, #352]
  406e64:	add	x0, x0, x1
  406e68:	str	x0, [sp, #320]
  406e6c:	strb	wzr, [sp, #316]
  406e70:	str	x23, [sp, #384]
  406e74:	strb	wzr, [sp, #368]
  406e78:	add	x0, sp, #0x210
  406e7c:	stur	xzr, [x0, #-156]
  406e80:	strb	wzr, [sp, #380]
  406e84:	ldrb	w1, [x23]
  406e88:	ubfx	x2, x1, #5, #3
  406e8c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  406e90:	add	x0, x0, #0xb8
  406e94:	ldr	w0, [x0, x2, lsl #2]
  406e98:	lsr	w0, w0, w1
  406e9c:	tbz	w0, #0, 406ef0 <ferror@plt+0x4ef0>
  406ea0:	mov	x0, #0x1                   	// #1
  406ea4:	str	x0, [sp, #392]
  406ea8:	str	w1, [sp, #404]
  406eac:	strb	w0, [sp, #400]
  406eb0:	mov	w0, #0x1                   	// #1
  406eb4:	strb	w0, [sp, #380]
  406eb8:	ldrb	w0, [sp, #400]
  406ebc:	cbz	w0, 406ec8 <ferror@plt+0x4ec8>
  406ec0:	ldr	w0, [sp, #404]
  406ec4:	cbz	w0, 406ffc <ferror@plt+0x4ffc>
  406ec8:	ldr	x0, [sp, #384]
  406ecc:	ldr	x1, [sp, #392]
  406ed0:	add	x0, x0, x1
  406ed4:	str	x0, [sp, #384]
  406ed8:	strb	wzr, [sp, #380]
  406edc:	add	x19, x19, #0x1
  406ee0:	mov	w20, #0x1                   	// #1
  406ee4:	add	x24, sp, #0x174
  406ee8:	add	x25, sp, #0x134
  406eec:	b	40723c <ferror@plt+0x523c>
  406ef0:	add	x0, sp, #0x174
  406ef4:	bl	401dd0 <mbsinit@plt>
  406ef8:	cbz	w0, 406f78 <ferror@plt+0x4f78>
  406efc:	mov	w0, #0x1                   	// #1
  406f00:	strb	w0, [sp, #368]
  406f04:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406f08:	mov	x1, x0
  406f0c:	mov	x0, x23
  406f10:	bl	409110 <ferror@plt+0x7110>
  406f14:	add	x3, sp, #0x174
  406f18:	mov	x2, x0
  406f1c:	mov	x1, x23
  406f20:	add	x0, sp, #0x194
  406f24:	bl	40a20c <ferror@plt+0x820c>
  406f28:	str	x0, [sp, #392]
  406f2c:	cmn	x0, #0x1
  406f30:	b.eq	406f98 <ferror@plt+0x4f98>  // b.none
  406f34:	cmn	x0, #0x2
  406f38:	b.eq	406fa8 <ferror@plt+0x4fa8>  // b.none
  406f3c:	cbnz	x0, 406f5c <ferror@plt+0x4f5c>
  406f40:	mov	x0, #0x1                   	// #1
  406f44:	str	x0, [sp, #392]
  406f48:	ldr	x0, [sp, #384]
  406f4c:	ldrb	w0, [x0]
  406f50:	cbnz	w0, 406fbc <ferror@plt+0x4fbc>
  406f54:	ldr	w0, [sp, #404]
  406f58:	cbnz	w0, 406fdc <ferror@plt+0x4fdc>
  406f5c:	mov	w0, #0x1                   	// #1
  406f60:	strb	w0, [sp, #400]
  406f64:	add	x0, sp, #0x174
  406f68:	bl	401dd0 <mbsinit@plt>
  406f6c:	cbz	w0, 406eb0 <ferror@plt+0x4eb0>
  406f70:	strb	wzr, [sp, #368]
  406f74:	b	406eb0 <ferror@plt+0x4eb0>
  406f78:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406f7c:	add	x3, x3, #0x898
  406f80:	mov	w2, #0x96                  	// #150
  406f84:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406f88:	add	x1, x1, #0x840
  406f8c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406f90:	add	x0, x0, #0x850
  406f94:	bl	401fa0 <__assert_fail@plt>
  406f98:	mov	x0, #0x1                   	// #1
  406f9c:	str	x0, [sp, #392]
  406fa0:	strb	wzr, [sp, #400]
  406fa4:	b	406eb0 <ferror@plt+0x4eb0>
  406fa8:	ldr	x0, [sp, #384]
  406fac:	bl	401b30 <strlen@plt>
  406fb0:	str	x0, [sp, #392]
  406fb4:	strb	wzr, [sp, #400]
  406fb8:	b	406eb0 <ferror@plt+0x4eb0>
  406fbc:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406fc0:	add	x3, x3, #0x898
  406fc4:	mov	w2, #0xb2                  	// #178
  406fc8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406fcc:	add	x1, x1, #0x840
  406fd0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406fd4:	add	x0, x0, #0x868
  406fd8:	bl	401fa0 <__assert_fail@plt>
  406fdc:	adrp	x3, 40c000 <ferror@plt+0xa000>
  406fe0:	add	x3, x3, #0x898
  406fe4:	mov	w2, #0xb3                  	// #179
  406fe8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406fec:	add	x1, x1, #0x840
  406ff0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406ff4:	add	x0, x0, #0x880
  406ff8:	bl	401fa0 <__assert_fail@plt>
  406ffc:	bl	401dc0 <abort@plt>
  407000:	mov	x0, x24
  407004:	bl	401dd0 <mbsinit@plt>
  407008:	cbz	w0, 407084 <ferror@plt+0x5084>
  40700c:	strb	w20, [sp, #368]
  407010:	ldr	x22, [sp, #384]
  407014:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407018:	mov	x1, x0
  40701c:	mov	x0, x22
  407020:	bl	409110 <ferror@plt+0x7110>
  407024:	mov	x3, x24
  407028:	mov	x2, x0
  40702c:	mov	x1, x22
  407030:	add	x0, sp, #0x194
  407034:	bl	40a20c <ferror@plt+0x820c>
  407038:	str	x0, [sp, #392]
  40703c:	cmn	x0, #0x1
  407040:	b.eq	4070a4 <ferror@plt+0x50a4>  // b.none
  407044:	cmn	x0, #0x2
  407048:	b.eq	4070b4 <ferror@plt+0x50b4>  // b.none
  40704c:	cbnz	x0, 40706c <ferror@plt+0x506c>
  407050:	mov	x0, #0x1                   	// #1
  407054:	str	x0, [sp, #392]
  407058:	ldr	x0, [sp, #384]
  40705c:	ldrb	w0, [x0]
  407060:	cbnz	w0, 4070c8 <ferror@plt+0x50c8>
  407064:	ldr	w0, [sp, #404]
  407068:	cbnz	w0, 4070e8 <ferror@plt+0x50e8>
  40706c:	strb	w20, [sp, #400]
  407070:	mov	x0, x24
  407074:	bl	401dd0 <mbsinit@plt>
  407078:	cbz	w0, 407280 <ferror@plt+0x5280>
  40707c:	strb	wzr, [sp, #368]
  407080:	b	407280 <ferror@plt+0x5280>
  407084:	adrp	x3, 40c000 <ferror@plt+0xa000>
  407088:	add	x3, x3, #0x898
  40708c:	mov	w2, #0x96                  	// #150
  407090:	adrp	x1, 40c000 <ferror@plt+0xa000>
  407094:	add	x1, x1, #0x840
  407098:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40709c:	add	x0, x0, #0x850
  4070a0:	bl	401fa0 <__assert_fail@plt>
  4070a4:	mov	x0, #0x1                   	// #1
  4070a8:	str	x0, [sp, #392]
  4070ac:	strb	wzr, [sp, #400]
  4070b0:	b	407280 <ferror@plt+0x5280>
  4070b4:	ldr	x0, [sp, #384]
  4070b8:	bl	401b30 <strlen@plt>
  4070bc:	str	x0, [sp, #392]
  4070c0:	strb	wzr, [sp, #400]
  4070c4:	b	407280 <ferror@plt+0x5280>
  4070c8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4070cc:	add	x3, x3, #0x898
  4070d0:	mov	w2, #0xb2                  	// #178
  4070d4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4070d8:	add	x1, x1, #0x840
  4070dc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4070e0:	add	x0, x0, #0x868
  4070e4:	bl	401fa0 <__assert_fail@plt>
  4070e8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4070ec:	add	x3, x3, #0x898
  4070f0:	mov	w2, #0xb3                  	// #179
  4070f4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4070f8:	add	x1, x1, #0x840
  4070fc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407100:	add	x0, x0, #0x880
  407104:	bl	401fa0 <__assert_fail@plt>
  407108:	ldr	x0, [sp, #256]
  40710c:	ldp	x19, x20, [sp, #16]
  407110:	ldp	x25, x26, [sp, #64]
  407114:	ldp	x27, x28, [sp, #80]
  407118:	ldp	x21, x22, [sp, #32]
  40711c:	ldp	x23, x24, [sp, #48]
  407120:	ldp	x29, x30, [sp], #432
  407124:	ret
  407128:	mov	x0, x25
  40712c:	bl	401dd0 <mbsinit@plt>
  407130:	cbz	w0, 4071ac <ferror@plt+0x51ac>
  407134:	strb	w20, [sp, #304]
  407138:	ldr	x22, [sp, #320]
  40713c:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407140:	mov	x1, x0
  407144:	mov	x0, x22
  407148:	bl	409110 <ferror@plt+0x7110>
  40714c:	mov	x3, x25
  407150:	mov	x2, x0
  407154:	mov	x1, x22
  407158:	add	x0, sp, #0x154
  40715c:	bl	40a20c <ferror@plt+0x820c>
  407160:	str	x0, [sp, #328]
  407164:	cmn	x0, #0x1
  407168:	b.eq	4071cc <ferror@plt+0x51cc>  // b.none
  40716c:	cmn	x0, #0x2
  407170:	b.eq	4072dc <ferror@plt+0x52dc>  // b.none
  407174:	cbnz	x0, 407194 <ferror@plt+0x5194>
  407178:	mov	x0, #0x1                   	// #1
  40717c:	str	x0, [sp, #328]
  407180:	ldr	x0, [sp, #320]
  407184:	ldrb	w0, [x0]
  407188:	cbnz	w0, 4072f0 <ferror@plt+0x52f0>
  40718c:	ldr	w0, [sp, #340]
  407190:	cbnz	w0, 407310 <ferror@plt+0x5310>
  407194:	strb	w20, [sp, #336]
  407198:	mov	x0, x25
  40719c:	bl	401dd0 <mbsinit@plt>
  4071a0:	cbz	w0, 4071d8 <ferror@plt+0x51d8>
  4071a4:	strb	wzr, [sp, #304]
  4071a8:	b	4071d8 <ferror@plt+0x51d8>
  4071ac:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4071b0:	add	x3, x3, #0x898
  4071b4:	mov	w2, #0x96                  	// #150
  4071b8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4071bc:	add	x1, x1, #0x840
  4071c0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4071c4:	add	x0, x0, #0x850
  4071c8:	bl	401fa0 <__assert_fail@plt>
  4071cc:	mov	x0, #0x1                   	// #1
  4071d0:	str	x0, [sp, #328]
  4071d4:	strb	wzr, [sp, #336]
  4071d8:	strb	w20, [sp, #316]
  4071dc:	ldrb	w0, [sp, #336]
  4071e0:	cbz	w0, 4071f4 <ferror@plt+0x51f4>
  4071e4:	ldr	w0, [sp, #340]
  4071e8:	cbz	w0, 407330 <ferror@plt+0x5330>
  4071ec:	ldrb	w1, [sp, #400]
  4071f0:	cbnz	w1, 407344 <ferror@plt+0x5344>
  4071f4:	ldr	x2, [sp, #328]
  4071f8:	mov	w0, #0x1                   	// #1
  4071fc:	ldr	x1, [sp, #392]
  407200:	cmp	x2, x1
  407204:	b.eq	407354 <ferror@plt+0x5354>  // b.none
  407208:	add	x1, x19, #0x1
  40720c:	cbnz	w0, 4074f0 <ferror@plt+0x54f0>
  407210:	ldr	x0, [sp, #320]
  407214:	ldr	x2, [sp, #328]
  407218:	add	x0, x0, x2
  40721c:	str	x0, [sp, #320]
  407220:	strb	wzr, [sp, #316]
  407224:	ldr	x0, [sp, #384]
  407228:	ldr	x2, [sp, #392]
  40722c:	add	x0, x0, x2
  407230:	str	x0, [sp, #384]
  407234:	strb	wzr, [sp, #380]
  407238:	mov	x19, x1
  40723c:	ldrb	w0, [sp, #380]
  407240:	cbnz	w0, 407284 <ferror@plt+0x5284>
  407244:	ldrb	w0, [sp, #368]
  407248:	cbnz	w0, 407010 <ferror@plt+0x5010>
  40724c:	ldr	x3, [sp, #384]
  407250:	ldrb	w2, [x3]
  407254:	ubfx	x0, x2, #5, #3
  407258:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40725c:	add	x1, x1, #0xb8
  407260:	ldr	w0, [x1, x0, lsl #2]
  407264:	lsr	w0, w0, w2
  407268:	tbz	w0, #0, 407000 <ferror@plt+0x5000>
  40726c:	mov	x0, #0x1                   	// #1
  407270:	str	x0, [sp, #392]
  407274:	ldrb	w1, [x3]
  407278:	str	w1, [sp, #404]
  40727c:	strb	w0, [sp, #400]
  407280:	strb	w20, [sp, #380]
  407284:	ldrb	w0, [sp, #400]
  407288:	cbz	w0, 407294 <ferror@plt+0x5294>
  40728c:	ldr	w0, [sp, #404]
  407290:	cbz	w0, 407108 <ferror@plt+0x5108>
  407294:	ldrb	w0, [sp, #316]
  407298:	cbnz	w0, 4071dc <ferror@plt+0x51dc>
  40729c:	ldrb	w0, [sp, #304]
  4072a0:	cbnz	w0, 407138 <ferror@plt+0x5138>
  4072a4:	ldr	x3, [sp, #320]
  4072a8:	ldrb	w2, [x3]
  4072ac:	ubfx	x0, x2, #5, #3
  4072b0:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4072b4:	add	x1, x1, #0xb8
  4072b8:	ldr	w0, [x1, x0, lsl #2]
  4072bc:	lsr	w0, w0, w2
  4072c0:	tbz	w0, #0, 407128 <ferror@plt+0x5128>
  4072c4:	mov	x0, #0x1                   	// #1
  4072c8:	str	x0, [sp, #328]
  4072cc:	ldrb	w1, [x3]
  4072d0:	str	w1, [sp, #340]
  4072d4:	strb	w0, [sp, #336]
  4072d8:	b	4071d8 <ferror@plt+0x51d8>
  4072dc:	ldr	x0, [sp, #320]
  4072e0:	bl	401b30 <strlen@plt>
  4072e4:	str	x0, [sp, #328]
  4072e8:	strb	wzr, [sp, #336]
  4072ec:	b	4071d8 <ferror@plt+0x51d8>
  4072f0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4072f4:	add	x3, x3, #0x898
  4072f8:	mov	w2, #0xb2                  	// #178
  4072fc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  407300:	add	x1, x1, #0x840
  407304:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407308:	add	x0, x0, #0x868
  40730c:	bl	401fa0 <__assert_fail@plt>
  407310:	adrp	x3, 40c000 <ferror@plt+0xa000>
  407314:	add	x3, x3, #0x898
  407318:	mov	w2, #0xb3                  	// #179
  40731c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  407320:	add	x1, x1, #0x840
  407324:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407328:	add	x0, x0, #0x880
  40732c:	bl	401fa0 <__assert_fail@plt>
  407330:	mov	x0, #0x0                   	// #0
  407334:	ldp	x19, x20, [sp, #16]
  407338:	ldp	x25, x26, [sp, #64]
  40733c:	ldp	x27, x28, [sp, #80]
  407340:	b	407118 <ferror@plt+0x5118>
  407344:	ldr	w1, [sp, #404]
  407348:	cmp	w1, w0
  40734c:	cset	w0, ne  // ne = any
  407350:	b	407208 <ferror@plt+0x5208>
  407354:	ldr	x1, [sp, #384]
  407358:	ldr	x0, [sp, #320]
  40735c:	bl	401de0 <memcmp@plt>
  407360:	cmp	w0, #0x0
  407364:	cset	w0, ne  // ne = any
  407368:	b	407208 <ferror@plt+0x5208>
  40736c:	mov	x0, x21
  407370:	b	407118 <ferror@plt+0x5118>
  407374:	ldr	x0, [sp, #368]
  407378:	ldp	x19, x20, [sp, #16]
  40737c:	ldp	x25, x26, [sp, #64]
  407380:	b	407118 <ferror@plt+0x5118>
  407384:	mov	w0, w26
  407388:	mov	x2, x19
  40738c:	add	x20, x20, #0x1
  407390:	add	x19, x2, #0x1
  407394:	ldrb	w1, [x21]
  407398:	cmp	w1, w22
  40739c:	b.eq	40741c <ferror@plt+0x541c>  // b.none
  4073a0:	ldrb	w1, [x21, #1]!
  4073a4:	cbz	w1, 407458 <ferror@plt+0x5458>
  4073a8:	cmp	x20, #0x9
  4073ac:	cset	w1, hi  // hi = pmore
  4073b0:	ands	w26, w0, w1
  4073b4:	b.eq	407388 <ferror@plt+0x5388>  // b.none
  4073b8:	add	x0, x20, x20, lsl #2
  4073bc:	cmp	x19, x0
  4073c0:	b.cc	407384 <ferror@plt+0x5384>  // b.lo, b.ul, b.last
  4073c4:	cbz	x24, 4073e4 <ferror@plt+0x53e4>
  4073c8:	sub	x1, x19, x25
  4073cc:	mov	x0, x24
  4073d0:	bl	401b70 <strnlen@plt>
  4073d4:	add	x24, x24, x0
  4073d8:	ldrb	w0, [x24]
  4073dc:	cbnz	w0, 407410 <ferror@plt+0x5410>
  4073e0:	mov	x25, x19
  4073e4:	mov	x0, x23
  4073e8:	bl	401b30 <strlen@plt>
  4073ec:	add	x3, sp, #0x170
  4073f0:	mov	x2, x0
  4073f4:	mov	x1, x23
  4073f8:	mov	x0, x21
  4073fc:	bl	405da0 <ferror@plt+0x3da0>
  407400:	ands	w0, w0, #0xff
  407404:	b.ne	407374 <ferror@plt+0x5374>  // b.any
  407408:	mov	x24, #0x0                   	// #0
  40740c:	b	407388 <ferror@plt+0x5388>
  407410:	mov	x25, x19
  407414:	mov	w0, w26
  407418:	b	407388 <ferror@plt+0x5388>
  40741c:	ldrb	w1, [x23, #1]
  407420:	cbz	w1, 407470 <ferror@plt+0x5470>
  407424:	sub	x4, x21, x2
  407428:	sub	x3, x23, x2
  40742c:	ldrb	w2, [x4, x19]
  407430:	cbz	w2, 407480 <ferror@plt+0x5480>
  407434:	add	x19, x19, #0x1
  407438:	cmp	w2, w1
  40743c:	b.ne	4073a0 <ferror@plt+0x53a0>  // b.any
  407440:	ldrb	w1, [x3, x19]
  407444:	cbnz	w1, 40742c <ferror@plt+0x542c>
  407448:	mov	x0, x21
  40744c:	ldp	x19, x20, [sp, #16]
  407450:	ldp	x25, x26, [sp, #64]
  407454:	b	407118 <ferror@plt+0x5118>
  407458:	mov	x0, #0x0                   	// #0
  40745c:	ldp	x19, x20, [sp, #16]
  407460:	ldp	x25, x26, [sp, #64]
  407464:	b	407118 <ferror@plt+0x5118>
  407468:	mov	x0, #0x0                   	// #0
  40746c:	b	407118 <ferror@plt+0x5118>
  407470:	mov	x0, x21
  407474:	ldp	x19, x20, [sp, #16]
  407478:	ldp	x25, x26, [sp, #64]
  40747c:	b	407118 <ferror@plt+0x5118>
  407480:	mov	x0, #0x0                   	// #0
  407484:	ldp	x19, x20, [sp, #16]
  407488:	ldp	x25, x26, [sp, #64]
  40748c:	b	407118 <ferror@plt+0x5118>
  407490:	ldrb	w0, [sp, #188]
  407494:	cbz	w0, 406b24 <ferror@plt+0x4b24>
  407498:	add	x2, sp, #0x170
  40749c:	mov	x1, x23
  4074a0:	mov	x0, x21
  4074a4:	bl	405efc <ferror@plt+0x3efc>
  4074a8:	ands	w27, w0, #0xff
  4074ac:	b.eq	406b74 <ferror@plt+0x4b74>  // b.none
  4074b0:	ldr	x0, [sp, #368]
  4074b4:	ldp	x19, x20, [sp, #16]
  4074b8:	ldp	x25, x26, [sp, #64]
  4074bc:	ldp	x27, x28, [sp, #80]
  4074c0:	b	407118 <ferror@plt+0x5118>
  4074c4:	cmp	x26, #0x9
  4074c8:	cset	w0, hi  // hi = pmore
  4074cc:	ands	w0, w27, w0
  4074d0:	b.ne	4075ac <ferror@plt+0x55ac>  // b.any
  4074d4:	add	x19, x19, #0x1
  4074d8:	ldr	x2, [sp, #264]
  4074dc:	mov	w0, #0x0                   	// #0
  4074e0:	ldr	x1, [sp, #136]
  4074e4:	cmp	x2, x1
  4074e8:	b.eq	406e28 <ferror@plt+0x4e28>  // b.none
  4074ec:	cbnz	w0, 406e40 <ferror@plt+0x4e40>
  4074f0:	ldr	x0, [sp, #256]
  4074f4:	ldr	x1, [sp, #264]
  4074f8:	add	x0, x0, x1
  4074fc:	str	x0, [sp, #256]
  407500:	strb	wzr, [sp, #252]
  407504:	add	x26, x26, #0x1
  407508:	ldrb	w0, [sp, #252]
  40750c:	cbnz	w0, 407554 <ferror@plt+0x5554>
  407510:	ldrb	w0, [sp, #240]
  407514:	cbnz	w0, 4069f4 <ferror@plt+0x49f4>
  407518:	ldr	x3, [sp, #256]
  40751c:	ldrb	w2, [x3]
  407520:	ubfx	x0, x2, #5, #3
  407524:	adrp	x1, 40d000 <ferror@plt+0xb000>
  407528:	add	x1, x1, #0xb8
  40752c:	ldr	w0, [x1, x0, lsl #2]
  407530:	lsr	w0, w0, w2
  407534:	tbz	w0, #0, 4069e0 <ferror@plt+0x49e0>
  407538:	mov	x0, #0x1                   	// #1
  40753c:	str	x0, [sp, #264]
  407540:	ldrb	w1, [x3]
  407544:	str	w1, [sp, #276]
  407548:	strb	w0, [sp, #272]
  40754c:	mov	w0, #0x1                   	// #1
  407550:	strb	w0, [sp, #252]
  407554:	ldrb	w0, [sp, #272]
  407558:	cbz	w0, 4074c4 <ferror@plt+0x54c4>
  40755c:	ldr	w0, [sp, #276]
  407560:	cbz	w0, 406af0 <ferror@plt+0x4af0>
  407564:	cmp	x26, #0x9
  407568:	cset	w0, hi  // hi = pmore
  40756c:	ands	w0, w27, w0
  407570:	b.ne	407594 <ferror@plt+0x5594>  // b.any
  407574:	add	x19, x19, #0x1
  407578:	ldrb	w0, [sp, #144]
  40757c:	cbz	w0, 4074d8 <ferror@plt+0x54d8>
  407580:	ldr	w1, [sp, #276]
  407584:	ldr	w0, [sp, #148]
  407588:	cmp	w1, w0
  40758c:	cset	w0, eq  // eq = none
  407590:	b	4074ec <ferror@plt+0x54ec>
  407594:	add	x1, x26, x26, lsl #2
  407598:	cmp	x19, x1
  40759c:	b.cs	406b04 <ferror@plt+0x4b04>  // b.hs, b.nlast
  4075a0:	add	x19, x19, #0x1
  4075a4:	mov	w27, w0
  4075a8:	b	407578 <ferror@plt+0x5578>
  4075ac:	add	x1, x26, x26, lsl #2
  4075b0:	cmp	x19, x1
  4075b4:	b.cs	406b04 <ferror@plt+0x4b04>  // b.hs, b.nlast
  4075b8:	add	x19, x19, #0x1
  4075bc:	mov	w27, w0
  4075c0:	b	4074d8 <ferror@plt+0x54d8>
  4075c4:	stp	x29, x30, [sp, #-48]!
  4075c8:	mov	x29, sp
  4075cc:	cbz	x0, 407644 <ferror@plt+0x5644>
  4075d0:	stp	x19, x20, [sp, #16]
  4075d4:	mov	x19, x0
  4075d8:	mov	w1, #0x2f                  	// #47
  4075dc:	bl	401d80 <strrchr@plt>
  4075e0:	mov	x20, x0
  4075e4:	cbz	x0, 407678 <ferror@plt+0x5678>
  4075e8:	str	x21, [sp, #32]
  4075ec:	add	x21, x0, #0x1
  4075f0:	sub	x0, x21, x19
  4075f4:	cmp	x0, #0x6
  4075f8:	b.le	40766c <ferror@plt+0x566c>
  4075fc:	mov	x2, #0x7                   	// #7
  407600:	adrp	x1, 40c000 <ferror@plt+0xa000>
  407604:	add	x1, x1, #0x8e8
  407608:	sub	x0, x20, #0x6
  40760c:	bl	401cc0 <strncmp@plt>
  407610:	cbnz	w0, 407674 <ferror@plt+0x5674>
  407614:	mov	x2, #0x3                   	// #3
  407618:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40761c:	add	x1, x1, #0x8f0
  407620:	mov	x0, x21
  407624:	bl	401cc0 <strncmp@plt>
  407628:	mov	x19, x21
  40762c:	cbnz	w0, 407694 <ferror@plt+0x5694>
  407630:	add	x19, x20, #0x4
  407634:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  407638:	str	x19, [x0, #840]
  40763c:	ldr	x21, [sp, #32]
  407640:	b	407678 <ferror@plt+0x5678>
  407644:	stp	x19, x20, [sp, #16]
  407648:	str	x21, [sp, #32]
  40764c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  407650:	ldr	x3, [x0, #792]
  407654:	mov	x2, #0x37                  	// #55
  407658:	mov	x1, #0x1                   	// #1
  40765c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407660:	add	x0, x0, #0x8b0
  407664:	bl	401e90 <fwrite@plt>
  407668:	bl	401dc0 <abort@plt>
  40766c:	ldr	x21, [sp, #32]
  407670:	b	407678 <ferror@plt+0x5678>
  407674:	ldr	x21, [sp, #32]
  407678:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40767c:	str	x19, [x0, #1224]
  407680:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  407684:	str	x19, [x0, #784]
  407688:	ldp	x19, x20, [sp, #16]
  40768c:	ldp	x29, x30, [sp], #48
  407690:	ret
  407694:	ldr	x21, [sp, #32]
  407698:	b	407678 <ferror@plt+0x5678>
  40769c:	stp	xzr, xzr, [x8]
  4076a0:	stp	xzr, xzr, [x8, #16]
  4076a4:	stp	xzr, xzr, [x8, #32]
  4076a8:	str	xzr, [x8, #48]
  4076ac:	cmp	w0, #0xa
  4076b0:	b.eq	4076bc <ferror@plt+0x56bc>  // b.none
  4076b4:	str	w0, [x8]
  4076b8:	ret
  4076bc:	stp	x29, x30, [sp, #-16]!
  4076c0:	mov	x29, sp
  4076c4:	bl	401dc0 <abort@plt>
  4076c8:	stp	x29, x30, [sp, #-48]!
  4076cc:	mov	x29, sp
  4076d0:	stp	x19, x20, [sp, #16]
  4076d4:	str	x21, [sp, #32]
  4076d8:	mov	x20, x0
  4076dc:	mov	w21, w1
  4076e0:	mov	w2, #0x5                   	// #5
  4076e4:	mov	x1, x0
  4076e8:	mov	x0, #0x0                   	// #0
  4076ec:	bl	401f40 <dcgettext@plt>
  4076f0:	mov	x19, x0
  4076f4:	cmp	x20, x0
  4076f8:	b.eq	407710 <ferror@plt+0x5710>  // b.none
  4076fc:	mov	x0, x19
  407700:	ldp	x19, x20, [sp, #16]
  407704:	ldr	x21, [sp, #32]
  407708:	ldp	x29, x30, [sp], #48
  40770c:	ret
  407710:	bl	40a364 <ferror@plt+0x8364>
  407714:	ldrb	w1, [x0]
  407718:	and	w1, w1, #0xffffffdf
  40771c:	cmp	w1, #0x55
  407720:	b.ne	4077a0 <ferror@plt+0x57a0>  // b.any
  407724:	ldrb	w1, [x0, #1]
  407728:	and	w1, w1, #0xffffffdf
  40772c:	cmp	w1, #0x54
  407730:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  407734:	ldrb	w1, [x0, #2]
  407738:	and	w1, w1, #0xffffffdf
  40773c:	cmp	w1, #0x46
  407740:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  407744:	ldrb	w1, [x0, #3]
  407748:	cmp	w1, #0x2d
  40774c:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  407750:	ldrb	w1, [x0, #4]
  407754:	cmp	w1, #0x38
  407758:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  40775c:	ldrb	w0, [x0, #5]
  407760:	cbz	w0, 407780 <ferror@plt+0x5780>
  407764:	adrp	x19, 40c000 <ferror@plt+0xa000>
  407768:	add	x0, x19, #0x920
  40776c:	adrp	x19, 40c000 <ferror@plt+0xa000>
  407770:	add	x19, x19, #0x8f8
  407774:	cmp	w21, #0x9
  407778:	csel	x19, x19, x0, eq  // eq = none
  40777c:	b	4076fc <ferror@plt+0x56fc>
  407780:	ldrb	w1, [x19]
  407784:	adrp	x19, 40c000 <ferror@plt+0xa000>
  407788:	add	x0, x19, #0x900
  40778c:	adrp	x19, 40c000 <ferror@plt+0xa000>
  407790:	add	x19, x19, #0x918
  407794:	cmp	w1, #0x60
  407798:	csel	x19, x19, x0, eq  // eq = none
  40779c:	b	4076fc <ferror@plt+0x56fc>
  4077a0:	cmp	w1, #0x47
  4077a4:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  4077a8:	ldrb	w1, [x0, #1]
  4077ac:	and	w1, w1, #0xffffffdf
  4077b0:	cmp	w1, #0x42
  4077b4:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  4077b8:	ldrb	w1, [x0, #2]
  4077bc:	cmp	w1, #0x31
  4077c0:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  4077c4:	ldrb	w1, [x0, #3]
  4077c8:	cmp	w1, #0x38
  4077cc:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  4077d0:	ldrb	w1, [x0, #4]
  4077d4:	cmp	w1, #0x30
  4077d8:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  4077dc:	ldrb	w1, [x0, #5]
  4077e0:	cmp	w1, #0x33
  4077e4:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  4077e8:	ldrb	w1, [x0, #6]
  4077ec:	cmp	w1, #0x30
  4077f0:	b.ne	407764 <ferror@plt+0x5764>  // b.any
  4077f4:	ldrb	w0, [x0, #7]
  4077f8:	cbnz	w0, 407764 <ferror@plt+0x5764>
  4077fc:	ldrb	w1, [x19]
  407800:	adrp	x19, 40c000 <ferror@plt+0xa000>
  407804:	add	x0, x19, #0x908
  407808:	adrp	x19, 40c000 <ferror@plt+0xa000>
  40780c:	add	x19, x19, #0x910
  407810:	cmp	w1, #0x60
  407814:	csel	x19, x19, x0, eq  // eq = none
  407818:	b	4076fc <ferror@plt+0x56fc>
  40781c:	sub	sp, sp, #0xf0
  407820:	stp	x29, x30, [sp, #16]
  407824:	add	x29, sp, #0x10
  407828:	stp	x19, x20, [sp, #32]
  40782c:	stp	x21, x22, [sp, #48]
  407830:	stp	x23, x24, [sp, #64]
  407834:	stp	x25, x26, [sp, #80]
  407838:	stp	x27, x28, [sp, #96]
  40783c:	mov	x28, x0
  407840:	mov	x26, x1
  407844:	str	x2, [sp, #136]
  407848:	mov	x24, x3
  40784c:	mov	w25, w4
  407850:	mov	w19, w5
  407854:	str	w5, [sp, #184]
  407858:	str	x6, [sp, #152]
  40785c:	str	x7, [sp, #200]
  407860:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407864:	str	x0, [sp, #168]
  407868:	mov	x0, x19
  40786c:	ubfx	x0, x0, #1, #1
  407870:	str	x0, [sp, #112]
  407874:	mov	w0, #0x1                   	// #1
  407878:	str	w0, [sp, #128]
  40787c:	str	wzr, [sp, #180]
  407880:	str	wzr, [sp, #124]
  407884:	str	wzr, [sp, #132]
  407888:	str	xzr, [sp, #144]
  40788c:	str	xzr, [sp, #160]
  407890:	str	xzr, [sp, #192]
  407894:	mov	w23, w25
  407898:	mov	x25, x24
  40789c:	cmp	w23, #0x4
  4078a0:	b.eq	407a10 <ferror@plt+0x5a10>  // b.none
  4078a4:	b.ls	4078f4 <ferror@plt+0x58f4>  // b.plast
  4078a8:	cmp	w23, #0x7
  4078ac:	b.eq	407a80 <ferror@plt+0x5a80>  // b.none
  4078b0:	b.ls	407940 <ferror@plt+0x5940>  // b.plast
  4078b4:	sub	w0, w23, #0x8
  4078b8:	cmp	w0, #0x2
  4078bc:	b.hi	407a70 <ferror@plt+0x5a70>  // b.pmore
  4078c0:	cmp	w23, #0xa
  4078c4:	b.ne	4079b4 <ferror@plt+0x59b4>  // b.any
  4078c8:	mov	x27, #0x0                   	// #0
  4078cc:	ldr	w0, [sp, #112]
  4078d0:	cbz	w0, 4079e0 <ferror@plt+0x59e0>
  4078d4:	ldr	x0, [sp, #240]
  4078d8:	bl	401b30 <strlen@plt>
  4078dc:	str	x0, [sp, #144]
  4078e0:	ldr	x0, [sp, #240]
  4078e4:	str	x0, [sp, #160]
  4078e8:	mov	w0, #0x1                   	// #1
  4078ec:	str	w0, [sp, #132]
  4078f0:	b	407978 <ferror@plt+0x5978>
  4078f4:	cmp	w23, #0x2
  4078f8:	b.eq	407a4c <ferror@plt+0x5a4c>  // b.none
  4078fc:	b.ls	40790c <ferror@plt+0x590c>  // b.plast
  407900:	mov	w0, #0x1                   	// #1
  407904:	str	w0, [sp, #132]
  407908:	b	407918 <ferror@plt+0x5918>
  40790c:	cbz	w23, 407a74 <ferror@plt+0x5a74>
  407910:	cmp	w23, #0x1
  407914:	b.ne	407a70 <ferror@plt+0x5a70>  // b.any
  407918:	mov	w0, #0x1                   	// #1
  40791c:	str	w0, [sp, #112]
  407920:	mov	x0, #0x1                   	// #1
  407924:	str	x0, [sp, #144]
  407928:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40792c:	add	x0, x0, #0x920
  407930:	str	x0, [sp, #160]
  407934:	mov	x27, #0x0                   	// #0
  407938:	mov	w23, #0x2                   	// #2
  40793c:	b	407978 <ferror@plt+0x5978>
  407940:	cmp	w23, #0x5
  407944:	b.eq	407980 <ferror@plt+0x5980>  // b.none
  407948:	cmp	w23, #0x6
  40794c:	b.ne	407a70 <ferror@plt+0x5a70>  // b.any
  407950:	mov	w0, #0x1                   	// #1
  407954:	str	w0, [sp, #112]
  407958:	str	w0, [sp, #132]
  40795c:	mov	x0, #0x1                   	// #1
  407960:	str	x0, [sp, #144]
  407964:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407968:	add	x0, x0, #0x8f8
  40796c:	str	x0, [sp, #160]
  407970:	mov	x27, #0x0                   	// #0
  407974:	mov	w23, #0x5                   	// #5
  407978:	mov	x24, #0x0                   	// #0
  40797c:	b	40846c <ferror@plt+0x646c>
  407980:	ldr	w0, [sp, #112]
  407984:	cbnz	w0, 407a94 <ferror@plt+0x5a94>
  407988:	cbz	x26, 407ab8 <ferror@plt+0x5ab8>
  40798c:	mov	w0, #0x22                  	// #34
  407990:	strb	w0, [x28]
  407994:	mov	w0, #0x1                   	// #1
  407998:	str	w0, [sp, #132]
  40799c:	mov	x27, #0x1                   	// #1
  4079a0:	str	x27, [sp, #144]
  4079a4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4079a8:	add	x0, x0, #0x8f8
  4079ac:	str	x0, [sp, #160]
  4079b0:	b	407978 <ferror@plt+0x5978>
  4079b4:	mov	w1, w23
  4079b8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4079bc:	add	x0, x0, #0x928
  4079c0:	bl	4076c8 <ferror@plt+0x56c8>
  4079c4:	str	x0, [sp, #200]
  4079c8:	mov	w1, w23
  4079cc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4079d0:	add	x0, x0, #0x920
  4079d4:	bl	4076c8 <ferror@plt+0x56c8>
  4079d8:	str	x0, [sp, #240]
  4079dc:	b	4078c8 <ferror@plt+0x58c8>
  4079e0:	ldr	x1, [sp, #200]
  4079e4:	ldrb	w0, [x1]
  4079e8:	cbnz	w0, 407a00 <ferror@plt+0x5a00>
  4079ec:	mov	x27, #0x0                   	// #0
  4079f0:	b	4078d4 <ferror@plt+0x58d4>
  4079f4:	add	x27, x27, #0x1
  4079f8:	ldrb	w0, [x1, x27]
  4079fc:	cbz	w0, 4078d4 <ferror@plt+0x58d4>
  407a00:	cmp	x26, x27
  407a04:	b.ls	4079f4 <ferror@plt+0x59f4>  // b.plast
  407a08:	strb	w0, [x28, x27]
  407a0c:	b	4079f4 <ferror@plt+0x59f4>
  407a10:	ldr	w0, [sp, #112]
  407a14:	cbnz	w0, 407918 <ferror@plt+0x5918>
  407a18:	mov	w0, #0x1                   	// #1
  407a1c:	str	w0, [sp, #132]
  407a20:	cbz	x26, 407ad8 <ferror@plt+0x5ad8>
  407a24:	mov	w0, #0x27                  	// #39
  407a28:	strb	w0, [x28]
  407a2c:	str	wzr, [sp, #112]
  407a30:	mov	x27, #0x1                   	// #1
  407a34:	str	x27, [sp, #144]
  407a38:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407a3c:	add	x0, x0, #0x920
  407a40:	str	x0, [sp, #160]
  407a44:	mov	w23, #0x2                   	// #2
  407a48:	b	407978 <ferror@plt+0x5978>
  407a4c:	ldr	w0, [sp, #112]
  407a50:	cbz	w0, 407a20 <ferror@plt+0x5a20>
  407a54:	mov	x0, #0x1                   	// #1
  407a58:	str	x0, [sp, #144]
  407a5c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407a60:	add	x0, x0, #0x920
  407a64:	str	x0, [sp, #160]
  407a68:	mov	x27, #0x0                   	// #0
  407a6c:	b	407978 <ferror@plt+0x5978>
  407a70:	bl	401dc0 <abort@plt>
  407a74:	str	wzr, [sp, #112]
  407a78:	mov	x27, #0x0                   	// #0
  407a7c:	b	407978 <ferror@plt+0x5978>
  407a80:	str	wzr, [sp, #112]
  407a84:	mov	w0, #0x1                   	// #1
  407a88:	str	w0, [sp, #132]
  407a8c:	mov	x27, #0x0                   	// #0
  407a90:	b	407978 <ferror@plt+0x5978>
  407a94:	ldr	w0, [sp, #112]
  407a98:	str	w0, [sp, #132]
  407a9c:	mov	x0, #0x1                   	// #1
  407aa0:	str	x0, [sp, #144]
  407aa4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407aa8:	add	x0, x0, #0x8f8
  407aac:	str	x0, [sp, #160]
  407ab0:	mov	x27, #0x0                   	// #0
  407ab4:	b	407978 <ferror@plt+0x5978>
  407ab8:	mov	w0, #0x1                   	// #1
  407abc:	str	w0, [sp, #132]
  407ac0:	mov	x27, #0x1                   	// #1
  407ac4:	str	x27, [sp, #144]
  407ac8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407acc:	add	x0, x0, #0x8f8
  407ad0:	str	x0, [sp, #160]
  407ad4:	b	407978 <ferror@plt+0x5978>
  407ad8:	str	wzr, [sp, #112]
  407adc:	mov	x27, #0x1                   	// #1
  407ae0:	str	x27, [sp, #144]
  407ae4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407ae8:	add	x0, x0, #0x920
  407aec:	str	x0, [sp, #160]
  407af0:	mov	w23, #0x2                   	// #2
  407af4:	b	407978 <ferror@plt+0x5978>
  407af8:	ldr	x0, [sp, #144]
  407afc:	add	x20, x24, x0
  407b00:	cmp	x0, #0x1
  407b04:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  407b08:	b.ne	407b18 <ferror@plt+0x5b18>  // b.any
  407b0c:	ldr	x0, [sp, #136]
  407b10:	bl	401b30 <strlen@plt>
  407b14:	mov	x25, x0
  407b18:	cmp	x20, x25
  407b1c:	b.hi	408748 <ferror@plt+0x6748>  // b.pmore
  407b20:	ldr	x0, [sp, #136]
  407b24:	add	x20, x0, x24
  407b28:	ldr	x2, [sp, #144]
  407b2c:	ldr	x1, [sp, #160]
  407b30:	mov	x0, x20
  407b34:	bl	401de0 <memcmp@plt>
  407b38:	cbnz	w0, 408748 <ferror@plt+0x6748>
  407b3c:	ldr	w0, [sp, #112]
  407b40:	cbnz	w0, 407b68 <ferror@plt+0x5b68>
  407b44:	ldrb	w20, [x20]
  407b48:	cmp	w20, #0x7e
  407b4c:	b.hi	408034 <ferror@plt+0x6034>  // b.pmore
  407b50:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407b54:	add	x0, x0, #0x998
  407b58:	ldrh	w0, [x0, w20, uxtw #1]
  407b5c:	adr	x1, 407b68 <ferror@plt+0x5b68>
  407b60:	add	x0, x1, w0, sxth #2
  407b64:	br	x0
  407b68:	mov	x24, x25
  407b6c:	mov	w25, w23
  407b70:	b	4086d0 <ferror@plt+0x66d0>
  407b74:	ldr	w0, [sp, #132]
  407b78:	cbnz	w0, 407b94 <ferror@plt+0x5b94>
  407b7c:	ldr	x0, [sp, #184]
  407b80:	tbnz	w0, #0, 408468 <ferror@plt+0x6468>
  407b84:	ldr	w0, [sp, #132]
  407b88:	mov	w22, w0
  407b8c:	mov	w19, w0
  407b90:	b	4083a8 <ferror@plt+0x63a8>
  407b94:	ldr	w0, [sp, #112]
  407b98:	cbnz	w0, 408684 <ferror@plt+0x6684>
  407b9c:	mov	w22, w0
  407ba0:	cmp	w23, #0x2
  407ba4:	cset	w1, eq  // eq = none
  407ba8:	ldr	w0, [sp, #124]
  407bac:	eor	w0, w0, #0x1
  407bb0:	ands	w0, w1, w0
  407bb4:	b.eq	407c18 <ferror@plt+0x5c18>  // b.none
  407bb8:	cmp	x26, x27
  407bbc:	b.ls	407bc8 <ferror@plt+0x5bc8>  // b.plast
  407bc0:	mov	w1, #0x27                  	// #39
  407bc4:	strb	w1, [x28, x27]
  407bc8:	add	x1, x27, #0x1
  407bcc:	cmp	x26, x1
  407bd0:	b.ls	407bdc <ferror@plt+0x5bdc>  // b.plast
  407bd4:	mov	w2, #0x24                  	// #36
  407bd8:	strb	w2, [x28, x1]
  407bdc:	add	x1, x27, #0x2
  407be0:	cmp	x26, x1
  407be4:	b.ls	407bf0 <ferror@plt+0x5bf0>  // b.plast
  407be8:	mov	w2, #0x27                  	// #39
  407bec:	strb	w2, [x28, x1]
  407bf0:	add	x1, x27, #0x3
  407bf4:	cmp	x26, x1
  407bf8:	b.ls	408734 <ferror@plt+0x6734>  // b.plast
  407bfc:	mov	w2, #0x5c                  	// #92
  407c00:	strb	w2, [x28, x1]
  407c04:	add	x27, x27, #0x4
  407c08:	str	w0, [sp, #124]
  407c0c:	mov	w19, #0x0                   	// #0
  407c10:	mov	w20, #0x30                  	// #48
  407c14:	b	4083d0 <ferror@plt+0x63d0>
  407c18:	cmp	x26, x27
  407c1c:	b.hi	407c3c <ferror@plt+0x5c3c>  // b.pmore
  407c20:	add	x2, x27, #0x1
  407c24:	cbnz	w21, 407c4c <ferror@plt+0x5c4c>
  407c28:	mov	w0, w19
  407c2c:	mov	w19, w21
  407c30:	mov	x27, x2
  407c34:	mov	w20, #0x30                  	// #48
  407c38:	b	4083a8 <ferror@plt+0x63a8>
  407c3c:	mov	w1, #0x5c                  	// #92
  407c40:	strb	w1, [x28, x27]
  407c44:	add	x2, x27, #0x1
  407c48:	cbz	w21, 407c88 <ferror@plt+0x5c88>
  407c4c:	add	x1, x24, #0x1
  407c50:	cmp	x1, x25
  407c54:	b.cs	407c70 <ferror@plt+0x5c70>  // b.hs, b.nlast
  407c58:	ldr	x3, [sp, #136]
  407c5c:	ldrb	w1, [x3, x1]
  407c60:	sub	w1, w1, #0x30
  407c64:	and	w1, w1, #0xff
  407c68:	cmp	w1, #0x9
  407c6c:	b.ls	407c9c <ferror@plt+0x5c9c>  // b.plast
  407c70:	mov	w1, w0
  407c74:	mov	w0, w19
  407c78:	mov	w19, w1
  407c7c:	mov	x27, x2
  407c80:	mov	w20, #0x30                  	// #48
  407c84:	b	4083b8 <ferror@plt+0x63b8>
  407c88:	mov	w0, w19
  407c8c:	mov	w19, w21
  407c90:	mov	x27, x2
  407c94:	mov	w20, #0x30                  	// #48
  407c98:	b	4083d0 <ferror@plt+0x63d0>
  407c9c:	cmp	x26, x2
  407ca0:	b.ls	407cac <ferror@plt+0x5cac>  // b.plast
  407ca4:	mov	w1, #0x30                  	// #48
  407ca8:	strb	w1, [x28, x2]
  407cac:	add	x1, x27, #0x2
  407cb0:	cmp	x26, x1
  407cb4:	b.ls	407cc0 <ferror@plt+0x5cc0>  // b.plast
  407cb8:	mov	w2, #0x30                  	// #48
  407cbc:	strb	w2, [x28, x1]
  407cc0:	add	x2, x27, #0x3
  407cc4:	b	407c70 <ferror@plt+0x5c70>
  407cc8:	mov	w22, #0x0                   	// #0
  407ccc:	cmp	w23, #0x2
  407cd0:	b.eq	407cec <ferror@plt+0x5cec>  // b.none
  407cd4:	cmp	w23, #0x5
  407cd8:	b.eq	407d00 <ferror@plt+0x5d00>  // b.none
  407cdc:	mov	w19, #0x0                   	// #0
  407ce0:	mov	w0, #0x0                   	// #0
  407ce4:	mov	w20, #0x3f                  	// #63
  407ce8:	b	4083a8 <ferror@plt+0x63a8>
  407cec:	ldr	w0, [sp, #112]
  407cf0:	cbnz	w0, 408690 <ferror@plt+0x6690>
  407cf4:	mov	w19, w0
  407cf8:	mov	w20, #0x3f                  	// #63
  407cfc:	b	40801c <ferror@plt+0x601c>
  407d00:	ldr	x0, [sp, #184]
  407d04:	tbz	w0, #2, 4084d0 <ferror@plt+0x64d0>
  407d08:	add	x4, x24, #0x2
  407d0c:	cmp	x4, x25
  407d10:	b.cs	4084e0 <ferror@plt+0x64e0>  // b.hs, b.nlast
  407d14:	ldr	x0, [sp, #136]
  407d18:	add	x0, x0, x24
  407d1c:	ldrb	w20, [x0, #1]
  407d20:	cmp	w20, #0x3f
  407d24:	b.eq	407d38 <ferror@plt+0x5d38>  // b.none
  407d28:	mov	w19, #0x0                   	// #0
  407d2c:	mov	w0, #0x0                   	// #0
  407d30:	mov	w20, #0x3f                  	// #63
  407d34:	b	4083a8 <ferror@plt+0x63a8>
  407d38:	ldr	x0, [sp, #136]
  407d3c:	ldrb	w3, [x0, x4]
  407d40:	cmp	w3, #0x3e
  407d44:	b.hi	4084f0 <ferror@plt+0x64f0>  // b.pmore
  407d48:	mov	x1, #0x1                   	// #1
  407d4c:	lsl	x1, x1, x3
  407d50:	mov	w19, #0x0                   	// #0
  407d54:	mov	w0, #0x0                   	// #0
  407d58:	mov	x2, #0xa38200000000        	// #179778741075968
  407d5c:	movk	x2, #0x7000, lsl #48
  407d60:	tst	x1, x2
  407d64:	b.eq	4083a8 <ferror@plt+0x63a8>  // b.none
  407d68:	ldr	w0, [sp, #112]
  407d6c:	cbnz	w0, 408728 <ferror@plt+0x6728>
  407d70:	cmp	x26, x27
  407d74:	b.ls	407d80 <ferror@plt+0x5d80>  // b.plast
  407d78:	mov	w0, #0x3f                  	// #63
  407d7c:	strb	w0, [x28, x27]
  407d80:	add	x0, x27, #0x1
  407d84:	cmp	x26, x0
  407d88:	b.ls	407d94 <ferror@plt+0x5d94>  // b.plast
  407d8c:	mov	w1, #0x22                  	// #34
  407d90:	strb	w1, [x28, x0]
  407d94:	add	x0, x27, #0x2
  407d98:	cmp	x26, x0
  407d9c:	b.ls	407da8 <ferror@plt+0x5da8>  // b.plast
  407da0:	mov	w1, #0x22                  	// #34
  407da4:	strb	w1, [x28, x0]
  407da8:	add	x0, x27, #0x3
  407dac:	cmp	x26, x0
  407db0:	b.ls	407dbc <ferror@plt+0x5dbc>  // b.plast
  407db4:	mov	w1, #0x3f                  	// #63
  407db8:	strb	w1, [x28, x0]
  407dbc:	add	x27, x27, #0x4
  407dc0:	ldr	w0, [sp, #112]
  407dc4:	mov	w19, w0
  407dc8:	mov	w20, w3
  407dcc:	mov	x24, x4
  407dd0:	b	4083a8 <ferror@plt+0x63a8>
  407dd4:	mov	w22, #0x0                   	// #0
  407dd8:	mov	w20, #0x8                   	// #8
  407ddc:	mov	w0, #0x62                  	// #98
  407de0:	b	407e10 <ferror@plt+0x5e10>
  407de4:	mov	w22, #0x0                   	// #0
  407de8:	mov	w20, #0xc                   	// #12
  407dec:	mov	w0, #0x66                  	// #102
  407df0:	b	407e10 <ferror@plt+0x5e10>
  407df4:	mov	w22, #0x0                   	// #0
  407df8:	mov	w20, #0xd                   	// #13
  407dfc:	mov	w0, #0x72                  	// #114
  407e00:	ldr	w1, [sp, #112]
  407e04:	cmp	w1, #0x0
  407e08:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  407e0c:	b.eq	407ee8 <ferror@plt+0x5ee8>  // b.none
  407e10:	ldr	w1, [sp, #132]
  407e14:	cbnz	w1, 408524 <ferror@plt+0x6524>
  407e18:	mov	w19, w1
  407e1c:	mov	w0, w1
  407e20:	b	4083a8 <ferror@plt+0x63a8>
  407e24:	mov	w22, #0x0                   	// #0
  407e28:	mov	w20, #0x9                   	// #9
  407e2c:	mov	w0, #0x74                  	// #116
  407e30:	b	407e00 <ferror@plt+0x5e00>
  407e34:	mov	w22, #0x0                   	// #0
  407e38:	mov	w20, #0xb                   	// #11
  407e3c:	mov	w0, #0x76                  	// #118
  407e40:	b	407e10 <ferror@plt+0x5e10>
  407e44:	mov	w22, #0x0                   	// #0
  407e48:	cmp	w23, #0x2
  407e4c:	b.eq	407e78 <ferror@plt+0x5e78>  // b.none
  407e50:	ldr	w0, [sp, #132]
  407e54:	cmp	w0, #0x0
  407e58:	ldr	w0, [sp, #112]
  407e5c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407e60:	ldr	w0, [sp, #176]
  407e64:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407e68:	b.ne	40853c <ferror@plt+0x653c>  // b.any
  407e6c:	mov	w20, #0x5c                  	// #92
  407e70:	mov	w0, w20
  407e74:	b	407e10 <ferror@plt+0x5e10>
  407e78:	ldr	w0, [sp, #112]
  407e7c:	cbnz	w0, 40869c <ferror@plt+0x669c>
  407e80:	mov	w19, w0
  407e84:	mov	w20, #0x5c                  	// #92
  407e88:	eor	w0, w0, #0x1
  407e8c:	ldr	w1, [sp, #124]
  407e90:	and	w0, w1, w0
  407e94:	tst	w0, #0xff
  407e98:	b.eq	408448 <ferror@plt+0x6448>  // b.none
  407e9c:	cmp	x26, x27
  407ea0:	b.ls	407eac <ferror@plt+0x5eac>  // b.plast
  407ea4:	mov	w0, #0x27                  	// #39
  407ea8:	strb	w0, [x28, x27]
  407eac:	add	x0, x27, #0x1
  407eb0:	cmp	x26, x0
  407eb4:	b.ls	407ec0 <ferror@plt+0x5ec0>  // b.plast
  407eb8:	mov	w1, #0x27                  	// #39
  407ebc:	strb	w1, [x28, x0]
  407ec0:	add	x27, x27, #0x2
  407ec4:	str	wzr, [sp, #124]
  407ec8:	b	408448 <ferror@plt+0x6448>
  407ecc:	mov	w0, #0x6e                  	// #110
  407ed0:	b	407e00 <ferror@plt+0x5e00>
  407ed4:	mov	w0, #0x6e                  	// #110
  407ed8:	b	407e00 <ferror@plt+0x5e00>
  407edc:	mov	w22, #0x0                   	// #0
  407ee0:	mov	w0, #0x6e                  	// #110
  407ee4:	b	407e00 <ferror@plt+0x5e00>
  407ee8:	mov	x24, x25
  407eec:	mov	w25, #0x2                   	// #2
  407ef0:	b	4086bc <ferror@plt+0x66bc>
  407ef4:	mov	w0, #0x61                  	// #97
  407ef8:	b	407e10 <ferror@plt+0x5e10>
  407efc:	mov	w0, #0x61                  	// #97
  407f00:	b	407e10 <ferror@plt+0x5e10>
  407f04:	mov	w22, #0x0                   	// #0
  407f08:	cmp	x25, #0x1
  407f0c:	cset	w0, ne  // ne = any
  407f10:	cmn	x25, #0x1
  407f14:	b.eq	407f2c <ferror@plt+0x5f2c>  // b.none
  407f18:	cbnz	w0, 4084fc <ferror@plt+0x64fc>
  407f1c:	cbz	x24, 407f54 <ferror@plt+0x5f54>
  407f20:	mov	w19, #0x0                   	// #0
  407f24:	mov	w0, #0x0                   	// #0
  407f28:	b	4083a8 <ferror@plt+0x63a8>
  407f2c:	ldr	x0, [sp, #136]
  407f30:	ldrb	w0, [x0, #1]
  407f34:	cmp	w0, #0x0
  407f38:	cset	w0, ne  // ne = any
  407f3c:	b	407f18 <ferror@plt+0x5f18>
  407f40:	mov	w22, #0x0                   	// #0
  407f44:	b	407f1c <ferror@plt+0x5f1c>
  407f48:	mov	w22, #0x0                   	// #0
  407f4c:	b	407f54 <ferror@plt+0x5f54>
  407f50:	mov	w19, w22
  407f54:	cmp	w23, #0x2
  407f58:	cset	w0, eq  // eq = none
  407f5c:	ldr	w1, [sp, #112]
  407f60:	ands	w0, w1, w0
  407f64:	b.eq	4083a8 <ferror@plt+0x63a8>  // b.none
  407f68:	mov	x24, x25
  407f6c:	mov	w25, #0x2                   	// #2
  407f70:	b	4086bc <ferror@plt+0x66bc>
  407f74:	ldr	w19, [sp, #112]
  407f78:	b	407f54 <ferror@plt+0x5f54>
  407f7c:	mov	w22, #0x0                   	// #0
  407f80:	mov	w19, #0x0                   	// #0
  407f84:	b	407f54 <ferror@plt+0x5f54>
  407f88:	mov	w22, #0x0                   	// #0
  407f8c:	cmp	w23, #0x2
  407f90:	b.eq	407fa4 <ferror@plt+0x5fa4>  // b.none
  407f94:	str	w19, [sp, #180]
  407f98:	mov	w0, #0x0                   	// #0
  407f9c:	mov	w20, #0x27                  	// #39
  407fa0:	b	4083a8 <ferror@plt+0x63a8>
  407fa4:	ldr	w0, [sp, #112]
  407fa8:	cbnz	w0, 4086a8 <ferror@plt+0x66a8>
  407fac:	cmp	x26, #0x0
  407fb0:	mov	x0, #0x0                   	// #0
  407fb4:	ldr	x1, [sp, #192]
  407fb8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  407fbc:	b.eq	407fec <ferror@plt+0x5fec>  // b.none
  407fc0:	cmp	x26, x27
  407fc4:	b.ls	407fd0 <ferror@plt+0x5fd0>  // b.plast
  407fc8:	mov	w0, #0x27                  	// #39
  407fcc:	strb	w0, [x28, x27]
  407fd0:	add	x0, x27, #0x1
  407fd4:	cmp	x26, x0
  407fd8:	b.ls	408024 <ferror@plt+0x6024>  // b.plast
  407fdc:	mov	w1, #0x5c                  	// #92
  407fe0:	strb	w1, [x28, x0]
  407fe4:	mov	x0, x26
  407fe8:	ldr	x26, [sp, #192]
  407fec:	add	x1, x27, #0x2
  407ff0:	cmp	x1, x0
  407ff4:	b.cs	408000 <ferror@plt+0x6000>  // b.hs, b.nlast
  407ff8:	mov	w2, #0x27                  	// #39
  407ffc:	strb	w2, [x28, x1]
  408000:	add	x27, x27, #0x3
  408004:	str	w19, [sp, #180]
  408008:	ldr	w1, [sp, #112]
  40800c:	str	w1, [sp, #124]
  408010:	str	x26, [sp, #192]
  408014:	mov	x26, x0
  408018:	mov	w20, #0x27                  	// #39
  40801c:	mov	w0, #0x0                   	// #0
  408020:	b	4083d0 <ferror@plt+0x63d0>
  408024:	mov	x0, x26
  408028:	ldr	x26, [sp, #192]
  40802c:	b	407fec <ferror@plt+0x5fec>
  408030:	mov	w22, #0x0                   	// #0
  408034:	ldr	x0, [sp, #168]
  408038:	cmp	x0, #0x1
  40803c:	b.ne	408078 <ferror@plt+0x6078>  // b.any
  408040:	bl	401e30 <__ctype_b_loc@plt>
  408044:	and	x1, x20, #0xff
  408048:	ldr	x0, [x0]
  40804c:	ldrh	w19, [x0, x1, lsl #1]
  408050:	ubfx	x19, x19, #14, #1
  408054:	ldr	x0, [sp, #168]
  408058:	mov	x2, x0
  40805c:	eor	w0, w19, #0x1
  408060:	ldr	w1, [sp, #132]
  408064:	and	w0, w1, w0
  408068:	ands	w0, w0, #0xff
  40806c:	b.eq	4083a8 <ferror@plt+0x63a8>  // b.none
  408070:	mov	w19, #0x0                   	// #0
  408074:	b	408224 <ferror@plt+0x6224>
  408078:	str	xzr, [sp, #232]
  40807c:	cmn	x25, #0x1
  408080:	b.eq	4080a4 <ferror@plt+0x60a4>  // b.none
  408084:	mov	x0, #0x0                   	// #0
  408088:	str	w21, [sp, #176]
  40808c:	str	w20, [sp, #208]
  408090:	str	w22, [sp, #212]
  408094:	mov	x22, x0
  408098:	str	x27, [sp, #216]
  40809c:	ldr	w27, [sp, #112]
  4080a0:	b	408174 <ferror@plt+0x6174>
  4080a4:	ldr	x0, [sp, #136]
  4080a8:	bl	401b30 <strlen@plt>
  4080ac:	mov	x25, x0
  4080b0:	b	408084 <ferror@plt+0x6084>
  4080b4:	ldr	w20, [sp, #208]
  4080b8:	mov	x2, x22
  4080bc:	mov	x0, x21
  4080c0:	ldr	w21, [sp, #176]
  4080c4:	ldr	w22, [sp, #212]
  4080c8:	ldr	x27, [sp, #216]
  4080cc:	mov	w19, #0x0                   	// #0
  4080d0:	cmp	x0, x25
  4080d4:	b.cs	40821c <ferror@plt+0x621c>  // b.hs, b.nlast
  4080d8:	mov	x1, x2
  4080dc:	ldr	x2, [sp, #136]
  4080e0:	ldrb	w0, [x2, x0]
  4080e4:	cbz	w0, 408104 <ferror@plt+0x6104>
  4080e8:	add	x1, x1, #0x1
  4080ec:	add	x0, x24, x1
  4080f0:	cmp	x25, x0
  4080f4:	b.hi	4080e0 <ferror@plt+0x60e0>  // b.pmore
  4080f8:	mov	x2, x1
  4080fc:	mov	w19, #0x0                   	// #0
  408100:	b	40821c <ferror@plt+0x621c>
  408104:	mov	x2, x1
  408108:	mov	w19, #0x0                   	// #0
  40810c:	b	40821c <ferror@plt+0x621c>
  408110:	add	x1, x1, #0x1
  408114:	cmp	x1, x21
  408118:	b.eq	408154 <ferror@plt+0x6154>  // b.none
  40811c:	ldrb	w0, [x1]
  408120:	sub	w0, w0, #0x5b
  408124:	and	w0, w0, #0xff
  408128:	cmp	w0, #0x21
  40812c:	b.hi	408110 <ferror@plt+0x6110>  // b.pmore
  408130:	mov	x2, #0x1                   	// #1
  408134:	lsl	x0, x2, x0
  408138:	mov	x2, #0x2b                  	// #43
  40813c:	movk	x2, #0x2, lsl #32
  408140:	tst	x0, x2
  408144:	b.eq	408110 <ferror@plt+0x6110>  // b.none
  408148:	mov	x24, x25
  40814c:	mov	w25, #0x2                   	// #2
  408150:	b	4086bc <ferror@plt+0x66bc>
  408154:	ldr	w0, [sp, #228]
  408158:	bl	401f80 <iswprint@plt>
  40815c:	cmp	w0, #0x0
  408160:	csel	w19, w19, wzr, ne  // ne = any
  408164:	add	x22, x22, x20
  408168:	add	x0, sp, #0xe8
  40816c:	bl	401dd0 <mbsinit@plt>
  408170:	cbnz	w0, 4081d4 <ferror@plt+0x61d4>
  408174:	add	x21, x24, x22
  408178:	add	x3, sp, #0xe8
  40817c:	sub	x2, x25, x21
  408180:	ldr	x0, [sp, #136]
  408184:	add	x1, x0, x21
  408188:	add	x0, sp, #0xe4
  40818c:	bl	40a20c <ferror@plt+0x820c>
  408190:	mov	x20, x0
  408194:	cbz	x0, 408208 <ferror@plt+0x6208>
  408198:	cmn	x0, #0x1
  40819c:	b.eq	4081ec <ferror@plt+0x61ec>  // b.none
  4081a0:	cmn	x0, #0x2
  4081a4:	b.eq	4080b4 <ferror@plt+0x60b4>  // b.none
  4081a8:	cmp	w27, #0x0
  4081ac:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  4081b0:	b.ne	408154 <ferror@plt+0x6154>  // b.any
  4081b4:	cmp	x0, #0x1
  4081b8:	b.ls	408154 <ferror@plt+0x6154>  // b.plast
  4081bc:	add	x1, x21, #0x1
  4081c0:	ldr	x0, [sp, #136]
  4081c4:	add	x1, x0, x1
  4081c8:	add	x0, x0, x20
  4081cc:	add	x21, x0, x21
  4081d0:	b	40811c <ferror@plt+0x611c>
  4081d4:	ldr	w21, [sp, #176]
  4081d8:	ldr	w20, [sp, #208]
  4081dc:	mov	x2, x22
  4081e0:	ldr	w22, [sp, #212]
  4081e4:	ldr	x27, [sp, #216]
  4081e8:	b	40821c <ferror@plt+0x621c>
  4081ec:	ldr	w21, [sp, #176]
  4081f0:	ldr	w20, [sp, #208]
  4081f4:	mov	x2, x22
  4081f8:	ldr	w22, [sp, #212]
  4081fc:	ldr	x27, [sp, #216]
  408200:	mov	w19, #0x0                   	// #0
  408204:	b	40821c <ferror@plt+0x621c>
  408208:	ldr	w21, [sp, #176]
  40820c:	ldr	w20, [sp, #208]
  408210:	mov	x2, x22
  408214:	ldr	w22, [sp, #212]
  408218:	ldr	x27, [sp, #216]
  40821c:	cmp	x2, #0x1
  408220:	b.ls	40805c <ferror@plt+0x605c>  // b.plast
  408224:	add	x5, x24, x2
  408228:	mov	w0, #0x0                   	// #0
  40822c:	eor	w1, w19, #0x1
  408230:	ldr	w2, [sp, #132]
  408234:	and	w1, w2, w1
  408238:	and	w1, w1, #0xff
  40823c:	mov	w3, w1
  408240:	mov	w6, #0x5c                  	// #92
  408244:	mov	w7, #0x24                  	// #36
  408248:	ldr	w9, [sp, #112]
  40824c:	ldr	w4, [sp, #124]
  408250:	ldr	x8, [sp, #136]
  408254:	b	4082d0 <ferror@plt+0x62d0>
  408258:	cbz	w22, 40826c <ferror@plt+0x626c>
  40825c:	cmp	x26, x27
  408260:	b.ls	408268 <ferror@plt+0x6268>  // b.plast
  408264:	strb	w6, [x28, x27]
  408268:	add	x27, x27, #0x1
  40826c:	add	x2, x24, #0x1
  408270:	cmp	x2, x5
  408274:	b.cs	408388 <ferror@plt+0x6388>  // b.hs, b.nlast
  408278:	eor	w22, w0, #0x1
  40827c:	and	w22, w4, w22
  408280:	ands	w22, w22, #0xff
  408284:	b.eq	40839c <ferror@plt+0x639c>  // b.none
  408288:	cmp	x26, x27
  40828c:	b.ls	408298 <ferror@plt+0x6298>  // b.plast
  408290:	mov	w4, #0x27                  	// #39
  408294:	strb	w4, [x28, x27]
  408298:	add	x4, x27, #0x1
  40829c:	cmp	x26, x4
  4082a0:	b.ls	4082ac <ferror@plt+0x62ac>  // b.plast
  4082a4:	mov	w10, #0x27                  	// #39
  4082a8:	strb	w10, [x28, x4]
  4082ac:	add	x27, x27, #0x2
  4082b0:	mov	w22, w3
  4082b4:	mov	x24, x2
  4082b8:	mov	w4, w3
  4082bc:	cmp	x26, x27
  4082c0:	b.ls	4082c8 <ferror@plt+0x62c8>  // b.plast
  4082c4:	strb	w20, [x28, x27]
  4082c8:	add	x27, x27, #0x1
  4082cc:	ldrb	w20, [x8, x24]
  4082d0:	cbz	w1, 408258 <ferror@plt+0x6258>
  4082d4:	cbnz	w9, 408664 <ferror@plt+0x6664>
  4082d8:	cmp	w23, #0x2
  4082dc:	cset	w0, eq  // eq = none
  4082e0:	eor	w2, w4, #0x1
  4082e4:	ands	w0, w0, w2
  4082e8:	b.eq	408328 <ferror@plt+0x6328>  // b.none
  4082ec:	cmp	x26, x27
  4082f0:	b.ls	4082fc <ferror@plt+0x62fc>  // b.plast
  4082f4:	mov	w2, #0x27                  	// #39
  4082f8:	strb	w2, [x28, x27]
  4082fc:	add	x2, x27, #0x1
  408300:	cmp	x26, x2
  408304:	b.ls	40830c <ferror@plt+0x630c>  // b.plast
  408308:	strb	w7, [x28, x2]
  40830c:	add	x2, x27, #0x2
  408310:	cmp	x26, x2
  408314:	b.ls	408320 <ferror@plt+0x6320>  // b.plast
  408318:	mov	w4, #0x27                  	// #39
  40831c:	strb	w4, [x28, x2]
  408320:	add	x27, x27, #0x3
  408324:	mov	w4, w0
  408328:	cmp	x26, x27
  40832c:	b.ls	408334 <ferror@plt+0x6334>  // b.plast
  408330:	strb	w6, [x28, x27]
  408334:	add	x0, x27, #0x1
  408338:	cmp	x26, x0
  40833c:	b.ls	40834c <ferror@plt+0x634c>  // b.plast
  408340:	lsr	w2, w20, #6
  408344:	add	w2, w2, #0x30
  408348:	strb	w2, [x28, x0]
  40834c:	add	x0, x27, #0x2
  408350:	cmp	x26, x0
  408354:	b.ls	408364 <ferror@plt+0x6364>  // b.plast
  408358:	ubfx	x2, x20, #3, #3
  40835c:	add	w2, w2, #0x30
  408360:	strb	w2, [x28, x0]
  408364:	add	x27, x27, #0x3
  408368:	and	w20, w20, #0x7
  40836c:	add	w20, w20, #0x30
  408370:	add	x2, x24, #0x1
  408374:	cmp	x5, x2
  408378:	b.ls	408390 <ferror@plt+0x6390>  // b.plast
  40837c:	mov	w0, w3
  408380:	mov	x24, x2
  408384:	b	4082bc <ferror@plt+0x62bc>
  408388:	str	w4, [sp, #124]
  40838c:	b	407e88 <ferror@plt+0x5e88>
  408390:	str	w4, [sp, #124]
  408394:	mov	w0, w1
  408398:	b	407e88 <ferror@plt+0x5e88>
  40839c:	mov	x24, x2
  4083a0:	b	4082bc <ferror@plt+0x62bc>
  4083a4:	mov	w0, w22
  4083a8:	cmp	w21, #0x0
  4083ac:	ldr	w1, [sp, #112]
  4083b0:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  4083b4:	b.eq	4083d0 <ferror@plt+0x63d0>  // b.none
  4083b8:	ldr	x2, [sp, #152]
  4083bc:	cbz	x2, 4083d0 <ferror@plt+0x63d0>
  4083c0:	ubfx	x1, x20, #5, #8
  4083c4:	ldr	w1, [x2, x1, lsl #2]
  4083c8:	lsr	w1, w1, w20
  4083cc:	tbnz	w1, #0, 4083d4 <ferror@plt+0x63d4>
  4083d0:	cbz	w22, 407e88 <ferror@plt+0x5e88>
  4083d4:	ldr	w0, [sp, #112]
  4083d8:	cbnz	w0, 4086b4 <ferror@plt+0x66b4>
  4083dc:	cmp	w23, #0x2
  4083e0:	cset	w0, eq  // eq = none
  4083e4:	ldr	w1, [sp, #124]
  4083e8:	eor	w1, w1, #0x1
  4083ec:	ands	w0, w0, w1
  4083f0:	b.eq	408434 <ferror@plt+0x6434>  // b.none
  4083f4:	cmp	x26, x27
  4083f8:	b.ls	408404 <ferror@plt+0x6404>  // b.plast
  4083fc:	mov	w1, #0x27                  	// #39
  408400:	strb	w1, [x28, x27]
  408404:	add	x1, x27, #0x1
  408408:	cmp	x26, x1
  40840c:	b.ls	408418 <ferror@plt+0x6418>  // b.plast
  408410:	mov	w2, #0x24                  	// #36
  408414:	strb	w2, [x28, x1]
  408418:	add	x1, x27, #0x2
  40841c:	cmp	x26, x1
  408420:	b.ls	40842c <ferror@plt+0x642c>  // b.plast
  408424:	mov	w2, #0x27                  	// #39
  408428:	strb	w2, [x28, x1]
  40842c:	add	x27, x27, #0x3
  408430:	str	w0, [sp, #124]
  408434:	cmp	x26, x27
  408438:	b.ls	408444 <ferror@plt+0x6444>  // b.plast
  40843c:	mov	w0, #0x5c                  	// #92
  408440:	strb	w0, [x28, x27]
  408444:	add	x27, x27, #0x1
  408448:	cmp	x27, x26
  40844c:	b.cs	408454 <ferror@plt+0x6454>  // b.hs, b.nlast
  408450:	strb	w20, [x28, x27]
  408454:	add	x27, x27, #0x1
  408458:	cmp	w19, #0x0
  40845c:	ldr	w0, [sp, #128]
  408460:	csel	w0, w0, w19, ne  // ne = any
  408464:	str	w0, [sp, #128]
  408468:	add	x24, x24, #0x1
  40846c:	cmp	x25, x24
  408470:	cset	w19, ne  // ne = any
  408474:	cmn	x25, #0x1
  408478:	b.eq	40854c <ferror@plt+0x654c>  // b.none
  40847c:	cbz	w19, 408560 <ferror@plt+0x6560>
  408480:	cmp	w23, #0x2
  408484:	cset	w21, ne  // ne = any
  408488:	ldr	w0, [sp, #132]
  40848c:	and	w21, w0, w21
  408490:	ldr	x0, [sp, #144]
  408494:	cmp	x0, #0x0
  408498:	cset	w0, ne  // ne = any
  40849c:	str	w0, [sp, #176]
  4084a0:	csel	w22, w21, wzr, ne  // ne = any
  4084a4:	cbnz	w22, 407af8 <ferror@plt+0x5af8>
  4084a8:	ldr	x0, [sp, #136]
  4084ac:	ldrb	w20, [x0, x24]
  4084b0:	cmp	w20, #0x7e
  4084b4:	b.hi	408034 <ferror@plt+0x6034>  // b.pmore
  4084b8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4084bc:	add	x0, x0, #0xa98
  4084c0:	ldrh	w0, [x0, w20, uxtw #1]
  4084c4:	adr	x1, 4084d0 <ferror@plt+0x64d0>
  4084c8:	add	x0, x1, w0, sxth #2
  4084cc:	br	x0
  4084d0:	mov	w19, #0x0                   	// #0
  4084d4:	mov	w0, #0x0                   	// #0
  4084d8:	mov	w20, #0x3f                  	// #63
  4084dc:	b	4083a8 <ferror@plt+0x63a8>
  4084e0:	mov	w19, #0x0                   	// #0
  4084e4:	mov	w0, #0x0                   	// #0
  4084e8:	mov	w20, #0x3f                  	// #63
  4084ec:	b	4083a8 <ferror@plt+0x63a8>
  4084f0:	mov	w19, #0x0                   	// #0
  4084f4:	mov	w0, #0x0                   	// #0
  4084f8:	b	4083a8 <ferror@plt+0x63a8>
  4084fc:	mov	w19, #0x0                   	// #0
  408500:	mov	w0, #0x0                   	// #0
  408504:	b	4083a8 <ferror@plt+0x63a8>
  408508:	mov	w19, w22
  40850c:	ldr	w0, [sp, #112]
  408510:	b	4083a8 <ferror@plt+0x63a8>
  408514:	mov	w19, w22
  408518:	mov	w22, #0x0                   	// #0
  40851c:	mov	w0, #0x0                   	// #0
  408520:	b	4083a8 <ferror@plt+0x63a8>
  408524:	mov	w20, w0
  408528:	mov	w19, #0x0                   	// #0
  40852c:	b	4083d4 <ferror@plt+0x63d4>
  408530:	mov	w19, #0x0                   	// #0
  408534:	mov	w20, #0x61                  	// #97
  408538:	b	4083d4 <ferror@plt+0x63d4>
  40853c:	mov	w19, #0x0                   	// #0
  408540:	mov	w0, #0x0                   	// #0
  408544:	mov	w20, #0x5c                  	// #92
  408548:	b	407e88 <ferror@plt+0x5e88>
  40854c:	ldr	x0, [sp, #136]
  408550:	ldrb	w0, [x0, x24]
  408554:	cmp	w0, #0x0
  408558:	cset	w19, ne  // ne = any
  40855c:	b	40847c <ferror@plt+0x647c>
  408560:	cmp	w23, #0x2
  408564:	cset	w1, eq  // eq = none
  408568:	cmp	w1, #0x0
  40856c:	ldr	w0, [sp, #112]
  408570:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408574:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  408578:	b.eq	408678 <ferror@plt+0x6678>  // b.none
  40857c:	eor	w0, w0, #0x1
  408580:	and	w0, w0, #0xff
  408584:	cmp	w1, #0x0
  408588:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40858c:	cset	w1, ne  // ne = any
  408590:	ldr	w2, [sp, #180]
  408594:	ands	w1, w2, w1
  408598:	b.eq	40860c <ferror@plt+0x660c>  // b.none
  40859c:	ldr	w0, [sp, #128]
  4085a0:	cbnz	w0, 4085d4 <ferror@plt+0x65d4>
  4085a4:	cmp	x26, #0x0
  4085a8:	cset	w0, eq  // eq = none
  4085ac:	ldr	x2, [sp, #192]
  4085b0:	cmp	x2, #0x0
  4085b4:	csel	w0, w0, wzr, ne  // ne = any
  4085b8:	str	w0, [sp, #180]
  4085bc:	mov	w23, #0x2                   	// #2
  4085c0:	cbz	w0, 408608 <ferror@plt+0x6608>
  4085c4:	ldr	w0, [sp, #128]
  4085c8:	str	w0, [sp, #112]
  4085cc:	ldr	x26, [sp, #192]
  4085d0:	b	40789c <ferror@plt+0x589c>
  4085d4:	ldr	x0, [sp, #240]
  4085d8:	str	x0, [sp]
  4085dc:	ldr	x7, [sp, #200]
  4085e0:	ldr	x6, [sp, #152]
  4085e4:	ldr	w5, [sp, #184]
  4085e8:	mov	w4, #0x5                   	// #5
  4085ec:	mov	x3, x25
  4085f0:	ldr	x2, [sp, #136]
  4085f4:	ldr	x1, [sp, #192]
  4085f8:	mov	x0, x28
  4085fc:	bl	40781c <ferror@plt+0x581c>
  408600:	mov	x27, x0
  408604:	b	408704 <ferror@plt+0x6704>
  408608:	mov	w0, w1
  40860c:	ldr	x1, [sp, #160]
  408610:	cmp	x1, #0x0
  408614:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408618:	b.eq	408654 <ferror@plt+0x6654>  // b.none
  40861c:	mov	x0, x1
  408620:	ldrb	w2, [x1]
  408624:	cbz	w2, 408654 <ferror@plt+0x6654>
  408628:	mov	x1, x27
  40862c:	sub	x0, x0, x27
  408630:	b	408640 <ferror@plt+0x6640>
  408634:	add	x1, x1, #0x1
  408638:	ldrb	w2, [x0, x1]
  40863c:	cbz	w2, 408650 <ferror@plt+0x6650>
  408640:	cmp	x26, x1
  408644:	b.ls	408634 <ferror@plt+0x6634>  // b.plast
  408648:	strb	w2, [x28, x1]
  40864c:	b	408634 <ferror@plt+0x6634>
  408650:	mov	x27, x1
  408654:	cmp	x26, x27
  408658:	b.ls	408704 <ferror@plt+0x6704>  // b.plast
  40865c:	strb	wzr, [x28, x27]
  408660:	b	408704 <ferror@plt+0x6704>
  408664:	mov	x24, x25
  408668:	mov	w25, w23
  40866c:	ldr	w0, [sp, #112]
  408670:	str	w0, [sp, #132]
  408674:	b	4086bc <ferror@plt+0x66bc>
  408678:	mov	x24, x25
  40867c:	mov	w25, #0x2                   	// #2
  408680:	b	4086bc <ferror@plt+0x66bc>
  408684:	mov	x24, x25
  408688:	mov	w25, w23
  40868c:	b	4086bc <ferror@plt+0x66bc>
  408690:	mov	x24, x25
  408694:	mov	w25, w23
  408698:	b	4086bc <ferror@plt+0x66bc>
  40869c:	mov	x24, x25
  4086a0:	mov	w25, w23
  4086a4:	b	4086bc <ferror@plt+0x66bc>
  4086a8:	mov	x24, x25
  4086ac:	mov	w25, w23
  4086b0:	b	4086bc <ferror@plt+0x66bc>
  4086b4:	mov	x24, x25
  4086b8:	mov	w25, w23
  4086bc:	ldr	w0, [sp, #132]
  4086c0:	cmp	w0, #0x0
  4086c4:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4086c8:	mov	w0, #0x4                   	// #4
  4086cc:	csel	w25, w25, w0, ne  // ne = any
  4086d0:	ldr	x0, [sp, #240]
  4086d4:	str	x0, [sp]
  4086d8:	ldr	x7, [sp, #200]
  4086dc:	mov	x6, #0x0                   	// #0
  4086e0:	ldr	w0, [sp, #184]
  4086e4:	and	w5, w0, #0xfffffffd
  4086e8:	mov	w4, w25
  4086ec:	mov	x3, x24
  4086f0:	ldr	x2, [sp, #136]
  4086f4:	mov	x1, x26
  4086f8:	mov	x0, x28
  4086fc:	bl	40781c <ferror@plt+0x581c>
  408700:	mov	x27, x0
  408704:	mov	x0, x27
  408708:	ldp	x19, x20, [sp, #32]
  40870c:	ldp	x21, x22, [sp, #48]
  408710:	ldp	x23, x24, [sp, #64]
  408714:	ldp	x25, x26, [sp, #80]
  408718:	ldp	x27, x28, [sp, #96]
  40871c:	ldp	x29, x30, [sp, #16]
  408720:	add	sp, sp, #0xf0
  408724:	ret
  408728:	mov	x24, x25
  40872c:	mov	w25, w23
  408730:	b	4086d0 <ferror@plt+0x66d0>
  408734:	add	x27, x27, #0x4
  408738:	str	w0, [sp, #124]
  40873c:	mov	w19, #0x0                   	// #0
  408740:	mov	w20, #0x30                  	// #48
  408744:	b	4083a8 <ferror@plt+0x63a8>
  408748:	ldr	x0, [sp, #136]
  40874c:	ldrb	w20, [x0, x24]
  408750:	cmp	w20, #0x7e
  408754:	b.hi	408030 <ferror@plt+0x6030>  // b.pmore
  408758:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40875c:	add	x0, x0, #0xb98
  408760:	ldrh	w0, [x0, w20, uxtw #1]
  408764:	adr	x1, 408770 <ferror@plt+0x6770>
  408768:	add	x0, x1, w0, sxth #2
  40876c:	br	x0
  408770:	sub	sp, sp, #0x80
  408774:	stp	x29, x30, [sp, #16]
  408778:	add	x29, sp, #0x10
  40877c:	stp	x19, x20, [sp, #32]
  408780:	stp	x21, x22, [sp, #48]
  408784:	stp	x23, x24, [sp, #64]
  408788:	stp	x25, x26, [sp, #80]
  40878c:	stp	x27, x28, [sp, #96]
  408790:	mov	w19, w0
  408794:	str	x1, [sp, #112]
  408798:	str	x2, [sp, #120]
  40879c:	mov	x20, x3
  4087a0:	bl	401fb0 <__errno_location@plt>
  4087a4:	mov	x23, x0
  4087a8:	ldr	w28, [x0]
  4087ac:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4087b0:	ldr	x21, [x0, #696]
  4087b4:	tbnz	w19, #31, 4088f8 <ferror@plt+0x68f8>
  4087b8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4087bc:	ldr	w0, [x0, #704]
  4087c0:	cmp	w0, w19
  4087c4:	b.gt	408828 <ferror@plt+0x6828>
  4087c8:	mov	w0, #0x7fffffff            	// #2147483647
  4087cc:	cmp	w19, w0
  4087d0:	b.eq	4088fc <ferror@plt+0x68fc>  // b.none
  4087d4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4087d8:	add	x0, x0, #0x2b8
  4087dc:	add	x0, x0, #0x10
  4087e0:	cmp	x21, x0
  4087e4:	b.eq	408900 <ferror@plt+0x6900>  // b.none
  4087e8:	add	w24, w19, #0x1
  4087ec:	sbfiz	x1, x24, #4, #32
  4087f0:	mov	x0, x21
  4087f4:	bl	409724 <ferror@plt+0x7724>
  4087f8:	mov	x21, x0
  4087fc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408800:	str	x21, [x0, #696]
  408804:	adrp	x22, 41f000 <ferror@plt+0x1d000>
  408808:	add	x22, x22, #0x2b8
  40880c:	ldr	w0, [x22, #8]
  408810:	sub	w2, w24, w0
  408814:	sbfiz	x2, x2, #4, #32
  408818:	mov	w1, #0x0                   	// #0
  40881c:	add	x0, x21, w0, sxtw #4
  408820:	bl	401cf0 <memset@plt>
  408824:	str	w24, [x22, #8]
  408828:	sbfiz	x19, x19, #4, #32
  40882c:	add	x27, x21, x19
  408830:	ldr	x25, [x21, x19]
  408834:	ldr	x22, [x27, #8]
  408838:	ldr	w24, [x20, #4]
  40883c:	orr	w24, w24, #0x1
  408840:	add	x26, x20, #0x8
  408844:	ldr	x0, [x20, #48]
  408848:	str	x0, [sp]
  40884c:	ldr	x7, [x20, #40]
  408850:	mov	x6, x26
  408854:	mov	w5, w24
  408858:	ldr	w4, [x20]
  40885c:	ldr	x3, [sp, #120]
  408860:	ldr	x2, [sp, #112]
  408864:	mov	x1, x25
  408868:	mov	x0, x22
  40886c:	bl	40781c <ferror@plt+0x581c>
  408870:	cmp	x25, x0
  408874:	b.hi	4088d0 <ferror@plt+0x68d0>  // b.pmore
  408878:	add	x25, x0, #0x1
  40887c:	str	x25, [x21, x19]
  408880:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408884:	add	x0, x0, #0x4d0
  408888:	cmp	x22, x0
  40888c:	b.eq	408898 <ferror@plt+0x6898>  // b.none
  408890:	mov	x0, x22
  408894:	bl	401e60 <free@plt>
  408898:	mov	x0, x25
  40889c:	bl	4096a8 <ferror@plt+0x76a8>
  4088a0:	mov	x22, x0
  4088a4:	str	x0, [x27, #8]
  4088a8:	ldr	x1, [x20, #48]
  4088ac:	str	x1, [sp]
  4088b0:	ldr	x7, [x20, #40]
  4088b4:	mov	x6, x26
  4088b8:	mov	w5, w24
  4088bc:	ldr	w4, [x20]
  4088c0:	ldr	x3, [sp, #120]
  4088c4:	ldr	x2, [sp, #112]
  4088c8:	mov	x1, x25
  4088cc:	bl	40781c <ferror@plt+0x581c>
  4088d0:	str	w28, [x23]
  4088d4:	mov	x0, x22
  4088d8:	ldp	x19, x20, [sp, #32]
  4088dc:	ldp	x21, x22, [sp, #48]
  4088e0:	ldp	x23, x24, [sp, #64]
  4088e4:	ldp	x25, x26, [sp, #80]
  4088e8:	ldp	x27, x28, [sp, #96]
  4088ec:	ldp	x29, x30, [sp, #16]
  4088f0:	add	sp, sp, #0x80
  4088f4:	ret
  4088f8:	bl	401dc0 <abort@plt>
  4088fc:	bl	409934 <ferror@plt+0x7934>
  408900:	add	w24, w19, #0x1
  408904:	sbfiz	x1, x24, #4, #32
  408908:	mov	x0, #0x0                   	// #0
  40890c:	bl	409724 <ferror@plt+0x7724>
  408910:	mov	x21, x0
  408914:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408918:	add	x1, x0, #0x2b8
  40891c:	str	x21, [x0, #696]
  408920:	ldp	x0, x1, [x1, #16]
  408924:	stp	x0, x1, [x21]
  408928:	b	408804 <ferror@plt+0x6804>
  40892c:	stp	x29, x30, [sp, #-48]!
  408930:	mov	x29, sp
  408934:	stp	x19, x20, [sp, #16]
  408938:	str	x21, [sp, #32]
  40893c:	mov	x20, x0
  408940:	bl	401fb0 <__errno_location@plt>
  408944:	mov	x19, x0
  408948:	ldr	w21, [x0]
  40894c:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  408950:	add	x2, x2, #0x4d0
  408954:	add	x2, x2, #0x100
  408958:	cmp	x20, #0x0
  40895c:	mov	x1, #0x38                  	// #56
  408960:	csel	x0, x2, x20, eq  // eq = none
  408964:	bl	4098d4 <ferror@plt+0x78d4>
  408968:	str	w21, [x19]
  40896c:	ldp	x19, x20, [sp, #16]
  408970:	ldr	x21, [sp, #32]
  408974:	ldp	x29, x30, [sp], #48
  408978:	ret
  40897c:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  408980:	add	x1, x1, #0x4d0
  408984:	add	x1, x1, #0x100
  408988:	cmp	x0, #0x0
  40898c:	csel	x0, x1, x0, eq  // eq = none
  408990:	ldr	w0, [x0]
  408994:	ret
  408998:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  40899c:	add	x2, x2, #0x4d0
  4089a0:	add	x2, x2, #0x100
  4089a4:	cmp	x0, #0x0
  4089a8:	csel	x0, x2, x0, eq  // eq = none
  4089ac:	str	w1, [x0]
  4089b0:	ret
  4089b4:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  4089b8:	add	x3, x3, #0x4d0
  4089bc:	add	x3, x3, #0x100
  4089c0:	cmp	x0, #0x0
  4089c4:	csel	x0, x3, x0, eq  // eq = none
  4089c8:	add	x0, x0, #0x8
  4089cc:	ubfx	x4, x1, #5, #3
  4089d0:	and	w1, w1, #0x1f
  4089d4:	ldr	w5, [x0, x4, lsl #2]
  4089d8:	lsr	w3, w5, w1
  4089dc:	eor	w2, w3, w2
  4089e0:	and	w2, w2, #0x1
  4089e4:	lsl	w2, w2, w1
  4089e8:	eor	w2, w2, w5
  4089ec:	str	w2, [x0, x4, lsl #2]
  4089f0:	and	w0, w3, #0x1
  4089f4:	ret
  4089f8:	mov	x2, x0
  4089fc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408a00:	add	x0, x0, #0x4d0
  408a04:	add	x0, x0, #0x100
  408a08:	cmp	x2, #0x0
  408a0c:	csel	x2, x0, x2, eq  // eq = none
  408a10:	ldr	w0, [x2, #4]
  408a14:	str	w1, [x2, #4]
  408a18:	ret
  408a1c:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408a20:	add	x3, x3, #0x4d0
  408a24:	add	x3, x3, #0x100
  408a28:	cmp	x0, #0x0
  408a2c:	csel	x0, x3, x0, eq  // eq = none
  408a30:	mov	w3, #0xa                   	// #10
  408a34:	str	w3, [x0]
  408a38:	cmp	x1, #0x0
  408a3c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  408a40:	b.eq	408a50 <ferror@plt+0x6a50>  // b.none
  408a44:	str	x1, [x0, #40]
  408a48:	str	x2, [x0, #48]
  408a4c:	ret
  408a50:	stp	x29, x30, [sp, #-16]!
  408a54:	mov	x29, sp
  408a58:	bl	401dc0 <abort@plt>
  408a5c:	sub	sp, sp, #0x60
  408a60:	stp	x29, x30, [sp, #16]
  408a64:	add	x29, sp, #0x10
  408a68:	stp	x19, x20, [sp, #32]
  408a6c:	stp	x21, x22, [sp, #48]
  408a70:	stp	x23, x24, [sp, #64]
  408a74:	str	x25, [sp, #80]
  408a78:	mov	x21, x0
  408a7c:	mov	x22, x1
  408a80:	mov	x23, x2
  408a84:	mov	x24, x3
  408a88:	mov	x19, x4
  408a8c:	adrp	x4, 41f000 <ferror@plt+0x1d000>
  408a90:	add	x4, x4, #0x4d0
  408a94:	add	x4, x4, #0x100
  408a98:	cmp	x19, #0x0
  408a9c:	csel	x19, x4, x19, eq  // eq = none
  408aa0:	bl	401fb0 <__errno_location@plt>
  408aa4:	mov	x20, x0
  408aa8:	ldr	w25, [x0]
  408aac:	ldr	x7, [x19, #40]
  408ab0:	ldr	w5, [x19, #4]
  408ab4:	ldr	w4, [x19]
  408ab8:	ldr	x0, [x19, #48]
  408abc:	str	x0, [sp]
  408ac0:	add	x6, x19, #0x8
  408ac4:	mov	x3, x24
  408ac8:	mov	x2, x23
  408acc:	mov	x1, x22
  408ad0:	mov	x0, x21
  408ad4:	bl	40781c <ferror@plt+0x581c>
  408ad8:	str	w25, [x20]
  408adc:	ldp	x19, x20, [sp, #32]
  408ae0:	ldp	x21, x22, [sp, #48]
  408ae4:	ldp	x23, x24, [sp, #64]
  408ae8:	ldr	x25, [sp, #80]
  408aec:	ldp	x29, x30, [sp, #16]
  408af0:	add	sp, sp, #0x60
  408af4:	ret
  408af8:	sub	sp, sp, #0x80
  408afc:	stp	x29, x30, [sp, #16]
  408b00:	add	x29, sp, #0x10
  408b04:	stp	x19, x20, [sp, #32]
  408b08:	stp	x21, x22, [sp, #48]
  408b0c:	stp	x23, x24, [sp, #64]
  408b10:	stp	x25, x26, [sp, #80]
  408b14:	stp	x27, x28, [sp, #96]
  408b18:	mov	x22, x0
  408b1c:	mov	x23, x1
  408b20:	mov	x20, x2
  408b24:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408b28:	add	x0, x0, #0x4d0
  408b2c:	add	x0, x0, #0x100
  408b30:	cmp	x3, #0x0
  408b34:	csel	x19, x0, x3, eq  // eq = none
  408b38:	bl	401fb0 <__errno_location@plt>
  408b3c:	mov	x21, x0
  408b40:	ldr	w28, [x0]
  408b44:	cmp	x20, #0x0
  408b48:	cset	w24, eq  // eq = none
  408b4c:	ldr	w0, [x19, #4]
  408b50:	orr	w24, w24, w0
  408b54:	add	x27, x19, #0x8
  408b58:	ldr	x7, [x19, #40]
  408b5c:	ldr	w4, [x19]
  408b60:	ldr	x0, [x19, #48]
  408b64:	str	x0, [sp]
  408b68:	mov	x6, x27
  408b6c:	mov	w5, w24
  408b70:	mov	x3, x23
  408b74:	mov	x2, x22
  408b78:	mov	x1, #0x0                   	// #0
  408b7c:	mov	x0, #0x0                   	// #0
  408b80:	bl	40781c <ferror@plt+0x581c>
  408b84:	mov	x25, x0
  408b88:	add	x26, x0, #0x1
  408b8c:	mov	x0, x26
  408b90:	bl	4096a8 <ferror@plt+0x76a8>
  408b94:	str	x0, [sp, #120]
  408b98:	ldr	x7, [x19, #40]
  408b9c:	ldr	w4, [x19]
  408ba0:	ldr	x1, [x19, #48]
  408ba4:	str	x1, [sp]
  408ba8:	mov	x6, x27
  408bac:	mov	w5, w24
  408bb0:	mov	x3, x23
  408bb4:	mov	x2, x22
  408bb8:	mov	x1, x26
  408bbc:	bl	40781c <ferror@plt+0x581c>
  408bc0:	str	w28, [x21]
  408bc4:	cbz	x20, 408bcc <ferror@plt+0x6bcc>
  408bc8:	str	x25, [x20]
  408bcc:	ldr	x0, [sp, #120]
  408bd0:	ldp	x19, x20, [sp, #32]
  408bd4:	ldp	x21, x22, [sp, #48]
  408bd8:	ldp	x23, x24, [sp, #64]
  408bdc:	ldp	x25, x26, [sp, #80]
  408be0:	ldp	x27, x28, [sp, #96]
  408be4:	ldp	x29, x30, [sp, #16]
  408be8:	add	sp, sp, #0x80
  408bec:	ret
  408bf0:	stp	x29, x30, [sp, #-16]!
  408bf4:	mov	x29, sp
  408bf8:	mov	x3, x2
  408bfc:	mov	x2, #0x0                   	// #0
  408c00:	bl	408af8 <ferror@plt+0x6af8>
  408c04:	ldp	x29, x30, [sp], #16
  408c08:	ret
  408c0c:	stp	x29, x30, [sp, #-48]!
  408c10:	mov	x29, sp
  408c14:	stp	x19, x20, [sp, #16]
  408c18:	str	x21, [sp, #32]
  408c1c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408c20:	add	x1, x0, #0x2b8
  408c24:	ldr	x21, [x0, #696]
  408c28:	ldr	w20, [x1, #8]
  408c2c:	cmp	w20, #0x1
  408c30:	b.le	408c54 <ferror@plt+0x6c54>
  408c34:	add	x19, x21, #0x18
  408c38:	sub	w20, w20, #0x2
  408c3c:	add	x0, x21, #0x28
  408c40:	add	x20, x0, x20, lsl #4
  408c44:	ldr	x0, [x19], #16
  408c48:	bl	401e60 <free@plt>
  408c4c:	cmp	x19, x20
  408c50:	b.ne	408c44 <ferror@plt+0x6c44>  // b.any
  408c54:	ldr	x0, [x21, #8]
  408c58:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  408c5c:	add	x1, x1, #0x4d0
  408c60:	cmp	x0, x1
  408c64:	b.eq	408c88 <ferror@plt+0x6c88>  // b.none
  408c68:	bl	401e60 <free@plt>
  408c6c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408c70:	add	x0, x0, #0x2b8
  408c74:	mov	x1, #0x100                 	// #256
  408c78:	str	x1, [x0, #16]
  408c7c:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  408c80:	add	x1, x1, #0x4d0
  408c84:	str	x1, [x0, #24]
  408c88:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408c8c:	add	x0, x0, #0x2b8
  408c90:	add	x0, x0, #0x10
  408c94:	cmp	x21, x0
  408c98:	b.eq	408cb4 <ferror@plt+0x6cb4>  // b.none
  408c9c:	mov	x0, x21
  408ca0:	bl	401e60 <free@plt>
  408ca4:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  408ca8:	add	x0, x1, #0x2b8
  408cac:	add	x0, x0, #0x10
  408cb0:	str	x0, [x1, #696]
  408cb4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408cb8:	mov	w1, #0x1                   	// #1
  408cbc:	str	w1, [x0, #704]
  408cc0:	ldp	x19, x20, [sp, #16]
  408cc4:	ldr	x21, [sp, #32]
  408cc8:	ldp	x29, x30, [sp], #48
  408ccc:	ret
  408cd0:	stp	x29, x30, [sp, #-16]!
  408cd4:	mov	x29, sp
  408cd8:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408cdc:	add	x3, x3, #0x4d0
  408ce0:	add	x3, x3, #0x100
  408ce4:	mov	x2, #0xffffffffffffffff    	// #-1
  408ce8:	bl	408770 <ferror@plt+0x6770>
  408cec:	ldp	x29, x30, [sp], #16
  408cf0:	ret
  408cf4:	stp	x29, x30, [sp, #-16]!
  408cf8:	mov	x29, sp
  408cfc:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408d00:	add	x3, x3, #0x4d0
  408d04:	add	x3, x3, #0x100
  408d08:	bl	408770 <ferror@plt+0x6770>
  408d0c:	ldp	x29, x30, [sp], #16
  408d10:	ret
  408d14:	stp	x29, x30, [sp, #-16]!
  408d18:	mov	x29, sp
  408d1c:	mov	x1, x0
  408d20:	mov	w0, #0x0                   	// #0
  408d24:	bl	408cd0 <ferror@plt+0x6cd0>
  408d28:	ldp	x29, x30, [sp], #16
  408d2c:	ret
  408d30:	stp	x29, x30, [sp, #-16]!
  408d34:	mov	x29, sp
  408d38:	mov	x2, x1
  408d3c:	mov	x1, x0
  408d40:	mov	w0, #0x0                   	// #0
  408d44:	bl	408cf4 <ferror@plt+0x6cf4>
  408d48:	ldp	x29, x30, [sp], #16
  408d4c:	ret
  408d50:	stp	x29, x30, [sp, #-96]!
  408d54:	mov	x29, sp
  408d58:	stp	x19, x20, [sp, #16]
  408d5c:	mov	w19, w0
  408d60:	mov	w0, w1
  408d64:	mov	x20, x2
  408d68:	add	x8, sp, #0x28
  408d6c:	bl	40769c <ferror@plt+0x569c>
  408d70:	add	x3, sp, #0x28
  408d74:	mov	x2, #0xffffffffffffffff    	// #-1
  408d78:	mov	x1, x20
  408d7c:	mov	w0, w19
  408d80:	bl	408770 <ferror@plt+0x6770>
  408d84:	ldp	x19, x20, [sp, #16]
  408d88:	ldp	x29, x30, [sp], #96
  408d8c:	ret
  408d90:	stp	x29, x30, [sp, #-112]!
  408d94:	mov	x29, sp
  408d98:	stp	x19, x20, [sp, #16]
  408d9c:	str	x21, [sp, #32]
  408da0:	mov	w19, w0
  408da4:	mov	w0, w1
  408da8:	mov	x20, x2
  408dac:	mov	x21, x3
  408db0:	add	x8, sp, #0x38
  408db4:	bl	40769c <ferror@plt+0x569c>
  408db8:	add	x3, sp, #0x38
  408dbc:	mov	x2, x21
  408dc0:	mov	x1, x20
  408dc4:	mov	w0, w19
  408dc8:	bl	408770 <ferror@plt+0x6770>
  408dcc:	ldp	x19, x20, [sp, #16]
  408dd0:	ldr	x21, [sp, #32]
  408dd4:	ldp	x29, x30, [sp], #112
  408dd8:	ret
  408ddc:	stp	x29, x30, [sp, #-16]!
  408de0:	mov	x29, sp
  408de4:	mov	x2, x1
  408de8:	mov	w1, w0
  408dec:	mov	w0, #0x0                   	// #0
  408df0:	bl	408d50 <ferror@plt+0x6d50>
  408df4:	ldp	x29, x30, [sp], #16
  408df8:	ret
  408dfc:	stp	x29, x30, [sp, #-16]!
  408e00:	mov	x29, sp
  408e04:	mov	x3, x2
  408e08:	mov	x2, x1
  408e0c:	mov	w1, w0
  408e10:	mov	w0, #0x0                   	// #0
  408e14:	bl	408d90 <ferror@plt+0x6d90>
  408e18:	ldp	x29, x30, [sp], #16
  408e1c:	ret
  408e20:	stp	x29, x30, [sp, #-96]!
  408e24:	mov	x29, sp
  408e28:	stp	x19, x20, [sp, #16]
  408e2c:	mov	x19, x0
  408e30:	mov	x20, x1
  408e34:	and	w1, w2, #0xff
  408e38:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  408e3c:	add	x2, x2, #0x4d0
  408e40:	add	x0, x2, #0x100
  408e44:	ldp	x2, x3, [x2, #256]
  408e48:	stp	x2, x3, [sp, #40]
  408e4c:	ldp	x2, x3, [x0, #16]
  408e50:	stp	x2, x3, [sp, #56]
  408e54:	ldp	x2, x3, [x0, #32]
  408e58:	stp	x2, x3, [sp, #72]
  408e5c:	ldr	x0, [x0, #48]
  408e60:	str	x0, [sp, #88]
  408e64:	mov	w2, #0x1                   	// #1
  408e68:	add	x0, sp, #0x28
  408e6c:	bl	4089b4 <ferror@plt+0x69b4>
  408e70:	add	x3, sp, #0x28
  408e74:	mov	x2, x20
  408e78:	mov	x1, x19
  408e7c:	mov	w0, #0x0                   	// #0
  408e80:	bl	408770 <ferror@plt+0x6770>
  408e84:	ldp	x19, x20, [sp, #16]
  408e88:	ldp	x29, x30, [sp], #96
  408e8c:	ret
  408e90:	stp	x29, x30, [sp, #-16]!
  408e94:	mov	x29, sp
  408e98:	mov	w2, w1
  408e9c:	mov	x1, #0xffffffffffffffff    	// #-1
  408ea0:	bl	408e20 <ferror@plt+0x6e20>
  408ea4:	ldp	x29, x30, [sp], #16
  408ea8:	ret
  408eac:	stp	x29, x30, [sp, #-16]!
  408eb0:	mov	x29, sp
  408eb4:	mov	w1, #0x3a                  	// #58
  408eb8:	bl	408e90 <ferror@plt+0x6e90>
  408ebc:	ldp	x29, x30, [sp], #16
  408ec0:	ret
  408ec4:	stp	x29, x30, [sp, #-16]!
  408ec8:	mov	x29, sp
  408ecc:	mov	w2, #0x3a                  	// #58
  408ed0:	bl	408e20 <ferror@plt+0x6e20>
  408ed4:	ldp	x29, x30, [sp], #16
  408ed8:	ret
  408edc:	stp	x29, x30, [sp, #-160]!
  408ee0:	mov	x29, sp
  408ee4:	stp	x19, x20, [sp, #16]
  408ee8:	mov	w19, w0
  408eec:	mov	w0, w1
  408ef0:	mov	x20, x2
  408ef4:	add	x8, sp, #0x20
  408ef8:	bl	40769c <ferror@plt+0x569c>
  408efc:	ldp	x0, x1, [sp, #32]
  408f00:	stp	x0, x1, [sp, #104]
  408f04:	ldp	x0, x1, [sp, #48]
  408f08:	stp	x0, x1, [sp, #120]
  408f0c:	ldp	x0, x1, [sp, #64]
  408f10:	stp	x0, x1, [sp, #136]
  408f14:	ldr	x0, [sp, #80]
  408f18:	str	x0, [sp, #152]
  408f1c:	mov	w2, #0x1                   	// #1
  408f20:	mov	w1, #0x3a                  	// #58
  408f24:	add	x0, sp, #0x68
  408f28:	bl	4089b4 <ferror@plt+0x69b4>
  408f2c:	add	x3, sp, #0x68
  408f30:	mov	x2, #0xffffffffffffffff    	// #-1
  408f34:	mov	x1, x20
  408f38:	mov	w0, w19
  408f3c:	bl	408770 <ferror@plt+0x6770>
  408f40:	ldp	x19, x20, [sp, #16]
  408f44:	ldp	x29, x30, [sp], #160
  408f48:	ret
  408f4c:	stp	x29, x30, [sp, #-112]!
  408f50:	mov	x29, sp
  408f54:	stp	x19, x20, [sp, #16]
  408f58:	str	x21, [sp, #32]
  408f5c:	mov	w19, w0
  408f60:	mov	x20, x3
  408f64:	mov	x21, x4
  408f68:	adrp	x5, 41f000 <ferror@plt+0x1d000>
  408f6c:	add	x5, x5, #0x4d0
  408f70:	add	x0, x5, #0x100
  408f74:	ldp	x4, x5, [x5, #256]
  408f78:	stp	x4, x5, [sp, #56]
  408f7c:	ldp	x4, x5, [x0, #16]
  408f80:	stp	x4, x5, [sp, #72]
  408f84:	ldp	x4, x5, [x0, #32]
  408f88:	stp	x4, x5, [sp, #88]
  408f8c:	ldr	x0, [x0, #48]
  408f90:	str	x0, [sp, #104]
  408f94:	add	x0, sp, #0x38
  408f98:	bl	408a1c <ferror@plt+0x6a1c>
  408f9c:	add	x3, sp, #0x38
  408fa0:	mov	x2, x21
  408fa4:	mov	x1, x20
  408fa8:	mov	w0, w19
  408fac:	bl	408770 <ferror@plt+0x6770>
  408fb0:	ldp	x19, x20, [sp, #16]
  408fb4:	ldr	x21, [sp, #32]
  408fb8:	ldp	x29, x30, [sp], #112
  408fbc:	ret
  408fc0:	stp	x29, x30, [sp, #-16]!
  408fc4:	mov	x29, sp
  408fc8:	mov	x4, #0xffffffffffffffff    	// #-1
  408fcc:	bl	408f4c <ferror@plt+0x6f4c>
  408fd0:	ldp	x29, x30, [sp], #16
  408fd4:	ret
  408fd8:	stp	x29, x30, [sp, #-16]!
  408fdc:	mov	x29, sp
  408fe0:	mov	x3, x2
  408fe4:	mov	x2, x1
  408fe8:	mov	x1, x0
  408fec:	mov	w0, #0x0                   	// #0
  408ff0:	bl	408fc0 <ferror@plt+0x6fc0>
  408ff4:	ldp	x29, x30, [sp], #16
  408ff8:	ret
  408ffc:	stp	x29, x30, [sp, #-16]!
  409000:	mov	x29, sp
  409004:	mov	x4, x3
  409008:	mov	x3, x2
  40900c:	mov	x2, x1
  409010:	mov	x1, x0
  409014:	mov	w0, #0x0                   	// #0
  409018:	bl	408f4c <ferror@plt+0x6f4c>
  40901c:	ldp	x29, x30, [sp], #16
  409020:	ret
  409024:	stp	x29, x30, [sp, #-16]!
  409028:	mov	x29, sp
  40902c:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  409030:	add	x3, x3, #0x2b8
  409034:	add	x3, x3, #0x20
  409038:	bl	408770 <ferror@plt+0x6770>
  40903c:	ldp	x29, x30, [sp], #16
  409040:	ret
  409044:	stp	x29, x30, [sp, #-16]!
  409048:	mov	x29, sp
  40904c:	mov	x2, x1
  409050:	mov	x1, x0
  409054:	mov	w0, #0x0                   	// #0
  409058:	bl	409024 <ferror@plt+0x7024>
  40905c:	ldp	x29, x30, [sp], #16
  409060:	ret
  409064:	stp	x29, x30, [sp, #-16]!
  409068:	mov	x29, sp
  40906c:	mov	x2, #0xffffffffffffffff    	// #-1
  409070:	bl	409024 <ferror@plt+0x7024>
  409074:	ldp	x29, x30, [sp], #16
  409078:	ret
  40907c:	stp	x29, x30, [sp, #-16]!
  409080:	mov	x29, sp
  409084:	mov	x1, x0
  409088:	mov	w0, #0x0                   	// #0
  40908c:	bl	409064 <ferror@plt+0x7064>
  409090:	ldp	x29, x30, [sp], #16
  409094:	ret
  409098:	stp	x29, x30, [sp, #-64]!
  40909c:	mov	x29, sp
  4090a0:	stp	x19, x20, [sp, #16]
  4090a4:	stp	x21, x22, [sp, #32]
  4090a8:	str	x23, [sp, #48]
  4090ac:	mov	w23, w0
  4090b0:	mov	x22, x1
  4090b4:	mov	x20, x2
  4090b8:	mov	x21, #0x7ff00000            	// #2146435072
  4090bc:	b	4090c4 <ferror@plt+0x70c4>
  4090c0:	mov	x20, x21
  4090c4:	mov	x2, x20
  4090c8:	mov	x1, x22
  4090cc:	mov	w0, w23
  4090d0:	bl	401f00 <read@plt>
  4090d4:	mov	x19, x0
  4090d8:	tbz	x0, #63, 4090fc <ferror@plt+0x70fc>
  4090dc:	bl	401fb0 <__errno_location@plt>
  4090e0:	ldr	w2, [x0]
  4090e4:	cmp	w2, #0x4
  4090e8:	b.eq	4090c4 <ferror@plt+0x70c4>  // b.none
  4090ec:	cmp	x20, x21
  4090f0:	ccmp	w2, #0x16, #0x0, hi  // hi = pmore
  4090f4:	b.eq	4090c0 <ferror@plt+0x70c0>  // b.none
  4090f8:	mov	x0, x19
  4090fc:	ldp	x19, x20, [sp, #16]
  409100:	ldp	x21, x22, [sp, #32]
  409104:	ldr	x23, [sp, #48]
  409108:	ldp	x29, x30, [sp], #64
  40910c:	ret
  409110:	stp	x29, x30, [sp, #-32]!
  409114:	mov	x29, sp
  409118:	stp	x19, x20, [sp, #16]
  40911c:	mov	x19, x0
  409120:	mov	x20, x1
  409124:	mov	x2, x1
  409128:	mov	w1, #0x0                   	// #0
  40912c:	bl	401f10 <memchr@plt>
  409130:	sub	x19, x0, x19
  409134:	cmp	x0, #0x0
  409138:	csinc	x0, x20, x19, eq  // eq = none
  40913c:	ldp	x19, x20, [sp, #16]
  409140:	ldp	x29, x30, [sp], #32
  409144:	ret
  409148:	stp	x29, x30, [sp, #-48]!
  40914c:	mov	x29, sp
  409150:	stp	x19, x20, [sp, #16]
  409154:	mov	w19, w0
  409158:	cmp	w0, #0x2
  40915c:	b.ls	409170 <ferror@plt+0x7170>  // b.plast
  409160:	mov	w0, w19
  409164:	ldp	x19, x20, [sp, #16]
  409168:	ldp	x29, x30, [sp], #48
  40916c:	ret
  409170:	stp	x21, x22, [sp, #32]
  409174:	bl	40a6c0 <ferror@plt+0x86c0>
  409178:	mov	w21, w0
  40917c:	bl	401fb0 <__errno_location@plt>
  409180:	mov	x20, x0
  409184:	ldr	w22, [x0]
  409188:	mov	w0, w19
  40918c:	bl	401d60 <close@plt>
  409190:	str	w22, [x20]
  409194:	mov	w19, w21
  409198:	ldp	x21, x22, [sp, #32]
  40919c:	b	409160 <ferror@plt+0x7160>
  4091a0:	sub	sp, sp, #0x50
  4091a4:	stp	x29, x30, [sp, #32]
  4091a8:	add	x29, sp, #0x20
  4091ac:	stp	x19, x20, [sp, #48]
  4091b0:	str	x21, [sp, #64]
  4091b4:	mov	x21, x0
  4091b8:	mov	x20, x4
  4091bc:	mov	x19, x5
  4091c0:	cbz	x1, 409278 <ferror@plt+0x7278>
  4091c4:	mov	x4, x3
  4091c8:	mov	x3, x2
  4091cc:	mov	x2, x1
  4091d0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4091d4:	add	x1, x1, #0xd18
  4091d8:	bl	401fe0 <fprintf@plt>
  4091dc:	mov	w2, #0x5                   	// #5
  4091e0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4091e4:	add	x1, x1, #0xd30
  4091e8:	mov	x0, #0x0                   	// #0
  4091ec:	bl	401f40 <dcgettext@plt>
  4091f0:	mov	w3, #0x7e3                 	// #2019
  4091f4:	mov	x2, x0
  4091f8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  4091fc:	add	x1, x1, #0x10
  409200:	mov	x0, x21
  409204:	bl	401fe0 <fprintf@plt>
  409208:	mov	w2, #0x5                   	// #5
  40920c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409210:	add	x1, x1, #0xd38
  409214:	mov	x0, #0x0                   	// #0
  409218:	bl	401f40 <dcgettext@plt>
  40921c:	mov	x1, x21
  409220:	bl	401b40 <fputs@plt>
  409224:	cmp	x19, #0x5
  409228:	b.eq	4093e4 <ferror@plt+0x73e4>  // b.none
  40922c:	b.hi	4092cc <ferror@plt+0x72cc>  // b.pmore
  409230:	cmp	x19, #0x2
  409234:	b.eq	409388 <ferror@plt+0x7388>  // b.none
  409238:	b.ls	409288 <ferror@plt+0x7288>  // b.plast
  40923c:	cmp	x19, #0x3
  409240:	b.eq	4093b4 <ferror@plt+0x73b4>  // b.none
  409244:	mov	w2, #0x5                   	// #5
  409248:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40924c:	add	x1, x1, #0xe50
  409250:	mov	x0, #0x0                   	// #0
  409254:	bl	401f40 <dcgettext@plt>
  409258:	ldr	x5, [x20, #24]
  40925c:	ldr	x4, [x20, #16]
  409260:	ldr	x3, [x20, #8]
  409264:	ldr	x2, [x20]
  409268:	mov	x1, x0
  40926c:	mov	x0, x21
  409270:	bl	401fe0 <fprintf@plt>
  409274:	b	4092b8 <ferror@plt+0x72b8>
  409278:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40927c:	add	x1, x1, #0xd28
  409280:	bl	401fe0 <fprintf@plt>
  409284:	b	4091dc <ferror@plt+0x71dc>
  409288:	cbz	x19, 4092b8 <ferror@plt+0x72b8>
  40928c:	cmp	x19, #0x1
  409290:	b.ne	4094a4 <ferror@plt+0x74a4>  // b.any
  409294:	mov	w2, #0x5                   	// #5
  409298:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40929c:	add	x1, x1, #0xe08
  4092a0:	mov	x0, #0x0                   	// #0
  4092a4:	bl	401f40 <dcgettext@plt>
  4092a8:	ldr	x2, [x20]
  4092ac:	mov	x1, x0
  4092b0:	mov	x0, x21
  4092b4:	bl	401fe0 <fprintf@plt>
  4092b8:	ldp	x19, x20, [sp, #48]
  4092bc:	ldr	x21, [sp, #64]
  4092c0:	ldp	x29, x30, [sp, #32]
  4092c4:	add	sp, sp, #0x50
  4092c8:	ret
  4092cc:	cmp	x19, #0x8
  4092d0:	b.eq	409458 <ferror@plt+0x7458>  // b.none
  4092d4:	b.ls	409334 <ferror@plt+0x7334>  // b.plast
  4092d8:	cmp	x19, #0x9
  4092dc:	b.ne	4094a4 <ferror@plt+0x74a4>  // b.any
  4092e0:	mov	w2, #0x5                   	// #5
  4092e4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4092e8:	add	x1, x1, #0xf20
  4092ec:	mov	x0, #0x0                   	// #0
  4092f0:	bl	401f40 <dcgettext@plt>
  4092f4:	ldr	x1, [x20, #64]
  4092f8:	str	x1, [sp, #16]
  4092fc:	ldr	x1, [x20, #56]
  409300:	str	x1, [sp, #8]
  409304:	ldr	x1, [x20, #48]
  409308:	str	x1, [sp]
  40930c:	ldr	x7, [x20, #40]
  409310:	ldr	x6, [x20, #32]
  409314:	ldr	x5, [x20, #24]
  409318:	ldr	x4, [x20, #16]
  40931c:	ldr	x3, [x20, #8]
  409320:	ldr	x2, [x20]
  409324:	mov	x1, x0
  409328:	mov	x0, x21
  40932c:	bl	401fe0 <fprintf@plt>
  409330:	b	4092b8 <ferror@plt+0x72b8>
  409334:	cmp	x19, #0x6
  409338:	b.eq	40941c <ferror@plt+0x741c>  // b.none
  40933c:	cmp	x19, #0x7
  409340:	b.ne	4094a4 <ferror@plt+0x74a4>  // b.any
  409344:	mov	w2, #0x5                   	// #5
  409348:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40934c:	add	x1, x1, #0xec0
  409350:	mov	x0, #0x0                   	// #0
  409354:	bl	401f40 <dcgettext@plt>
  409358:	ldr	x1, [x20, #48]
  40935c:	str	x1, [sp]
  409360:	ldr	x7, [x20, #40]
  409364:	ldr	x6, [x20, #32]
  409368:	ldr	x5, [x20, #24]
  40936c:	ldr	x4, [x20, #16]
  409370:	ldr	x3, [x20, #8]
  409374:	ldr	x2, [x20]
  409378:	mov	x1, x0
  40937c:	mov	x0, x21
  409380:	bl	401fe0 <fprintf@plt>
  409384:	b	4092b8 <ferror@plt+0x72b8>
  409388:	mov	w2, #0x5                   	// #5
  40938c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409390:	add	x1, x1, #0xe18
  409394:	mov	x0, #0x0                   	// #0
  409398:	bl	401f40 <dcgettext@plt>
  40939c:	ldr	x3, [x20, #8]
  4093a0:	ldr	x2, [x20]
  4093a4:	mov	x1, x0
  4093a8:	mov	x0, x21
  4093ac:	bl	401fe0 <fprintf@plt>
  4093b0:	b	4092b8 <ferror@plt+0x72b8>
  4093b4:	mov	w2, #0x5                   	// #5
  4093b8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4093bc:	add	x1, x1, #0xe30
  4093c0:	mov	x0, #0x0                   	// #0
  4093c4:	bl	401f40 <dcgettext@plt>
  4093c8:	ldr	x4, [x20, #16]
  4093cc:	ldr	x3, [x20, #8]
  4093d0:	ldr	x2, [x20]
  4093d4:	mov	x1, x0
  4093d8:	mov	x0, x21
  4093dc:	bl	401fe0 <fprintf@plt>
  4093e0:	b	4092b8 <ferror@plt+0x72b8>
  4093e4:	mov	w2, #0x5                   	// #5
  4093e8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4093ec:	add	x1, x1, #0xe70
  4093f0:	mov	x0, #0x0                   	// #0
  4093f4:	bl	401f40 <dcgettext@plt>
  4093f8:	ldr	x6, [x20, #32]
  4093fc:	ldr	x5, [x20, #24]
  409400:	ldr	x4, [x20, #16]
  409404:	ldr	x3, [x20, #8]
  409408:	ldr	x2, [x20]
  40940c:	mov	x1, x0
  409410:	mov	x0, x21
  409414:	bl	401fe0 <fprintf@plt>
  409418:	b	4092b8 <ferror@plt+0x72b8>
  40941c:	mov	w2, #0x5                   	// #5
  409420:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409424:	add	x1, x1, #0xe98
  409428:	mov	x0, #0x0                   	// #0
  40942c:	bl	401f40 <dcgettext@plt>
  409430:	ldr	x7, [x20, #40]
  409434:	ldr	x6, [x20, #32]
  409438:	ldr	x5, [x20, #24]
  40943c:	ldr	x4, [x20, #16]
  409440:	ldr	x3, [x20, #8]
  409444:	ldr	x2, [x20]
  409448:	mov	x1, x0
  40944c:	mov	x0, x21
  409450:	bl	401fe0 <fprintf@plt>
  409454:	b	4092b8 <ferror@plt+0x72b8>
  409458:	mov	w2, #0x5                   	// #5
  40945c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409460:	add	x1, x1, #0xef0
  409464:	mov	x0, #0x0                   	// #0
  409468:	bl	401f40 <dcgettext@plt>
  40946c:	ldr	x1, [x20, #56]
  409470:	str	x1, [sp, #8]
  409474:	ldr	x1, [x20, #48]
  409478:	str	x1, [sp]
  40947c:	ldr	x7, [x20, #40]
  409480:	ldr	x6, [x20, #32]
  409484:	ldr	x5, [x20, #24]
  409488:	ldr	x4, [x20, #16]
  40948c:	ldr	x3, [x20, #8]
  409490:	ldr	x2, [x20]
  409494:	mov	x1, x0
  409498:	mov	x0, x21
  40949c:	bl	401fe0 <fprintf@plt>
  4094a0:	b	4092b8 <ferror@plt+0x72b8>
  4094a4:	mov	w2, #0x5                   	// #5
  4094a8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4094ac:	add	x1, x1, #0xf58
  4094b0:	mov	x0, #0x0                   	// #0
  4094b4:	bl	401f40 <dcgettext@plt>
  4094b8:	ldr	x1, [x20, #64]
  4094bc:	str	x1, [sp, #16]
  4094c0:	ldr	x1, [x20, #56]
  4094c4:	str	x1, [sp, #8]
  4094c8:	ldr	x1, [x20, #48]
  4094cc:	str	x1, [sp]
  4094d0:	ldr	x7, [x20, #40]
  4094d4:	ldr	x6, [x20, #32]
  4094d8:	ldr	x5, [x20, #24]
  4094dc:	ldr	x4, [x20, #16]
  4094e0:	ldr	x3, [x20, #8]
  4094e4:	ldr	x2, [x20]
  4094e8:	mov	x1, x0
  4094ec:	mov	x0, x21
  4094f0:	bl	401fe0 <fprintf@plt>
  4094f4:	b	4092b8 <ferror@plt+0x72b8>
  4094f8:	stp	x29, x30, [sp, #-16]!
  4094fc:	mov	x29, sp
  409500:	ldr	x5, [x4]
  409504:	cbz	x5, 409524 <ferror@plt+0x7524>
  409508:	mov	x5, #0x0                   	// #0
  40950c:	add	x5, x5, #0x1
  409510:	ldr	x6, [x4, x5, lsl #3]
  409514:	cbnz	x6, 40950c <ferror@plt+0x750c>
  409518:	bl	4091a0 <ferror@plt+0x71a0>
  40951c:	ldp	x29, x30, [sp], #16
  409520:	ret
  409524:	mov	x5, #0x0                   	// #0
  409528:	b	409518 <ferror@plt+0x7518>
  40952c:	stp	x29, x30, [sp, #-96]!
  409530:	mov	x29, sp
  409534:	ldr	x7, [x4]
  409538:	ldr	w8, [x4, #24]
  40953c:	ldr	x11, [x4, #8]
  409540:	add	x4, sp, #0x10
  409544:	mov	x5, #0x0                   	// #0
  409548:	b	409584 <ferror@plt+0x7584>
  40954c:	add	w9, w8, #0x8
  409550:	cmp	w9, #0x0
  409554:	b.le	409598 <ferror@plt+0x7598>
  409558:	add	x10, x7, #0xf
  40955c:	mov	w8, w9
  409560:	mov	x6, x7
  409564:	and	x7, x10, #0xfffffffffffffff8
  409568:	ldr	x6, [x6]
  40956c:	str	x6, [x4]
  409570:	cbz	x6, 4095a4 <ferror@plt+0x75a4>
  409574:	add	x5, x5, #0x1
  409578:	add	x4, x4, #0x8
  40957c:	cmp	x5, #0xa
  409580:	b.eq	4095a4 <ferror@plt+0x75a4>  // b.none
  409584:	tbnz	w8, #31, 40954c <ferror@plt+0x754c>
  409588:	add	x9, x7, #0xf
  40958c:	mov	x6, x7
  409590:	and	x7, x9, #0xfffffffffffffff8
  409594:	b	409568 <ferror@plt+0x7568>
  409598:	add	x6, x11, w8, sxtw
  40959c:	mov	w8, w9
  4095a0:	b	409568 <ferror@plt+0x7568>
  4095a4:	add	x4, sp, #0x10
  4095a8:	bl	4091a0 <ferror@plt+0x71a0>
  4095ac:	ldp	x29, x30, [sp], #96
  4095b0:	ret
  4095b4:	stp	x29, x30, [sp, #-240]!
  4095b8:	mov	x29, sp
  4095bc:	str	x4, [sp, #208]
  4095c0:	str	x5, [sp, #216]
  4095c4:	str	x6, [sp, #224]
  4095c8:	str	x7, [sp, #232]
  4095cc:	str	q0, [sp, #80]
  4095d0:	str	q1, [sp, #96]
  4095d4:	str	q2, [sp, #112]
  4095d8:	str	q3, [sp, #128]
  4095dc:	str	q4, [sp, #144]
  4095e0:	str	q5, [sp, #160]
  4095e4:	str	q6, [sp, #176]
  4095e8:	str	q7, [sp, #192]
  4095ec:	add	x4, sp, #0xf0
  4095f0:	str	x4, [sp, #48]
  4095f4:	str	x4, [sp, #56]
  4095f8:	add	x4, sp, #0xd0
  4095fc:	str	x4, [sp, #64]
  409600:	mov	w4, #0xffffffe0            	// #-32
  409604:	str	w4, [sp, #72]
  409608:	mov	w4, #0xffffff80            	// #-128
  40960c:	str	w4, [sp, #76]
  409610:	ldp	x4, x5, [sp, #48]
  409614:	stp	x4, x5, [sp, #16]
  409618:	ldp	x4, x5, [sp, #64]
  40961c:	stp	x4, x5, [sp, #32]
  409620:	add	x4, sp, #0x10
  409624:	bl	40952c <ferror@plt+0x752c>
  409628:	ldp	x29, x30, [sp], #240
  40962c:	ret
  409630:	stp	x29, x30, [sp, #-16]!
  409634:	mov	x29, sp
  409638:	mov	w2, #0x5                   	// #5
  40963c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409640:	add	x1, x1, #0xf98
  409644:	mov	x0, #0x0                   	// #0
  409648:	bl	401f40 <dcgettext@plt>
  40964c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409650:	add	x1, x1, #0x758
  409654:	bl	401f90 <printf@plt>
  409658:	mov	w2, #0x5                   	// #5
  40965c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409660:	add	x1, x1, #0xfb0
  409664:	mov	x0, #0x0                   	// #0
  409668:	bl	401f40 <dcgettext@plt>
  40966c:	adrp	x2, 40c000 <ferror@plt+0xa000>
  409670:	add	x2, x2, #0x7a0
  409674:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409678:	add	x1, x1, #0x638
  40967c:	bl	401f90 <printf@plt>
  409680:	mov	w2, #0x5                   	// #5
  409684:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409688:	add	x1, x1, #0xfc8
  40968c:	mov	x0, #0x0                   	// #0
  409690:	bl	401f40 <dcgettext@plt>
  409694:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  409698:	ldr	x1, [x1, #816]
  40969c:	bl	401b40 <fputs@plt>
  4096a0:	ldp	x29, x30, [sp], #16
  4096a4:	ret
  4096a8:	stp	x29, x30, [sp, #-32]!
  4096ac:	mov	x29, sp
  4096b0:	str	x19, [sp, #16]
  4096b4:	mov	x19, x0
  4096b8:	bl	401c70 <malloc@plt>
  4096bc:	cmp	x0, #0x0
  4096c0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4096c4:	b.ne	4096d4 <ferror@plt+0x76d4>  // b.any
  4096c8:	ldr	x19, [sp, #16]
  4096cc:	ldp	x29, x30, [sp], #32
  4096d0:	ret
  4096d4:	bl	409934 <ferror@plt+0x7934>
  4096d8:	stp	x29, x30, [sp, #-16]!
  4096dc:	mov	x29, sp
  4096e0:	mul	x3, x0, x1
  4096e4:	umulh	x2, x0, x1
  4096e8:	cmp	x2, #0x0
  4096ec:	cset	x2, ne  // ne = any
  4096f0:	cmp	x3, #0x0
  4096f4:	csinc	x2, x2, xzr, ge  // ge = tcont
  4096f8:	cbnz	w2, 40970c <ferror@plt+0x770c>
  4096fc:	mul	x0, x0, x1
  409700:	bl	4096a8 <ferror@plt+0x76a8>
  409704:	ldp	x29, x30, [sp], #16
  409708:	ret
  40970c:	bl	409934 <ferror@plt+0x7934>
  409710:	stp	x29, x30, [sp, #-16]!
  409714:	mov	x29, sp
  409718:	bl	4096a8 <ferror@plt+0x76a8>
  40971c:	ldp	x29, x30, [sp], #16
  409720:	ret
  409724:	stp	x29, x30, [sp, #-32]!
  409728:	mov	x29, sp
  40972c:	cmp	x1, #0x0
  409730:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  409734:	b.ne	40975c <ferror@plt+0x775c>  // b.any
  409738:	str	x19, [sp, #16]
  40973c:	mov	x19, x1
  409740:	bl	401d30 <realloc@plt>
  409744:	cmp	x0, #0x0
  409748:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40974c:	b.ne	409768 <ferror@plt+0x7768>  // b.any
  409750:	ldr	x19, [sp, #16]
  409754:	ldp	x29, x30, [sp], #32
  409758:	ret
  40975c:	bl	401e60 <free@plt>
  409760:	mov	x0, #0x0                   	// #0
  409764:	b	409754 <ferror@plt+0x7754>
  409768:	bl	409934 <ferror@plt+0x7934>
  40976c:	stp	x29, x30, [sp, #-16]!
  409770:	mov	x29, sp
  409774:	mul	x4, x1, x2
  409778:	umulh	x3, x1, x2
  40977c:	cmp	x3, #0x0
  409780:	cset	x3, ne  // ne = any
  409784:	cmp	x4, #0x0
  409788:	csinc	x3, x3, xzr, ge  // ge = tcont
  40978c:	cbnz	w3, 4097a0 <ferror@plt+0x77a0>
  409790:	mul	x1, x1, x2
  409794:	bl	409724 <ferror@plt+0x7724>
  409798:	ldp	x29, x30, [sp], #16
  40979c:	ret
  4097a0:	bl	409934 <ferror@plt+0x7934>
  4097a4:	stp	x29, x30, [sp, #-16]!
  4097a8:	mov	x29, sp
  4097ac:	ldr	x3, [x1]
  4097b0:	cbz	x0, 4097e4 <ferror@plt+0x77e4>
  4097b4:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  4097b8:	movk	x4, #0x5554
  4097bc:	udiv	x4, x4, x2
  4097c0:	cmp	x4, x3
  4097c4:	b.ls	409818 <ferror@plt+0x7818>  // b.plast
  4097c8:	add	x4, x3, #0x1
  4097cc:	add	x3, x4, x3, lsr #1
  4097d0:	str	x3, [x1]
  4097d4:	mul	x1, x3, x2
  4097d8:	bl	409724 <ferror@plt+0x7724>
  4097dc:	ldp	x29, x30, [sp], #16
  4097e0:	ret
  4097e4:	cbnz	x3, 4097f8 <ferror@plt+0x77f8>
  4097e8:	mov	x3, #0x80                  	// #128
  4097ec:	udiv	x3, x3, x2
  4097f0:	cmp	x2, #0x80
  4097f4:	cinc	x3, x3, hi  // hi = pmore
  4097f8:	mul	x5, x3, x2
  4097fc:	umulh	x4, x3, x2
  409800:	cmp	x4, #0x0
  409804:	cset	x4, ne  // ne = any
  409808:	cmp	x5, #0x0
  40980c:	csinc	x4, x4, xzr, ge  // ge = tcont
  409810:	cbz	w4, 4097d0 <ferror@plt+0x77d0>
  409814:	bl	409934 <ferror@plt+0x7934>
  409818:	bl	409934 <ferror@plt+0x7934>
  40981c:	stp	x29, x30, [sp, #-16]!
  409820:	mov	x29, sp
  409824:	mov	x2, x1
  409828:	ldr	x1, [x1]
  40982c:	cbz	x0, 409858 <ferror@plt+0x7858>
  409830:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  409834:	movk	x3, #0x5553
  409838:	cmp	x1, x3
  40983c:	b.hi	409864 <ferror@plt+0x7864>  // b.pmore
  409840:	add	x3, x1, #0x1
  409844:	add	x1, x3, x1, lsr #1
  409848:	str	x1, [x2]
  40984c:	bl	409724 <ferror@plt+0x7724>
  409850:	ldp	x29, x30, [sp], #16
  409854:	ret
  409858:	cbz	x1, 409868 <ferror@plt+0x7868>
  40985c:	tbz	x1, #63, 409848 <ferror@plt+0x7848>
  409860:	bl	409934 <ferror@plt+0x7934>
  409864:	bl	409934 <ferror@plt+0x7934>
  409868:	mov	x1, #0x80                  	// #128
  40986c:	b	409848 <ferror@plt+0x7848>
  409870:	stp	x29, x30, [sp, #-32]!
  409874:	mov	x29, sp
  409878:	str	x19, [sp, #16]
  40987c:	mov	x19, x0
  409880:	bl	4096a8 <ferror@plt+0x76a8>
  409884:	mov	x2, x19
  409888:	mov	w1, #0x0                   	// #0
  40988c:	bl	401cf0 <memset@plt>
  409890:	ldr	x19, [sp, #16]
  409894:	ldp	x29, x30, [sp], #32
  409898:	ret
  40989c:	stp	x29, x30, [sp, #-16]!
  4098a0:	mov	x29, sp
  4098a4:	mul	x3, x0, x1
  4098a8:	umulh	x2, x0, x1
  4098ac:	cmp	x2, #0x0
  4098b0:	cset	x2, ne  // ne = any
  4098b4:	cmp	x3, #0x0
  4098b8:	csinc	x2, x2, xzr, ge  // ge = tcont
  4098bc:	cbnz	w2, 4098d0 <ferror@plt+0x78d0>
  4098c0:	bl	401d10 <calloc@plt>
  4098c4:	cbz	x0, 4098d0 <ferror@plt+0x78d0>
  4098c8:	ldp	x29, x30, [sp], #16
  4098cc:	ret
  4098d0:	bl	409934 <ferror@plt+0x7934>
  4098d4:	stp	x29, x30, [sp, #-32]!
  4098d8:	mov	x29, sp
  4098dc:	stp	x19, x20, [sp, #16]
  4098e0:	mov	x20, x0
  4098e4:	mov	x19, x1
  4098e8:	mov	x0, x1
  4098ec:	bl	4096a8 <ferror@plt+0x76a8>
  4098f0:	mov	x2, x19
  4098f4:	mov	x1, x20
  4098f8:	bl	401b00 <memcpy@plt>
  4098fc:	ldp	x19, x20, [sp, #16]
  409900:	ldp	x29, x30, [sp], #32
  409904:	ret
  409908:	stp	x29, x30, [sp, #-32]!
  40990c:	mov	x29, sp
  409910:	str	x19, [sp, #16]
  409914:	mov	x19, x0
  409918:	bl	401b30 <strlen@plt>
  40991c:	add	x1, x0, #0x1
  409920:	mov	x0, x19
  409924:	bl	4098d4 <ferror@plt+0x78d4>
  409928:	ldr	x19, [sp, #16]
  40992c:	ldp	x29, x30, [sp], #32
  409930:	ret
  409934:	stp	x29, x30, [sp, #-32]!
  409938:	mov	x29, sp
  40993c:	str	x19, [sp, #16]
  409940:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  409944:	ldr	w19, [x0, #688]
  409948:	mov	w2, #0x5                   	// #5
  40994c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  409950:	add	x1, x1, #0x40
  409954:	mov	x0, #0x0                   	// #0
  409958:	bl	401f40 <dcgettext@plt>
  40995c:	mov	x3, x0
  409960:	adrp	x2, 40c000 <ferror@plt+0xa000>
  409964:	add	x2, x2, #0x668
  409968:	mov	w1, #0x0                   	// #0
  40996c:	mov	w0, w19
  409970:	bl	401b60 <error@plt>
  409974:	bl	401dc0 <abort@plt>
  409978:	mov	x6, x0
  40997c:	sub	w3, w2, #0x1
  409980:	cbz	w2, 4099d0 <ferror@plt+0x79d0>
  409984:	ldr	x2, [x0]
  409988:	mov	w0, #0x0                   	// #0
  40998c:	sxtw	x1, w1
  409990:	mov	w7, #0x1                   	// #1
  409994:	mov	w5, #0x0                   	// #0
  409998:	b	4099b4 <ferror@plt+0x79b4>
  40999c:	mul	x2, x2, x1
  4099a0:	mov	w4, w5
  4099a4:	orr	w0, w0, w4
  4099a8:	sub	w3, w3, #0x1
  4099ac:	cmn	w3, #0x1
  4099b0:	b.eq	4099c8 <ferror@plt+0x79c8>  // b.none
  4099b4:	umulh	x4, x2, x1
  4099b8:	cbz	x4, 40999c <ferror@plt+0x799c>
  4099bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4099c0:	mov	w4, w7
  4099c4:	b	4099a4 <ferror@plt+0x79a4>
  4099c8:	str	x2, [x6]
  4099cc:	ret
  4099d0:	mov	w0, #0x0                   	// #0
  4099d4:	b	4099cc <ferror@plt+0x79cc>
  4099d8:	stp	x29, x30, [sp, #-96]!
  4099dc:	mov	x29, sp
  4099e0:	stp	x19, x20, [sp, #16]
  4099e4:	stp	x21, x22, [sp, #32]
  4099e8:	stp	x23, x24, [sp, #48]
  4099ec:	stp	x25, x26, [sp, #64]
  4099f0:	cmp	w2, #0x24
  4099f4:	b.hi	409a34 <ferror@plt+0x7a34>  // b.pmore
  4099f8:	mov	x25, x0
  4099fc:	mov	w24, w2
  409a00:	mov	x23, x3
  409a04:	mov	x21, x4
  409a08:	cmp	x1, #0x0
  409a0c:	add	x0, sp, #0x58
  409a10:	csel	x20, x0, x1, eq  // eq = none
  409a14:	bl	401fb0 <__errno_location@plt>
  409a18:	mov	x26, x0
  409a1c:	str	wzr, [x0]
  409a20:	ldrb	w19, [x25]
  409a24:	bl	401e30 <__ctype_b_loc@plt>
  409a28:	ldr	x2, [x0]
  409a2c:	mov	x0, x25
  409a30:	b	409a58 <ferror@plt+0x7a58>
  409a34:	adrp	x3, 40d000 <ferror@plt+0xb000>
  409a38:	add	x3, x3, #0x90
  409a3c:	mov	w2, #0x54                  	// #84
  409a40:	adrp	x1, 40d000 <ferror@plt+0xb000>
  409a44:	add	x1, x1, #0x58
  409a48:	adrp	x0, 40d000 <ferror@plt+0xb000>
  409a4c:	add	x0, x0, #0x68
  409a50:	bl	401fa0 <__assert_fail@plt>
  409a54:	ldrb	w19, [x0, #1]!
  409a58:	and	x1, x19, #0xff
  409a5c:	ldrh	w1, [x2, x1, lsl #1]
  409a60:	tbnz	w1, #13, 409a54 <ferror@plt+0x7a54>
  409a64:	mov	w22, #0x4                   	// #4
  409a68:	cmp	w19, #0x2d
  409a6c:	b.eq	409bb0 <ferror@plt+0x7bb0>  // b.none
  409a70:	mov	w2, w24
  409a74:	mov	x1, x20
  409a78:	mov	x0, x25
  409a7c:	bl	401b20 <strtoul@plt>
  409a80:	str	x0, [sp, #80]
  409a84:	ldr	x24, [x20]
  409a88:	cmp	x24, x25
  409a8c:	b.eq	409aac <ferror@plt+0x7aac>  // b.none
  409a90:	ldr	w1, [x26]
  409a94:	cbz	w1, 409b98 <ferror@plt+0x7b98>
  409a98:	mov	w22, #0x4                   	// #4
  409a9c:	cmp	w1, #0x22
  409aa0:	b.ne	409bb0 <ferror@plt+0x7bb0>  // b.any
  409aa4:	mov	w22, #0x1                   	// #1
  409aa8:	b	409b9c <ferror@plt+0x7b9c>
  409aac:	cbz	x21, 409da4 <ferror@plt+0x7da4>
  409ab0:	ldrb	w1, [x25]
  409ab4:	cbz	w1, 409bb0 <ferror@plt+0x7bb0>
  409ab8:	mov	x0, x21
  409abc:	bl	401e80 <strchr@plt>
  409ac0:	cbz	x0, 409dac <ferror@plt+0x7dac>
  409ac4:	mov	x0, #0x1                   	// #1
  409ac8:	str	x0, [sp, #80]
  409acc:	ldrb	w19, [x24]
  409ad0:	mov	w22, #0x0                   	// #0
  409ad4:	mov	w1, w19
  409ad8:	mov	x0, x21
  409adc:	bl	401e80 <strchr@plt>
  409ae0:	cbz	x0, 409bd4 <ferror@plt+0x7bd4>
  409ae4:	sub	w0, w19, #0x45
  409ae8:	and	w0, w0, #0xff
  409aec:	cmp	w0, #0x2f
  409af0:	b.hi	409bfc <ferror@plt+0x7bfc>  // b.pmore
  409af4:	mov	x2, #0x1                   	// #1
  409af8:	lsl	x0, x2, x0
  409afc:	mov	w25, #0x1                   	// #1
  409b00:	mov	w1, #0x400                 	// #1024
  409b04:	mov	x2, #0x8945                	// #35141
  409b08:	movk	x2, #0x30, lsl #16
  409b0c:	movk	x2, #0x8144, lsl #32
  409b10:	tst	x0, x2
  409b14:	b.eq	409b54 <ferror@plt+0x7b54>  // b.none
  409b18:	mov	w1, #0x30                  	// #48
  409b1c:	mov	x0, x21
  409b20:	bl	401e80 <strchr@plt>
  409b24:	cbz	x0, 409c08 <ferror@plt+0x7c08>
  409b28:	ldrb	w0, [x24, #1]
  409b2c:	cmp	w0, #0x44
  409b30:	b.eq	409c14 <ferror@plt+0x7c14>  // b.none
  409b34:	cmp	w0, #0x69
  409b38:	b.eq	409be4 <ferror@plt+0x7be4>  // b.none
  409b3c:	cmp	w0, #0x42
  409b40:	mov	w25, #0x2                   	// #2
  409b44:	csinc	w25, w25, wzr, eq  // eq = none
  409b48:	mov	w1, #0x400                 	// #1024
  409b4c:	mov	w0, #0x3e8                 	// #1000
  409b50:	csel	w1, w1, w0, ne  // ne = any
  409b54:	cmp	w19, #0x5a
  409b58:	b.eq	409d5c <ferror@plt+0x7d5c>  // b.none
  409b5c:	b.hi	409c7c <ferror@plt+0x7c7c>  // b.pmore
  409b60:	cmp	w19, #0x4d
  409b64:	b.eq	409cfc <ferror@plt+0x7cfc>  // b.none
  409b68:	b.hi	409c44 <ferror@plt+0x7c44>  // b.pmore
  409b6c:	cmp	w19, #0x45
  409b70:	b.eq	409d2c <ferror@plt+0x7d2c>  // b.none
  409b74:	b.ls	409c20 <ferror@plt+0x7c20>  // b.plast
  409b78:	cmp	w19, #0x47
  409b7c:	b.eq	409cc0 <ferror@plt+0x7cc0>  // b.none
  409b80:	cmp	w19, #0x4b
  409b84:	b.ne	409d6c <ferror@plt+0x7d6c>  // b.any
  409b88:	mov	w2, #0x1                   	// #1
  409b8c:	add	x0, sp, #0x50
  409b90:	bl	409978 <ferror@plt+0x7978>
  409b94:	b	409d80 <ferror@plt+0x7d80>
  409b98:	mov	w22, #0x0                   	// #0
  409b9c:	cbz	x21, 409bcc <ferror@plt+0x7bcc>
  409ba0:	ldrb	w19, [x24]
  409ba4:	cbnz	w19, 409ad4 <ferror@plt+0x7ad4>
  409ba8:	ldr	x0, [sp, #80]
  409bac:	str	x0, [x23]
  409bb0:	mov	w0, w22
  409bb4:	ldp	x19, x20, [sp, #16]
  409bb8:	ldp	x21, x22, [sp, #32]
  409bbc:	ldp	x23, x24, [sp, #48]
  409bc0:	ldp	x25, x26, [sp, #64]
  409bc4:	ldp	x29, x30, [sp], #96
  409bc8:	ret
  409bcc:	str	x0, [x23]
  409bd0:	b	409bb0 <ferror@plt+0x7bb0>
  409bd4:	ldr	x0, [sp, #80]
  409bd8:	str	x0, [x23]
  409bdc:	orr	w22, w22, #0x2
  409be0:	b	409bb0 <ferror@plt+0x7bb0>
  409be4:	ldrb	w0, [x24, #2]
  409be8:	cmp	w0, #0x42
  409bec:	mov	w25, #0x3                   	// #3
  409bf0:	csinc	w25, w25, wzr, eq  // eq = none
  409bf4:	mov	w1, #0x400                 	// #1024
  409bf8:	b	409b54 <ferror@plt+0x7b54>
  409bfc:	mov	w25, #0x1                   	// #1
  409c00:	mov	w1, #0x400                 	// #1024
  409c04:	b	409b54 <ferror@plt+0x7b54>
  409c08:	mov	w25, #0x1                   	// #1
  409c0c:	mov	w1, #0x400                 	// #1024
  409c10:	b	409b54 <ferror@plt+0x7b54>
  409c14:	mov	w25, #0x2                   	// #2
  409c18:	mov	w1, #0x3e8                 	// #1000
  409c1c:	b	409b54 <ferror@plt+0x7b54>
  409c20:	cmp	w19, #0x42
  409c24:	b.ne	409d6c <ferror@plt+0x7d6c>  // b.any
  409c28:	ldr	x0, [sp, #80]
  409c2c:	cmp	xzr, x0, lsr #54
  409c30:	b.ne	409d1c <ferror@plt+0x7d1c>  // b.any
  409c34:	lsl	x0, x0, #10
  409c38:	str	x0, [sp, #80]
  409c3c:	mov	w0, #0x0                   	// #0
  409c40:	b	409d80 <ferror@plt+0x7d80>
  409c44:	cmp	w19, #0x54
  409c48:	b.eq	409d3c <ferror@plt+0x7d3c>  // b.none
  409c4c:	cmp	w19, #0x59
  409c50:	b.ne	409c64 <ferror@plt+0x7c64>  // b.any
  409c54:	mov	w2, #0x8                   	// #8
  409c58:	add	x0, sp, #0x50
  409c5c:	bl	409978 <ferror@plt+0x7978>
  409c60:	b	409d80 <ferror@plt+0x7d80>
  409c64:	cmp	w19, #0x50
  409c68:	b.ne	409d6c <ferror@plt+0x7d6c>  // b.any
  409c6c:	mov	w2, #0x5                   	// #5
  409c70:	add	x0, sp, #0x50
  409c74:	bl	409978 <ferror@plt+0x7978>
  409c78:	b	409d80 <ferror@plt+0x7d80>
  409c7c:	cmp	w19, #0x6b
  409c80:	b.eq	409b88 <ferror@plt+0x7b88>  // b.none
  409c84:	b.ls	409cb0 <ferror@plt+0x7cb0>  // b.plast
  409c88:	cmp	w19, #0x74
  409c8c:	b.eq	409d3c <ferror@plt+0x7d3c>  // b.none
  409c90:	cmp	w19, #0x77
  409c94:	b.ne	409cf4 <ferror@plt+0x7cf4>  // b.any
  409c98:	ldr	x0, [sp, #80]
  409c9c:	tbnz	x0, #63, 409d4c <ferror@plt+0x7d4c>
  409ca0:	lsl	x0, x0, #1
  409ca4:	str	x0, [sp, #80]
  409ca8:	mov	w0, #0x0                   	// #0
  409cac:	b	409d80 <ferror@plt+0x7d80>
  409cb0:	cmp	w19, #0x63
  409cb4:	b.eq	409d7c <ferror@plt+0x7d7c>  // b.none
  409cb8:	cmp	w19, #0x67
  409cbc:	b.ne	409cd0 <ferror@plt+0x7cd0>  // b.any
  409cc0:	mov	w2, #0x3                   	// #3
  409cc4:	add	x0, sp, #0x50
  409cc8:	bl	409978 <ferror@plt+0x7978>
  409ccc:	b	409d80 <ferror@plt+0x7d80>
  409cd0:	cmp	w19, #0x62
  409cd4:	b.ne	409d6c <ferror@plt+0x7d6c>  // b.any
  409cd8:	ldr	x0, [sp, #80]
  409cdc:	cmp	xzr, x0, lsr #55
  409ce0:	b.ne	409d0c <ferror@plt+0x7d0c>  // b.any
  409ce4:	lsl	x0, x0, #9
  409ce8:	str	x0, [sp, #80]
  409cec:	mov	w0, #0x0                   	// #0
  409cf0:	b	409d80 <ferror@plt+0x7d80>
  409cf4:	cmp	w19, #0x6d
  409cf8:	b.ne	409d6c <ferror@plt+0x7d6c>  // b.any
  409cfc:	mov	w2, #0x2                   	// #2
  409d00:	add	x0, sp, #0x50
  409d04:	bl	409978 <ferror@plt+0x7978>
  409d08:	b	409d80 <ferror@plt+0x7d80>
  409d0c:	mov	x0, #0xffffffffffffffff    	// #-1
  409d10:	str	x0, [sp, #80]
  409d14:	mov	w0, #0x1                   	// #1
  409d18:	b	409d80 <ferror@plt+0x7d80>
  409d1c:	mov	x0, #0xffffffffffffffff    	// #-1
  409d20:	str	x0, [sp, #80]
  409d24:	mov	w0, #0x1                   	// #1
  409d28:	b	409d80 <ferror@plt+0x7d80>
  409d2c:	mov	w2, #0x6                   	// #6
  409d30:	add	x0, sp, #0x50
  409d34:	bl	409978 <ferror@plt+0x7978>
  409d38:	b	409d80 <ferror@plt+0x7d80>
  409d3c:	mov	w2, #0x4                   	// #4
  409d40:	add	x0, sp, #0x50
  409d44:	bl	409978 <ferror@plt+0x7978>
  409d48:	b	409d80 <ferror@plt+0x7d80>
  409d4c:	mov	x0, #0xffffffffffffffff    	// #-1
  409d50:	str	x0, [sp, #80]
  409d54:	mov	w0, #0x1                   	// #1
  409d58:	b	409d80 <ferror@plt+0x7d80>
  409d5c:	mov	w2, #0x7                   	// #7
  409d60:	add	x0, sp, #0x50
  409d64:	bl	409978 <ferror@plt+0x7978>
  409d68:	b	409d80 <ferror@plt+0x7d80>
  409d6c:	ldr	x0, [sp, #80]
  409d70:	str	x0, [x23]
  409d74:	orr	w22, w22, #0x2
  409d78:	b	409bb0 <ferror@plt+0x7bb0>
  409d7c:	mov	w0, #0x0                   	// #0
  409d80:	orr	w22, w22, w0
  409d84:	ldr	x0, [x20]
  409d88:	add	x1, x0, w25, sxtw
  409d8c:	str	x1, [x20]
  409d90:	ldrb	w1, [x0, w25, sxtw]
  409d94:	orr	w0, w22, #0x2
  409d98:	cmp	w1, #0x0
  409d9c:	csel	w22, w0, w22, ne  // ne = any
  409da0:	b	409ba8 <ferror@plt+0x7ba8>
  409da4:	mov	w22, #0x4                   	// #4
  409da8:	b	409bb0 <ferror@plt+0x7bb0>
  409dac:	mov	w22, #0x4                   	// #4
  409db0:	b	409bb0 <ferror@plt+0x7bb0>
  409db4:	stp	x29, x30, [sp, #-112]!
  409db8:	mov	x29, sp
  409dbc:	stp	x19, x20, [sp, #16]
  409dc0:	mov	w19, w0
  409dc4:	str	x2, [sp, #80]
  409dc8:	str	x3, [sp, #88]
  409dcc:	str	x4, [sp, #96]
  409dd0:	str	x5, [sp, #104]
  409dd4:	add	x0, sp, #0x70
  409dd8:	str	x0, [sp, #48]
  409ddc:	str	x0, [sp, #56]
  409de0:	add	x0, sp, #0x50
  409de4:	str	x0, [sp, #64]
  409de8:	mov	w0, #0xffffffe0            	// #-32
  409dec:	str	w0, [sp, #72]
  409df0:	str	wzr, [sp, #76]
  409df4:	cbz	w1, 409e38 <ferror@plt+0x7e38>
  409df8:	cmp	w1, #0x406
  409dfc:	b.eq	409ea0 <ferror@plt+0x7ea0>  // b.none
  409e00:	cmp	w1, #0xb
  409e04:	b.gt	40a000 <ferror@plt+0x8000>
  409e08:	tbz	w1, #31, 409fdc <ferror@plt+0x7fdc>
  409e0c:	ldr	w2, [sp, #72]
  409e10:	ldr	x0, [sp, #48]
  409e14:	tbnz	w2, #31, 40a094 <ferror@plt+0x8094>
  409e18:	add	x2, x0, #0xf
  409e1c:	and	x2, x2, #0xfffffffffffffff8
  409e20:	str	x2, [sp, #48]
  409e24:	ldr	x2, [x0]
  409e28:	mov	w0, w19
  409e2c:	bl	401ea0 <fcntl@plt>
  409e30:	mov	w20, w0
  409e34:	b	409e64 <ferror@plt+0x7e64>
  409e38:	ldr	w1, [sp, #72]
  409e3c:	ldr	x0, [sp, #48]
  409e40:	tbnz	w1, #31, 409e74 <ferror@plt+0x7e74>
  409e44:	add	x1, x0, #0xb
  409e48:	and	x1, x1, #0xfffffffffffffff8
  409e4c:	str	x1, [sp, #48]
  409e50:	ldr	w2, [x0]
  409e54:	mov	w1, #0x0                   	// #0
  409e58:	mov	w0, w19
  409e5c:	bl	401ea0 <fcntl@plt>
  409e60:	mov	w20, w0
  409e64:	mov	w0, w20
  409e68:	ldp	x19, x20, [sp, #16]
  409e6c:	ldp	x29, x30, [sp], #112
  409e70:	ret
  409e74:	add	w2, w1, #0x8
  409e78:	str	w2, [sp, #72]
  409e7c:	cmp	w2, #0x0
  409e80:	b.le	409e94 <ferror@plt+0x7e94>
  409e84:	add	x1, x0, #0xb
  409e88:	and	x1, x1, #0xfffffffffffffff8
  409e8c:	str	x1, [sp, #48]
  409e90:	b	409e50 <ferror@plt+0x7e50>
  409e94:	ldr	x0, [sp, #56]
  409e98:	add	x0, x0, w1, sxtw
  409e9c:	b	409e50 <ferror@plt+0x7e50>
  409ea0:	str	x21, [sp, #32]
  409ea4:	ldr	w1, [sp, #72]
  409ea8:	ldr	x0, [sp, #48]
  409eac:	tbnz	w1, #31, 409ef8 <ferror@plt+0x7ef8>
  409eb0:	add	x1, x0, #0xb
  409eb4:	and	x1, x1, #0xfffffffffffffff8
  409eb8:	str	x1, [sp, #48]
  409ebc:	ldr	w21, [x0]
  409ec0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  409ec4:	ldr	w0, [x0, #1544]
  409ec8:	tbnz	w0, #31, 409f88 <ferror@plt+0x7f88>
  409ecc:	mov	w2, w21
  409ed0:	mov	w1, #0x406                 	// #1030
  409ed4:	mov	w0, w19
  409ed8:	bl	401ea0 <fcntl@plt>
  409edc:	mov	w20, w0
  409ee0:	tbnz	w0, #31, 409f24 <ferror@plt+0x7f24>
  409ee4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  409ee8:	mov	w1, #0x1                   	// #1
  409eec:	str	w1, [x0, #1544]
  409ef0:	ldr	x21, [sp, #32]
  409ef4:	b	409e64 <ferror@plt+0x7e64>
  409ef8:	add	w2, w1, #0x8
  409efc:	str	w2, [sp, #72]
  409f00:	cmp	w2, #0x0
  409f04:	b.le	409f18 <ferror@plt+0x7f18>
  409f08:	add	x1, x0, #0xb
  409f0c:	and	x1, x1, #0xfffffffffffffff8
  409f10:	str	x1, [sp, #48]
  409f14:	b	409ebc <ferror@plt+0x7ebc>
  409f18:	ldr	x0, [sp, #56]
  409f1c:	add	x0, x0, w1, sxtw
  409f20:	b	409ebc <ferror@plt+0x7ebc>
  409f24:	bl	401fb0 <__errno_location@plt>
  409f28:	ldr	w0, [x0]
  409f2c:	cmp	w0, #0x16
  409f30:	b.ne	409ee4 <ferror@plt+0x7ee4>  // b.any
  409f34:	mov	w2, w21
  409f38:	mov	w1, #0x0                   	// #0
  409f3c:	mov	w0, w19
  409f40:	bl	401ea0 <fcntl@plt>
  409f44:	mov	w20, w0
  409f48:	tbnz	w0, #31, 40a0c0 <ferror@plt+0x80c0>
  409f4c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  409f50:	mov	w1, #0xffffffff            	// #-1
  409f54:	str	w1, [x0, #1544]
  409f58:	mov	w1, #0x1                   	// #1
  409f5c:	mov	w0, w20
  409f60:	bl	401ea0 <fcntl@plt>
  409f64:	tbnz	w0, #31, 409fb8 <ferror@plt+0x7fb8>
  409f68:	orr	w2, w0, #0x1
  409f6c:	mov	w1, #0x2                   	// #2
  409f70:	mov	w0, w20
  409f74:	bl	401ea0 <fcntl@plt>
  409f78:	cmn	w0, #0x1
  409f7c:	b.eq	409fb8 <ferror@plt+0x7fb8>  // b.none
  409f80:	ldr	x21, [sp, #32]
  409f84:	b	409e64 <ferror@plt+0x7e64>
  409f88:	mov	w2, w21
  409f8c:	mov	w1, #0x0                   	// #0
  409f90:	mov	w0, w19
  409f94:	bl	401ea0 <fcntl@plt>
  409f98:	mov	w20, w0
  409f9c:	tbnz	w0, #31, 40a0c8 <ferror@plt+0x80c8>
  409fa0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  409fa4:	ldr	w0, [x0, #1544]
  409fa8:	cmn	w0, #0x1
  409fac:	b.eq	409f58 <ferror@plt+0x7f58>  // b.none
  409fb0:	ldr	x21, [sp, #32]
  409fb4:	b	409e64 <ferror@plt+0x7e64>
  409fb8:	bl	401fb0 <__errno_location@plt>
  409fbc:	mov	x19, x0
  409fc0:	ldr	w21, [x0]
  409fc4:	mov	w0, w20
  409fc8:	bl	401d60 <close@plt>
  409fcc:	str	w21, [x19]
  409fd0:	mov	w20, #0xffffffff            	// #-1
  409fd4:	ldr	x21, [sp, #32]
  409fd8:	b	409e64 <ferror@plt+0x7e64>
  409fdc:	mov	x2, #0x1                   	// #1
  409fe0:	lsl	x2, x2, x1
  409fe4:	mov	x0, #0x515                 	// #1301
  409fe8:	tst	x2, x0
  409fec:	b.ne	40a03c <ferror@plt+0x803c>  // b.any
  409ff0:	mov	x0, #0xa0a                 	// #2570
  409ff4:	tst	x2, x0
  409ff8:	b.ne	40a02c <ferror@plt+0x802c>  // b.any
  409ffc:	b	409e0c <ferror@plt+0x7e0c>
  40a000:	sub	w0, w1, #0x400
  40a004:	cmp	w0, #0xa
  40a008:	b.hi	409e0c <ferror@plt+0x7e0c>  // b.pmore
  40a00c:	mov	x2, #0x1                   	// #1
  40a010:	lsl	x2, x2, x0
  40a014:	mov	x0, #0x2c5                 	// #709
  40a018:	tst	x2, x0
  40a01c:	b.ne	40a03c <ferror@plt+0x803c>  // b.any
  40a020:	mov	x0, #0x502                 	// #1282
  40a024:	tst	x2, x0
  40a028:	b.eq	409e0c <ferror@plt+0x7e0c>  // b.none
  40a02c:	mov	w0, w19
  40a030:	bl	401ea0 <fcntl@plt>
  40a034:	mov	w20, w0
  40a038:	b	409e64 <ferror@plt+0x7e64>
  40a03c:	ldr	w2, [sp, #72]
  40a040:	ldr	x0, [sp, #48]
  40a044:	tbnz	w2, #31, 40a068 <ferror@plt+0x8068>
  40a048:	add	x2, x0, #0xb
  40a04c:	and	x2, x2, #0xfffffffffffffff8
  40a050:	str	x2, [sp, #48]
  40a054:	ldr	w2, [x0]
  40a058:	mov	w0, w19
  40a05c:	bl	401ea0 <fcntl@plt>
  40a060:	mov	w20, w0
  40a064:	b	409e64 <ferror@plt+0x7e64>
  40a068:	add	w3, w2, #0x8
  40a06c:	str	w3, [sp, #72]
  40a070:	cmp	w3, #0x0
  40a074:	b.le	40a088 <ferror@plt+0x8088>
  40a078:	add	x2, x0, #0xb
  40a07c:	and	x2, x2, #0xfffffffffffffff8
  40a080:	str	x2, [sp, #48]
  40a084:	b	40a054 <ferror@plt+0x8054>
  40a088:	ldr	x0, [sp, #56]
  40a08c:	add	x0, x0, w2, sxtw
  40a090:	b	40a054 <ferror@plt+0x8054>
  40a094:	add	w3, w2, #0x8
  40a098:	str	w3, [sp, #72]
  40a09c:	cmp	w3, #0x0
  40a0a0:	b.le	40a0b4 <ferror@plt+0x80b4>
  40a0a4:	add	x2, x0, #0xf
  40a0a8:	and	x2, x2, #0xfffffffffffffff8
  40a0ac:	str	x2, [sp, #48]
  40a0b0:	b	409e24 <ferror@plt+0x7e24>
  40a0b4:	ldr	x0, [sp, #56]
  40a0b8:	add	x0, x0, w2, sxtw
  40a0bc:	b	409e24 <ferror@plt+0x7e24>
  40a0c0:	ldr	x21, [sp, #32]
  40a0c4:	b	409e64 <ferror@plt+0x7e64>
  40a0c8:	ldr	x21, [sp, #32]
  40a0cc:	b	409e64 <ferror@plt+0x7e64>
  40a0d0:	stp	x29, x30, [sp, #-32]!
  40a0d4:	mov	x29, sp
  40a0d8:	str	x19, [sp, #16]
  40a0dc:	mov	x19, x0
  40a0e0:	cbz	x0, 40a0ec <ferror@plt+0x80ec>
  40a0e4:	bl	401f50 <__freading@plt>
  40a0e8:	cbnz	w0, 40a100 <ferror@plt+0x8100>
  40a0ec:	mov	x0, x19
  40a0f0:	bl	401eb0 <fflush@plt>
  40a0f4:	ldr	x19, [sp, #16]
  40a0f8:	ldp	x29, x30, [sp], #32
  40a0fc:	ret
  40a100:	ldr	w0, [x19]
  40a104:	tbnz	w0, #8, 40a114 <ferror@plt+0x8114>
  40a108:	mov	x0, x19
  40a10c:	bl	401eb0 <fflush@plt>
  40a110:	b	40a0f4 <ferror@plt+0x80f4>
  40a114:	mov	w2, #0x1                   	// #1
  40a118:	mov	x1, #0x0                   	// #0
  40a11c:	mov	x0, x19
  40a120:	bl	40a16c <ferror@plt+0x816c>
  40a124:	b	40a108 <ferror@plt+0x8108>
  40a128:	ldr	x2, [x0, #40]
  40a12c:	ldr	x1, [x0, #32]
  40a130:	cmp	x2, x1
  40a134:	b.hi	40a164 <ferror@plt+0x8164>  // b.pmore
  40a138:	ldr	x1, [x0, #16]
  40a13c:	ldr	x2, [x0, #8]
  40a140:	sub	x1, x1, x2
  40a144:	ldr	w3, [x0]
  40a148:	mov	x2, #0x0                   	// #0
  40a14c:	tbz	w3, #8, 40a15c <ferror@plt+0x815c>
  40a150:	ldr	x2, [x0, #88]
  40a154:	ldr	x0, [x0, #72]
  40a158:	sub	x2, x2, x0
  40a15c:	add	x0, x1, x2
  40a160:	ret
  40a164:	mov	x0, #0x0                   	// #0
  40a168:	b	40a160 <ferror@plt+0x8160>
  40a16c:	stp	x29, x30, [sp, #-48]!
  40a170:	mov	x29, sp
  40a174:	stp	x19, x20, [sp, #16]
  40a178:	str	x21, [sp, #32]
  40a17c:	mov	x19, x0
  40a180:	mov	x20, x1
  40a184:	mov	w21, w2
  40a188:	ldr	x1, [x0, #16]
  40a18c:	ldr	x0, [x0, #8]
  40a190:	cmp	x1, x0
  40a194:	b.eq	40a1b8 <ferror@plt+0x81b8>  // b.none
  40a198:	mov	w2, w21
  40a19c:	mov	x1, x20
  40a1a0:	mov	x0, x19
  40a1a4:	bl	401e50 <fseeko@plt>
  40a1a8:	ldp	x19, x20, [sp, #16]
  40a1ac:	ldr	x21, [sp, #32]
  40a1b0:	ldp	x29, x30, [sp], #48
  40a1b4:	ret
  40a1b8:	ldr	x1, [x19, #40]
  40a1bc:	ldr	x0, [x19, #32]
  40a1c0:	cmp	x1, x0
  40a1c4:	b.ne	40a198 <ferror@plt+0x8198>  // b.any
  40a1c8:	ldr	x0, [x19, #72]
  40a1cc:	cbnz	x0, 40a198 <ferror@plt+0x8198>
  40a1d0:	mov	x0, x19
  40a1d4:	bl	401c20 <fileno@plt>
  40a1d8:	mov	w2, w21
  40a1dc:	mov	x1, x20
  40a1e0:	bl	401bf0 <lseek@plt>
  40a1e4:	cmn	x0, #0x1
  40a1e8:	b.eq	40a204 <ferror@plt+0x8204>  // b.none
  40a1ec:	ldr	w1, [x19]
  40a1f0:	and	w1, w1, #0xffffffef
  40a1f4:	str	w1, [x19]
  40a1f8:	str	x0, [x19, #144]
  40a1fc:	mov	w0, #0x0                   	// #0
  40a200:	b	40a1a8 <ferror@plt+0x81a8>
  40a204:	mov	w0, #0xffffffff            	// #-1
  40a208:	b	40a1a8 <ferror@plt+0x81a8>
  40a20c:	stp	x29, x30, [sp, #-64]!
  40a210:	mov	x29, sp
  40a214:	stp	x19, x20, [sp, #16]
  40a218:	stp	x21, x22, [sp, #32]
  40a21c:	mov	x19, x0
  40a220:	mov	x22, x1
  40a224:	mov	x21, x2
  40a228:	cmp	x0, #0x0
  40a22c:	add	x0, sp, #0x3c
  40a230:	csel	x19, x0, x19, eq  // eq = none
  40a234:	mov	x0, x19
  40a238:	bl	401af0 <mbrtowc@plt>
  40a23c:	mov	x20, x0
  40a240:	cmp	x21, #0x0
  40a244:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40a248:	b.hi	40a260 <ferror@plt+0x8260>  // b.pmore
  40a24c:	mov	x0, x20
  40a250:	ldp	x19, x20, [sp, #16]
  40a254:	ldp	x21, x22, [sp, #32]
  40a258:	ldp	x29, x30, [sp], #64
  40a25c:	ret
  40a260:	mov	w0, #0x0                   	// #0
  40a264:	bl	40a300 <ferror@plt+0x8300>
  40a268:	and	w0, w0, #0xff
  40a26c:	cbnz	w0, 40a24c <ferror@plt+0x824c>
  40a270:	ldrb	w0, [x22]
  40a274:	str	w0, [x19]
  40a278:	mov	x20, #0x1                   	// #1
  40a27c:	b	40a24c <ferror@plt+0x824c>
  40a280:	stp	x29, x30, [sp, #-48]!
  40a284:	mov	x29, sp
  40a288:	stp	x19, x20, [sp, #16]
  40a28c:	str	x21, [sp, #32]
  40a290:	mov	x19, x0
  40a294:	bl	401c00 <__fpending@plt>
  40a298:	mov	x21, x0
  40a29c:	mov	x0, x19
  40a2a0:	bl	402000 <ferror@plt>
  40a2a4:	mov	w20, w0
  40a2a8:	mov	x0, x19
  40a2ac:	bl	401c40 <fclose@plt>
  40a2b0:	cbnz	w20, 40a2dc <ferror@plt+0x82dc>
  40a2b4:	cbz	w0, 40a2cc <ferror@plt+0x82cc>
  40a2b8:	cbnz	x21, 40a2f0 <ferror@plt+0x82f0>
  40a2bc:	bl	401fb0 <__errno_location@plt>
  40a2c0:	ldr	w0, [x0]
  40a2c4:	cmp	w0, #0x9
  40a2c8:	csetm	w0, ne  // ne = any
  40a2cc:	ldp	x19, x20, [sp, #16]
  40a2d0:	ldr	x21, [sp, #32]
  40a2d4:	ldp	x29, x30, [sp], #48
  40a2d8:	ret
  40a2dc:	cbnz	w0, 40a2f8 <ferror@plt+0x82f8>
  40a2e0:	bl	401fb0 <__errno_location@plt>
  40a2e4:	str	wzr, [x0]
  40a2e8:	mov	w0, #0xffffffff            	// #-1
  40a2ec:	b	40a2cc <ferror@plt+0x82cc>
  40a2f0:	mov	w0, #0xffffffff            	// #-1
  40a2f4:	b	40a2cc <ferror@plt+0x82cc>
  40a2f8:	mov	w0, #0xffffffff            	// #-1
  40a2fc:	b	40a2cc <ferror@plt+0x82cc>
  40a300:	stp	x29, x30, [sp, #-32]!
  40a304:	mov	x29, sp
  40a308:	mov	x1, #0x0                   	// #0
  40a30c:	bl	401ff0 <setlocale@plt>
  40a310:	mov	w1, #0x1                   	// #1
  40a314:	cbz	x0, 40a350 <ferror@plt+0x8350>
  40a318:	str	x19, [sp, #16]
  40a31c:	mov	x19, x0
  40a320:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40a324:	add	x1, x1, #0xa0
  40a328:	bl	401e20 <strcmp@plt>
  40a32c:	mov	w1, #0x0                   	// #0
  40a330:	cbz	w0, 40a35c <ferror@plt+0x835c>
  40a334:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40a338:	add	x1, x1, #0xa8
  40a33c:	mov	x0, x19
  40a340:	bl	401e20 <strcmp@plt>
  40a344:	cmp	w0, #0x0
  40a348:	cset	w1, ne  // ne = any
  40a34c:	ldr	x19, [sp, #16]
  40a350:	mov	w0, w1
  40a354:	ldp	x29, x30, [sp], #32
  40a358:	ret
  40a35c:	ldr	x19, [sp, #16]
  40a360:	b	40a350 <ferror@plt+0x8350>
  40a364:	stp	x29, x30, [sp, #-16]!
  40a368:	mov	x29, sp
  40a36c:	mov	w0, #0xe                   	// #14
  40a370:	bl	401c60 <nl_langinfo@plt>
  40a374:	cbz	x0, 40a394 <ferror@plt+0x8394>
  40a378:	ldrb	w2, [x0]
  40a37c:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40a380:	add	x1, x1, #0xb0
  40a384:	cmp	w2, #0x0
  40a388:	csel	x0, x1, x0, eq  // eq = none
  40a38c:	ldp	x29, x30, [sp], #16
  40a390:	ret
  40a394:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40a398:	add	x0, x0, #0xb0
  40a39c:	b	40a38c <ferror@plt+0x838c>
  40a3a0:	adds	x0, x0, #0x20
  40a3a4:	b.cs	40a3d8 <ferror@plt+0x83d8>  // b.hs, b.nlast
  40a3a8:	stp	x29, x30, [sp, #-16]!
  40a3ac:	mov	x29, sp
  40a3b0:	bl	401c70 <malloc@plt>
  40a3b4:	mov	x2, x0
  40a3b8:	cbz	x0, 40a3d0 <ferror@plt+0x83d0>
  40a3bc:	add	x1, x0, #0x10
  40a3c0:	and	x1, x1, #0xffffffffffffffe0
  40a3c4:	add	x0, x1, #0x10
  40a3c8:	sub	x2, x0, x2
  40a3cc:	sturb	w2, [x0, #-1]
  40a3d0:	ldp	x29, x30, [sp], #16
  40a3d4:	ret
  40a3d8:	mov	x0, #0x0                   	// #0
  40a3dc:	ret
  40a3e0:	stp	x29, x30, [sp, #-16]!
  40a3e4:	mov	x29, sp
  40a3e8:	tst	x0, #0xf
  40a3ec:	b.ne	40a3fc <ferror@plt+0x83fc>  // b.any
  40a3f0:	tbnz	w0, #4, 40a400 <ferror@plt+0x8400>
  40a3f4:	ldp	x29, x30, [sp], #16
  40a3f8:	ret
  40a3fc:	bl	401dc0 <abort@plt>
  40a400:	ldurb	w1, [x0, #-1]
  40a404:	sub	x0, x0, x1
  40a408:	bl	401e60 <free@plt>
  40a40c:	b	40a3f4 <ferror@plt+0x83f4>
  40a410:	stp	x29, x30, [sp, #-32]!
  40a414:	mov	x29, sp
  40a418:	str	x19, [sp, #16]
  40a41c:	mov	w19, w0
  40a420:	bl	401c80 <wcwidth@plt>
  40a424:	tbnz	w0, #31, 40a434 <ferror@plt+0x8434>
  40a428:	ldr	x19, [sp, #16]
  40a42c:	ldp	x29, x30, [sp], #32
  40a430:	ret
  40a434:	mov	w0, w19
  40a438:	bl	401bd0 <iswcntrl@plt>
  40a43c:	cmp	w0, #0x0
  40a440:	cset	w0, eq  // eq = none
  40a444:	b	40a428 <ferror@plt+0x8428>
  40a448:	stp	x29, x30, [sp, #-48]!
  40a44c:	mov	x29, sp
  40a450:	stp	x19, x20, [sp, #16]
  40a454:	mov	x20, x0
  40a458:	mov	x19, x1
  40a45c:	ldr	x0, [x1], #24
  40a460:	cmp	x0, x1
  40a464:	b.eq	40a494 <ferror@plt+0x8494>  // b.none
  40a468:	str	x0, [x20]
  40a46c:	ldr	x0, [x19, #8]
  40a470:	str	x0, [x20, #8]
  40a474:	ldrb	w0, [x19, #16]
  40a478:	strb	w0, [x20, #16]
  40a47c:	cbz	w0, 40a488 <ferror@plt+0x8488>
  40a480:	ldr	w0, [x19, #20]
  40a484:	str	w0, [x20, #20]
  40a488:	ldp	x19, x20, [sp, #16]
  40a48c:	ldp	x29, x30, [sp], #48
  40a490:	ret
  40a494:	str	x21, [sp, #32]
  40a498:	add	x21, x20, #0x18
  40a49c:	ldr	x2, [x19, #8]
  40a4a0:	mov	x0, x21
  40a4a4:	bl	401b00 <memcpy@plt>
  40a4a8:	str	x21, [x20]
  40a4ac:	ldr	x21, [sp, #32]
  40a4b0:	b	40a46c <ferror@plt+0x846c>
  40a4b4:	ubfx	x2, x0, #5, #3
  40a4b8:	adrp	x1, 40d000 <ferror@plt+0xb000>
  40a4bc:	add	x1, x1, #0xb8
  40a4c0:	ldr	w1, [x1, x2, lsl #2]
  40a4c4:	lsr	w0, w1, w0
  40a4c8:	and	w0, w0, #0x1
  40a4cc:	ret
  40a4d0:	stp	x29, x30, [sp, #-128]!
  40a4d4:	mov	x29, sp
  40a4d8:	stp	x19, x20, [sp, #16]
  40a4dc:	mov	x19, x0
  40a4e0:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40a4e4:	cmp	x0, #0x1
  40a4e8:	b.hi	40a508 <ferror@plt+0x8508>  // b.pmore
  40a4ec:	mov	x0, x19
  40a4f0:	bl	401b30 <strlen@plt>
  40a4f4:	mov	x19, x0
  40a4f8:	mov	x0, x19
  40a4fc:	ldp	x19, x20, [sp, #16]
  40a500:	ldp	x29, x30, [sp], #128
  40a504:	ret
  40a508:	stp	x21, x22, [sp, #32]
  40a50c:	str	x23, [sp, #48]
  40a510:	str	x19, [sp, #80]
  40a514:	strb	wzr, [sp, #64]
  40a518:	stur	xzr, [sp, #68]
  40a51c:	strb	wzr, [sp, #76]
  40a520:	mov	x19, #0x0                   	// #0
  40a524:	add	x0, sp, #0x40
  40a528:	add	x20, sp, #0x44
  40a52c:	add	x21, x0, #0x24
  40a530:	adrp	x22, 40d000 <ferror@plt+0xb000>
  40a534:	add	x22, x22, #0xb8
  40a538:	b	40a5e4 <ferror@plt+0x85e4>
  40a53c:	mov	x0, x20
  40a540:	bl	401dd0 <mbsinit@plt>
  40a544:	cbz	w0, 40a624 <ferror@plt+0x8624>
  40a548:	mov	w0, #0x1                   	// #1
  40a54c:	strb	w0, [sp, #64]
  40a550:	ldr	x23, [sp, #80]
  40a554:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40a558:	mov	x1, x0
  40a55c:	mov	x0, x23
  40a560:	bl	409110 <ferror@plt+0x7110>
  40a564:	mov	x3, x20
  40a568:	mov	x2, x0
  40a56c:	mov	x1, x23
  40a570:	mov	x0, x21
  40a574:	bl	40a20c <ferror@plt+0x820c>
  40a578:	str	x0, [sp, #88]
  40a57c:	cmn	x0, #0x1
  40a580:	b.eq	40a644 <ferror@plt+0x8644>  // b.none
  40a584:	cmn	x0, #0x2
  40a588:	b.eq	40a654 <ferror@plt+0x8654>  // b.none
  40a58c:	cbnz	x0, 40a5ac <ferror@plt+0x85ac>
  40a590:	mov	x0, #0x1                   	// #1
  40a594:	str	x0, [sp, #88]
  40a598:	ldr	x0, [sp, #80]
  40a59c:	ldrb	w0, [x0]
  40a5a0:	cbnz	w0, 40a668 <ferror@plt+0x8668>
  40a5a4:	ldr	w0, [sp, #100]
  40a5a8:	cbnz	w0, 40a688 <ferror@plt+0x8688>
  40a5ac:	mov	w0, #0x1                   	// #1
  40a5b0:	strb	w0, [sp, #96]
  40a5b4:	mov	x0, x20
  40a5b8:	bl	401dd0 <mbsinit@plt>
  40a5bc:	cbz	w0, 40a5c4 <ferror@plt+0x85c4>
  40a5c0:	strb	wzr, [sp, #64]
  40a5c4:	ldr	w0, [sp, #100]
  40a5c8:	cbz	w0, 40a6b4 <ferror@plt+0x86b4>
  40a5cc:	add	x19, x19, #0x1
  40a5d0:	ldr	x1, [sp, #80]
  40a5d4:	ldr	x0, [sp, #88]
  40a5d8:	add	x1, x1, x0
  40a5dc:	str	x1, [sp, #80]
  40a5e0:	strb	wzr, [sp, #76]
  40a5e4:	ldrb	w0, [sp, #76]
  40a5e8:	cbnz	w0, 40a6a8 <ferror@plt+0x86a8>
  40a5ec:	ldrb	w0, [sp, #64]
  40a5f0:	cbnz	w0, 40a550 <ferror@plt+0x8550>
  40a5f4:	ldr	x2, [sp, #80]
  40a5f8:	ldrb	w1, [x2]
  40a5fc:	ubfx	x0, x1, #5, #3
  40a600:	ldr	w0, [x22, x0, lsl #2]
  40a604:	lsr	w0, w0, w1
  40a608:	tbz	w0, #0, 40a53c <ferror@plt+0x853c>
  40a60c:	mov	x0, #0x1                   	// #1
  40a610:	str	x0, [sp, #88]
  40a614:	ldrb	w1, [x2]
  40a618:	str	w1, [sp, #100]
  40a61c:	strb	w0, [sp, #96]
  40a620:	b	40a5c4 <ferror@plt+0x85c4>
  40a624:	adrp	x3, 40d000 <ferror@plt+0xb000>
  40a628:	add	x3, x3, #0xd8
  40a62c:	mov	w2, #0x96                  	// #150
  40a630:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a634:	add	x1, x1, #0x840
  40a638:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40a63c:	add	x0, x0, #0x850
  40a640:	bl	401fa0 <__assert_fail@plt>
  40a644:	mov	x0, #0x1                   	// #1
  40a648:	str	x0, [sp, #88]
  40a64c:	strb	wzr, [sp, #96]
  40a650:	b	40a5cc <ferror@plt+0x85cc>
  40a654:	ldr	x0, [sp, #80]
  40a658:	bl	401b30 <strlen@plt>
  40a65c:	str	x0, [sp, #88]
  40a660:	strb	wzr, [sp, #96]
  40a664:	b	40a5cc <ferror@plt+0x85cc>
  40a668:	adrp	x3, 40d000 <ferror@plt+0xb000>
  40a66c:	add	x3, x3, #0xd8
  40a670:	mov	w2, #0xb2                  	// #178
  40a674:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a678:	add	x1, x1, #0x840
  40a67c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40a680:	add	x0, x0, #0x868
  40a684:	bl	401fa0 <__assert_fail@plt>
  40a688:	adrp	x3, 40d000 <ferror@plt+0xb000>
  40a68c:	add	x3, x3, #0xd8
  40a690:	mov	w2, #0xb3                  	// #179
  40a694:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a698:	add	x1, x1, #0x840
  40a69c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40a6a0:	add	x0, x0, #0x880
  40a6a4:	bl	401fa0 <__assert_fail@plt>
  40a6a8:	ldrb	w0, [sp, #96]
  40a6ac:	cbz	w0, 40a5cc <ferror@plt+0x85cc>
  40a6b0:	b	40a5c4 <ferror@plt+0x85c4>
  40a6b4:	ldp	x21, x22, [sp, #32]
  40a6b8:	ldr	x23, [sp, #48]
  40a6bc:	b	40a4f8 <ferror@plt+0x84f8>
  40a6c0:	stp	x29, x30, [sp, #-16]!
  40a6c4:	mov	x29, sp
  40a6c8:	mov	w2, #0x3                   	// #3
  40a6cc:	mov	w1, #0x0                   	// #0
  40a6d0:	bl	409db4 <ferror@plt+0x7db4>
  40a6d4:	ldp	x29, x30, [sp], #16
  40a6d8:	ret
  40a6dc:	nop
  40a6e0:	stp	x29, x30, [sp, #-64]!
  40a6e4:	mov	x29, sp
  40a6e8:	stp	x19, x20, [sp, #16]
  40a6ec:	adrp	x20, 41e000 <ferror@plt+0x1c000>
  40a6f0:	add	x20, x20, #0xdf0
  40a6f4:	stp	x21, x22, [sp, #32]
  40a6f8:	adrp	x21, 41e000 <ferror@plt+0x1c000>
  40a6fc:	add	x21, x21, #0xde8
  40a700:	sub	x20, x20, x21
  40a704:	mov	w22, w0
  40a708:	stp	x23, x24, [sp, #48]
  40a70c:	mov	x23, x1
  40a710:	mov	x24, x2
  40a714:	bl	401ab8 <mbrtowc@plt-0x38>
  40a718:	cmp	xzr, x20, asr #3
  40a71c:	b.eq	40a748 <ferror@plt+0x8748>  // b.none
  40a720:	asr	x20, x20, #3
  40a724:	mov	x19, #0x0                   	// #0
  40a728:	ldr	x3, [x21, x19, lsl #3]
  40a72c:	mov	x2, x24
  40a730:	add	x19, x19, #0x1
  40a734:	mov	x1, x23
  40a738:	mov	w0, w22
  40a73c:	blr	x3
  40a740:	cmp	x20, x19
  40a744:	b.ne	40a728 <ferror@plt+0x8728>  // b.any
  40a748:	ldp	x19, x20, [sp, #16]
  40a74c:	ldp	x21, x22, [sp, #32]
  40a750:	ldp	x23, x24, [sp, #48]
  40a754:	ldp	x29, x30, [sp], #64
  40a758:	ret
  40a75c:	nop
  40a760:	ret
  40a764:	nop
  40a768:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  40a76c:	mov	x1, #0x0                   	// #0
  40a770:	ldr	x2, [x2, #664]
  40a774:	b	401bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a778 <.fini>:
  40a778:	stp	x29, x30, [sp, #-16]!
  40a77c:	mov	x29, sp
  40a780:	ldp	x29, x30, [sp], #16
  40a784:	ret
