

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 23:13:59 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.18|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 2.2  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 2.3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp)
	20  / (!tmp)
2 --> 
	3  / (!localFull_load)
	4  / (localFull_load)
3 --> 
	16  / true
4 --> 
	5  / true
5 --> 
	7  / (localEmpty_load)
	6  / (!localEmpty_load)
6 --> 
	7  / true
7 --> 
	8  / (localEmpty_load) | (localEmpty_load_1)
	6  / (!localEmpty_load & !localEmpty_load_1)
8 --> 
	10  / (localFull_load_1)
	9  / (!localFull_load_1)
9 --> 
	10  / true
10 --> 
	11  / (!localFull_load_1 & !localFull_load_2)
	12  / (localFull_load_1) | (localFull_load_2)
11 --> 
	9  / true
12 --> 
	14  / (localEmpty_load_2)
	13  / (!localEmpty_load_2)
13 --> 
	14  / true
14 --> 
	15  / (localEmpty_load_2) | (localEmpty_load_3)
	13  / (!localEmpty_load_2 & !localEmpty_load_3)
15 --> 
	16  / (tmp7)
	20  / (!tmp7)
16 --> 
	4  / (localFull_load & localFull_load_3)
	17  / (!localFull_load) | (!localFull_load_3)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	4  / (localFull_load_4)
	17  / (!localFull_load_4)
20 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_22 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !11

ST_1: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !15

ST_1: stg_24 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !19

ST_1: stg_25 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !23

ST_1: stg_26 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !27

ST_1: stg_27 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !31

ST_1: stg_28 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !37

ST_1: stg_29 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %currentIteration), !map !41

ST_1: stg_30 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !45

ST_1: stg_31 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: iterations_read [1/1] 0.00ns
:11  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:12  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:13  %localEmpty = alloca i1, align 1

ST_1: stg_35 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecWire(i32* %currentIteration, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_38 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp_5 [1/1] 0.00ns
:26  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6)

ST_1: stg_48 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_49 [1/1] 0.00ns
:28  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_1: tmp [1/1] 2.52ns
:29  %tmp = icmp sgt i32 %iterations_read, 0

ST_1: stg_51 [1/1] 1.30ns
:30  br i1 %tmp, label %1, label %.loopexit98

ST_1: full_read [1/1] 0.00ns
:2  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_1: stg_53 [1/1] 1.58ns
:3  store volatile i1 %full_read, i1* %localFull, align 1


 <State 2>: 1.66ns
ST_2: stg_54 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 0)

ST_2: stg_55 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_56 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: localFull_load [1/1] 0.00ns
:5  %localFull_load = load volatile i1* %localFull, align 1

ST_2: stg_58 [1/1] 1.66ns
:6  br i1 %localFull_load, label %.preheader, label %4


 <State 3>: 1.57ns
ST_3: stg_59 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: stg_60 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_3: stg_61 [1/1] 1.57ns
:2  br label %.preheader99


 <State 4>: 1.52ns
ST_4: stg_62 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_63 [1/1] 0.00ns
.preheader:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: localEmpty_1 [1/1] 0.00ns
.preheader:4  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_4: stg_65 [1/1] 1.52ns
.preheader:5  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 5>: 1.57ns
ST_5: result_reg2mem_1 [1/1] 0.00ns
.preheader:0  %result_reg2mem_1 = phi i1 [ %result_3_reg2mem, %2 ], [ true, %1 ], [ %result_reg2mem_0_ph, %6 ]

ST_5: j_1_reg2mem_1 [1/1] 0.00ns
.preheader:1  %j_1_reg2mem_1 = phi i32 [ %j_s, %2 ], [ 1, %1 ], [ %j_1_reg2mem_0_ph, %6 ]

ST_5: localEmpty_load [1/1] 0.00ns
.preheader:6  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_5: stg_69 [1/1] 1.30ns
.preheader:7  br i1 %localEmpty_load, label %.loopexit97, label %7

ST_5: stg_70 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_5: stg_71 [1/1] 1.57ns
:1  br label %9


 <State 6>: 1.52ns
ST_6: stg_72 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: localEmpty_2 [1/1] 0.00ns
:8  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_6: stg_74 [1/1] 1.52ns
:9  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1


 <State 7>: 5.18ns
ST_7: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ 0, %7 ], [ %i_1_reg2mem, %8 ]

ST_7: result_1_reg2mem [1/1] 0.00ns
:1  %result_1_reg2mem = phi i1 [ %result_reg2mem_1, %7 ], [ %result_1_s, %8 ]

ST_7: i_1_reg2mem [1/1] 0.00ns
:2  %i_1_reg2mem = phi i32 [ 1, %7 ], [ %i_s, %8 ]

ST_7: priorityIn_V_read [1/1] 0.00ns
:4  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_3 [1/1] 0.00ns
:5  %tmp_3 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_4 [1/1] 2.52ns
:6  %tmp_4 = icmp eq i32 %tmp_3, %op2_assign_reg2mem

ST_7: result_1_s [1/1] 1.37ns
:7  %result_1_s = and i1 %tmp_4, %result_1_reg2mem

ST_7: localEmpty_load_1 [1/1] 0.00ns
:10  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_7: i_s [1/1] 2.44ns
:11  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_7: stg_84 [1/1] 1.30ns
:12  br i1 %localEmpty_load_1, label %.loopexit97, label %8

ST_7: stg_85 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_7: stg_86 [1/1] 0.00ns
:1  br label %9

ST_7: stg_87 [1/1] 0.00ns
.loopexit97:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_88 [1/1] 0.00ns
.loopexit97:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: localFull_1 [1/1] 0.00ns
.loopexit97:3  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_7: stg_90 [1/1] 1.58ns
.loopexit97:4  store volatile i1 %localFull_1, i1* %localFull, align 1


 <State 8>: 1.57ns
ST_8: result_1_reg2mem_1 [1/1] 0.00ns
.loopexit97:0  %result_1_reg2mem_1 = phi i1 [ %result_reg2mem_1, %.preheader ], [ %result_1_s, %9 ]

ST_8: localFull_load_1 [1/1] 0.00ns
.loopexit97:5  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_8: stg_93 [1/1] 0.00ns
.loopexit97:6  br i1 %localFull_load_1, label %.loopexit96, label %10

ST_8: stg_94 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_8: stg_95 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_8: stg_96 [1/1] 1.57ns
:2  br label %12


 <State 9>: 1.58ns
ST_9: stg_97 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: localFull_3 [1/1] 0.00ns
:2  %localFull_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_9: stg_99 [1/1] 1.58ns
:3  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 10>: 2.44ns
ST_10: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ 1, %10 ], [ %i_1, %11 ]

ST_10: localFull_load_2 [1/1] 0.00ns
:4  %localFull_load_2 = load volatile i1* %localFull, align 1

ST_10: i_1 [1/1] 2.44ns
:5  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_10: stg_103 [1/1] 0.00ns
:6  br i1 %localFull_load_2, label %.loopexit96, label %11

ST_10: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_10: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_10: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_10: stg_107 [1/1] 0.00ns
.loopexit96:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: stg_108 [1/1] 0.00ns
.loopexit96:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: localEmpty_3 [1/1] 0.00ns
.loopexit96:2  %localEmpty_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_10: stg_110 [1/1] 1.52ns
.loopexit96:3  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 11>: 2.39ns
ST_11: stg_111 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_11: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_11: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_11: stg_114 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_11: stg_115 [1/1] 0.00ns
:6  br label %12


 <State 12>: 1.30ns
ST_12: localEmpty_load_2 [1/1] 0.00ns
.loopexit96:4  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

ST_12: stg_117 [1/1] 1.30ns
.loopexit96:5  br i1 %localEmpty_load_2, label %.loopexit, label %13

ST_12: stg_118 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_12: priorityIn_V_load_178 [1/1] 0.00ns
:1  %priorityIn_V_load_178 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_12: stg_120 [1/1] 1.30ns
:2  br label %15


 <State 13>: 1.52ns
ST_13: stg_121 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_13: priorityIn_V_read_1 [1/1] 0.00ns
:2  %priorityIn_V_read_1 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_13: localEmpty_4 [1/1] 0.00ns
:3  %localEmpty_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_13: stg_124 [1/1] 1.52ns
:4  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 14>: 4.62ns
ST_14: p_result_3_reg2mem [1/1] 0.00ns
:0  %p_result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %13 ], [ %p_result_s, %14 ]

ST_14: localEmpty_load_3 [1/1] 0.00ns
:5  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

ST_14: stg_127 [1/1] 1.30ns
:6  br i1 %localEmpty_load_3, label %.loopexit, label %14

ST_14: stg_128 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_14: priorityIn_V_read_2 [1/1] 0.00ns
:1  %priorityIn_V_read_2 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_14: ult [1/1] 1.88ns
:2  %ult = icmp ult i4 %priorityIn_V_read_2, %priorityIn_V_read_1

ST_14: rev [1/1] 1.37ns
:3  %rev = xor i1 %ult, true

ST_14: p_result_s [1/1] 1.37ns
:4  %p_result_s = and i1 %rev, %p_result_3_reg2mem

ST_14: stg_133 [1/1] 0.00ns
:5  br label %15

ST_14: stg_134 [1/1] 0.00ns
.loopexit:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_14: stg_135 [1/1] 0.00ns
.loopexit:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_14: tmp7 [1/1] 2.52ns
.loopexit:4  %tmp7 = icmp slt i32 %j_1_reg2mem_1, %iterations_read


 <State 15>: 2.44ns
ST_15: result_3_reg2mem [1/1] 0.00ns
.loopexit:0  %result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %.loopexit96 ], [ %p_result_3_reg2mem, %15 ]

ST_15: stg_138 [1/1] 0.00ns
.loopexit:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_15: j_s [1/1] 2.44ns
.loopexit:5  %j_s = add nsw i32 %j_1_reg2mem_1, 1

ST_15: stg_140 [1/1] 1.30ns
.loopexit:6  br i1 %tmp7, label %2, label %.loopexit98

ST_15: stg_141 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 %j_1_reg2mem_1)

ST_15: full_read_3 [1/1] 0.00ns
:2  %full_read_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_15: stg_143 [1/1] 1.58ns
:3  store volatile i1 %full_read_3, i1* %localFull, align 1

ST_15: stg_144 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 16>: 1.57ns
ST_16: stg_145 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_16: localFull_load_3 [1/1] 0.00ns
:5  %localFull_load_3 = load volatile i1* %localFull, align 1

ST_16: stg_147 [1/1] 0.00ns
:6  br i1 %localFull_load_3, label %.preheader, label %5

ST_16: stg_148 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_16: stg_149 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_16: stg_150 [1/1] 1.57ns
:2  br label %.preheader99

ST_16: result_reg2mem_0_ph [1/1] 0.00ns
.preheader99:0  %result_reg2mem_0_ph = phi i1 [ %result_3_reg2mem, %5 ], [ true, %4 ]

ST_16: j_1_reg2mem_0_ph [1/1] 0.00ns
.preheader99:1  %j_1_reg2mem_0_ph = phi i32 [ %j_s, %5 ], [ 1, %4 ]

ST_16: stg_153 [1/1] 1.57ns
.preheader99:2  br label %6


 <State 17>: 0.00ns
ST_17: stg_154 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_17: full_read_4 [1/1] 0.00ns
:2  %full_read_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_17: stg_156 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read_4)


 <State 18>: 1.58ns
ST_18: localFull_4 [1/1] 0.00ns
:5  %localFull_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_18: stg_158 [1/1] 1.58ns
:6  store volatile i1 %localFull_4, i1* %localFull, align 1


 <State 19>: 2.44ns
ST_19: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ %i, %3 ], [ 1, %.preheader99 ]

ST_19: stg_160 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_19: localFull_load_4 [1/1] 0.00ns
:7  %localFull_load_4 = load volatile i1* %localFull, align 1

ST_19: i [1/1] 2.44ns
:8  %i = add nsw i32 %i_reg2mem, 1

ST_19: stg_163 [1/1] 0.00ns
:9  br i1 %localFull_load_4, label %.preheader, label %3

ST_19: stg_164 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_19: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = trunc i32 %i_reg2mem to i4

ST_19: stg_166 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_2)

ST_19: stg_167 [1/1] 0.00ns
:3  br label %6


 <State 20>: 0.00ns
ST_20: result_reg2mem_2 [1/1] 0.00ns
.loopexit98:0  %result_reg2mem_2 = phi i1 [ true, %0 ], [ %result_3_reg2mem, %.loopexit ]

ST_20: empty_2 [1/1] 0.00ns
.loopexit98:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_5)

ST_20: stg_170 [1/1] 0.00ns
.loopexit98:2  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_20: stg_171 [1/1] 0.00ns
.loopexit98:3  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_20: stg_172 [1/1] 0.00ns
.loopexit98:4  ret i1 %result_reg2mem_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x44d31a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4591640; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x44cb960; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x44c0a60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x44e20e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x44be8d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x44be810; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x44e1570; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ currentIteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x44b0290; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x44a8450; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_21                 (specbitsmap    ) [ 000000000000000000000]
stg_22                 (specbitsmap    ) [ 000000000000000000000]
stg_23                 (specbitsmap    ) [ 000000000000000000000]
stg_24                 (specbitsmap    ) [ 000000000000000000000]
stg_25                 (specbitsmap    ) [ 000000000000000000000]
stg_26                 (specbitsmap    ) [ 000000000000000000000]
stg_27                 (specbitsmap    ) [ 000000000000000000000]
stg_28                 (specbitsmap    ) [ 000000000000000000000]
stg_29                 (specbitsmap    ) [ 000000000000000000000]
stg_30                 (specbitsmap    ) [ 000000000000000000000]
stg_31                 (spectopmodule  ) [ 000000000000000000000]
iterations_read        (read           ) [ 001111111111111111110]
localFull              (alloca         ) [ 011111111111111111110]
localEmpty             (alloca         ) [ 001111111111111111110]
stg_35                 (specwire       ) [ 000000000000000000000]
stg_36                 (specwire       ) [ 000000000000000000000]
stg_37                 (specifcore     ) [ 000000000000000000000]
stg_38                 (specwire       ) [ 000000000000000000000]
stg_39                 (specwire       ) [ 000000000000000000000]
stg_40                 (specwire       ) [ 000000000000000000000]
stg_41                 (specwire       ) [ 000000000000000000000]
stg_42                 (specwire       ) [ 000000000000000000000]
stg_43                 (specwire       ) [ 000000000000000000000]
stg_44                 (specwire       ) [ 000000000000000000000]
stg_45                 (specwire       ) [ 000000000000000000000]
stg_46                 (specifcore     ) [ 000000000000000000000]
tmp_5                  (specregionbegin) [ 001111111111111111111]
stg_48                 (specprotocol   ) [ 000000000000000000000]
stg_49                 (write          ) [ 000000000000000000000]
tmp                    (icmp           ) [ 010000000000000000000]
stg_51                 (br             ) [ 011111111111111111111]
full_read              (read           ) [ 000000000000000000000]
stg_53                 (store          ) [ 000000000000000000000]
stg_54                 (write          ) [ 000000000000000000000]
stg_55                 (specifcore     ) [ 000000000000000000000]
stg_56                 (write          ) [ 000000000000000000000]
localFull_load         (load           ) [ 001111111111111111110]
stg_58                 (br             ) [ 001111111111111111110]
stg_59                 (write          ) [ 000000000000000000000]
stg_60                 (write          ) [ 000000000000000000000]
stg_61                 (br             ) [ 000111111111111111110]
stg_62                 (wait           ) [ 000000000000000000000]
stg_63                 (write          ) [ 000000000000000000000]
localEmpty_1           (read           ) [ 000000000000000000000]
stg_65                 (store          ) [ 000000000000000000000]
result_reg2mem_1       (phi            ) [ 000011111000000000000]
j_1_reg2mem_1          (phi            ) [ 000011111111111100000]
localEmpty_load        (load           ) [ 000011111111111111110]
stg_69                 (br             ) [ 000011111111111111110]
stg_70                 (write          ) [ 000000000000000000000]
stg_71                 (br             ) [ 000011111111111111110]
stg_72                 (wait           ) [ 000000000000000000000]
localEmpty_2           (read           ) [ 000000000000000000000]
stg_74                 (store          ) [ 000000000000000000000]
op2_assign_reg2mem     (phi            ) [ 000000010000000000000]
result_1_reg2mem       (phi            ) [ 000000010000000000000]
i_1_reg2mem            (phi            ) [ 000011111111111111110]
priorityIn_V_read      (read           ) [ 000000000000000000000]
tmp_3                  (zext           ) [ 000000000000000000000]
tmp_4                  (icmp           ) [ 000000000000000000000]
result_1_s             (and            ) [ 000011111111111111110]
localEmpty_load_1      (load           ) [ 000011111111111111110]
i_s                    (add            ) [ 000011111111111111110]
stg_84                 (br             ) [ 000011111111111111110]
stg_85                 (write          ) [ 000000000000000000000]
stg_86                 (br             ) [ 000011111111111111110]
stg_87                 (wait           ) [ 000000000000000000000]
stg_88                 (write          ) [ 000000000000000000000]
localFull_1            (read           ) [ 000000000000000000000]
stg_90                 (store          ) [ 000000000000000000000]
result_1_reg2mem_1     (phi            ) [ 000000001111111100000]
localFull_load_1       (load           ) [ 000011111111111111110]
stg_93                 (br             ) [ 000000000000000000000]
stg_94                 (write          ) [ 000000000000000000000]
stg_95                 (write          ) [ 000000000000000000000]
stg_96                 (br             ) [ 000011111111111111110]
stg_97                 (wait           ) [ 000000000000000000000]
localFull_3            (read           ) [ 000000000000000000000]
stg_99                 (store          ) [ 000000000000000000000]
i_3_reg2mem            (phi            ) [ 000000000010000000000]
localFull_load_2       (load           ) [ 000011111111111111110]
i_1                    (add            ) [ 000011111111111111110]
stg_103                (br             ) [ 000000000000000000000]
tmp_s                  (sext           ) [ 000000000000000000000]
random_priorities_addr (getelementptr  ) [ 000000000001000000000]
stg_107                (wait           ) [ 000000000000000000000]
stg_108                (write          ) [ 000000000000000000000]
localEmpty_3           (read           ) [ 000000000000000000000]
stg_110                (store          ) [ 000000000000000000000]
stg_111                (write          ) [ 000000000000000000000]
random_priorities_load (load           ) [ 000000000000000000000]
tmp_1                  (trunc          ) [ 000000000000000000000]
stg_114                (write          ) [ 000000000000000000000]
stg_115                (br             ) [ 000011111111111111110]
localEmpty_load_2      (load           ) [ 000011111111111111110]
stg_117                (br             ) [ 000011111111111111110]
stg_118                (write          ) [ 000000000000000000000]
priorityIn_V_load_178  (read           ) [ 000000000000000000000]
stg_120                (br             ) [ 000011111111111111110]
stg_121                (wait           ) [ 000000000000000000000]
priorityIn_V_read_1    (read           ) [ 000011111111101111110]
localEmpty_4           (read           ) [ 000000000000000000000]
stg_124                (store          ) [ 000000000000000000000]
p_result_3_reg2mem     (phi            ) [ 000011111111111111110]
localEmpty_load_3      (load           ) [ 000011111111111111110]
stg_127                (br             ) [ 000011111111111111110]
stg_128                (write          ) [ 000000000000000000000]
priorityIn_V_read_2    (read           ) [ 000000000000000000000]
ult                    (icmp           ) [ 000000000000000000000]
rev                    (xor            ) [ 000000000000000000000]
p_result_s             (and            ) [ 000011111111111111110]
stg_133                (br             ) [ 000011111111111111110]
stg_134                (wait           ) [ 000000000000000000000]
stg_135                (write          ) [ 000000000000000000000]
tmp7                   (icmp           ) [ 000000000000000100000]
result_3_reg2mem       (phi            ) [ 011111000000000111111]
stg_138                (wait           ) [ 000000000000000000000]
j_s                    (add            ) [ 001111000000000011110]
stg_140                (br             ) [ 010011111111111111111]
stg_141                (write          ) [ 000000000000000000000]
full_read_3            (read           ) [ 000000000000000000000]
stg_143                (store          ) [ 000000000000000000000]
stg_144                (write          ) [ 000000000000000000000]
stg_145                (specifcore     ) [ 000000000000000000000]
localFull_load_3       (load           ) [ 000011111111111111110]
stg_147                (br             ) [ 001011111111111111110]
stg_148                (write          ) [ 000000000000000000000]
stg_149                (write          ) [ 000000000000000000000]
stg_150                (br             ) [ 000000000000000000000]
result_reg2mem_0_ph    (phi            ) [ 001011111111111111110]
j_1_reg2mem_0_ph       (phi            ) [ 001011111111111111110]
stg_153                (br             ) [ 000011111111111111110]
stg_154                (wait           ) [ 000000000000000000000]
full_read_4            (read           ) [ 000000000000000000000]
stg_156                (write          ) [ 000000000000000000000]
localFull_4            (read           ) [ 000000000000000000000]
stg_158                (store          ) [ 000000000000000000000]
i_reg2mem              (phi            ) [ 000000000000000000010]
stg_160                (specifcore     ) [ 000000000000000000000]
localFull_load_4       (load           ) [ 000011111111111111110]
i                      (add            ) [ 000011111111111111110]
stg_163                (br             ) [ 001011111111111111110]
stg_164                (write          ) [ 000000000000000000000]
tmp_2                  (trunc          ) [ 000000000000000000000]
stg_166                (write          ) [ 000000000000000000000]
stg_167                (br             ) [ 000011111111111111110]
result_reg2mem_2       (phi            ) [ 000000000000000000001]
empty_2                (specregionend  ) [ 000000000000000000000]
stg_170                (write          ) [ 000000000000000000000]
stg_171                (specifcore     ) [ 000000000000000000000]
stg_172                (ret            ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fullOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iterations">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterations"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finished">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currentIteration">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentIteration"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="random_priorities">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="localFull_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="localEmpty_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="iterations_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iterations_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_49/1 stg_56/2 stg_59/3 stg_63/4 stg_70/5 stg_85/7 stg_88/7 stg_94/8 stg_108/10 stg_111/11 stg_118/12 stg_128/14 stg_135/14 stg_144/15 stg_148/16 stg_164/19 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 localFull_1/7 localFull_3/9 full_read_3/15 full_read_4/17 localFull_4/18 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_54/2 stg_141/15 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/3 stg_95/8 stg_114/11 stg_149/16 stg_166/19 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/4 localEmpty_2/6 localEmpty_3/10 localEmpty_4/13 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/7 priorityIn_V_load_178/12 priorityIn_V_read_1/13 priorityIn_V_read_2/14 "/>
</bind>
</comp>

<comp id="149" class="1004" name="stg_156_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_156/17 "/>
</bind>
</comp>

<comp id="157" class="1004" name="stg_170_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_170/20 "/>
</bind>
</comp>

<comp id="165" class="1004" name="random_priorities_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/10 "/>
</bind>
</comp>

<comp id="177" class="1005" name="result_reg2mem_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="2"/>
<pin id="179" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="result_reg2mem_1_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="2"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="1" slack="1"/>
<pin id="187" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="6" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_1/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="j_1_reg2mem_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2"/>
<pin id="193" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_1_reg2mem_1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="2"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="32" slack="1"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="6" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_1/5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="op2_assign_reg2mem_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2"/>
<pin id="208" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="op2_assign_reg2mem_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/7 "/>
</bind>
</comp>

<comp id="217" class="1005" name="result_1_reg2mem_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="result_1_reg2mem_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_1_reg2mem_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_1_reg2mem_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="240" class="1005" name="result_1_reg2mem_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="5"/>
<pin id="242" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="result_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="result_1_reg2mem_1_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="3"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem_1/8 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_3_reg2mem_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2"/>
<pin id="253" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_3_reg2mem_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="2"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/10 "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_result_3_reg2mem_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_result_3_reg2mem_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="5"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_result_3_reg2mem/14 "/>
</bind>
</comp>

<comp id="273" class="1005" name="result_3_reg2mem_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="result_3_reg2mem_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="6"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3_reg2mem/15 "/>
</bind>
</comp>

<comp id="286" class="1005" name="result_reg2mem_0_ph_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="result_reg2mem_0_ph_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="11"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_0_ph/16 "/>
</bind>
</comp>

<comp id="300" class="1005" name="j_1_reg2mem_0_ph_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="j_1_reg2mem_0_ph_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="11"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_0_ph/16 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_reg2mem_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="3"/>
<pin id="315" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_reg2mem_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="3"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/19 "/>
</bind>
</comp>

<comp id="324" class="1005" name="result_reg2mem_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="13"/>
<pin id="326" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="result_reg2mem_2 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="result_reg2mem_2_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="13"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_2/20 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/1 stg_90/7 stg_99/9 stg_143/15 stg_158/18 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/2 localFull_load_1/8 localFull_load_2/10 localFull_load_3/16 localFull_load_4/19 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="2"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/4 stg_74/6 stg_110/10 stg_124/13 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="3"/>
<pin id="352" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/5 localEmpty_load_1/7 localEmpty_load_2/12 localEmpty_load_3/14 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="result_1_s_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_s_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="ult_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="1"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/14 "/>
</bind>
</comp>

<comp id="402" class="1004" name="rev_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/14 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_result_s_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_s/14 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp7_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="8"/>
<pin id="416" dir="0" index="1" bw="32" slack="11"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp7/14 "/>
</bind>
</comp>

<comp id="419" class="1004" name="j_s_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="9"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/15 "/>
</bind>
</comp>

<comp id="425" class="1004" name="i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/19 "/>
</bind>
</comp>

<comp id="436" class="1005" name="iterations_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="11"/>
<pin id="438" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="iterations_read "/>
</bind>
</comp>

<comp id="441" class="1005" name="localFull_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="447" class="1005" name="localEmpty_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="2"/>
<pin id="449" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="456" class="1005" name="localFull_load_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="12"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load "/>
</bind>
</comp>

<comp id="460" class="1005" name="localEmpty_load_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="2"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="464" class="1005" name="result_1_s_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="473" class="1005" name="i_s_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="478" class="1005" name="localFull_load_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="2"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="i_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="random_priorities_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="localEmpty_load_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="2"/>
<pin id="497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load_2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="priorityIn_V_read_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="1"/>
<pin id="501" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="priorityIn_V_read_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="p_result_s_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp7_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="516" class="1005" name="j_s_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_s "/>
</bind>
</comp>

<comp id="528" class="1005" name="i_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="70" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="80" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="112" pin="2"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="88" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="74" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="181" pin="6"/><net_sink comp="177" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="196" pin="6"/><net_sink comp="191" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="177" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="238"><net_src comp="227" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="249"><net_src comp="177" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="271"><net_src comp="240" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="283"><net_src comp="240" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="262" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="74" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="297"><net_src comp="273" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="311"><net_src comp="300" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="316"><net_src comp="56" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="273" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="112" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="349"><net_src comp="135" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="98" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="142" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="210" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="220" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="232" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="255" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="255" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="395"><net_src comp="172" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="401"><net_src comp="142" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="265" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="191" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="191" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="317" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="317" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="439"><net_src comp="98" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="444"><net_src comp="90" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="450"><net_src comp="94" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="459"><net_src comp="342" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="350" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="369" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="476"><net_src comp="375" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="481"><net_src comp="342" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="381" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="493"><net_src comp="165" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="498"><net_src comp="350" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="142" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="510"><net_src comp="408" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="515"><net_src comp="414" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="419" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="531"><net_src comp="425" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="317" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {3 8 11 16 19 }
	Port: cmdOut_V | {1 2 3 4 5 7 8 10 11 12 14 15 16 19 }
	Port: fullOut | {17 }
	Port: finished | {20 }
	Port: currentIteration | {2 15 }
  - Chain level:
	State 1
		stg_51 : 1
	State 2
		stg_58 : 1
	State 3
	State 4
	State 5
		stg_69 : 1
	State 6
	State 7
		tmp_4 : 1
		result_1_s : 2
		i_s : 1
		stg_84 : 1
	State 8
		stg_93 : 1
	State 9
	State 10
		i_1 : 1
		stg_103 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
	State 11
		tmp_1 : 1
		stg_114 : 2
	State 12
		stg_117 : 1
	State 13
	State 14
		stg_127 : 1
		rev : 1
		p_result_s : 1
	State 15
	State 16
		stg_147 : 1
		result_reg2mem_0_ph : 1
		j_1_reg2mem_0_ph : 1
	State 17
	State 18
	State 19
		i : 1
		stg_163 : 1
		tmp_2 : 1
		stg_166 : 2
	State 20
		stg_172 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_s_fu_375         |    0    |    32   |
|    add   |         i_1_fu_381         |    0    |    32   |
|          |         j_s_fu_419         |    0    |    32   |
|          |          i_fu_425          |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_353         |    0    |    40   |
|   icmp   |        tmp_4_fu_363        |    0    |    40   |
|          |         ult_fu_397         |    0    |    4    |
|          |         tmp7_fu_414        |    0    |    40   |
|----------|----------------------------|---------|---------|
|    and   |      result_1_s_fu_369     |    0    |    1    |
|          |      p_result_s_fu_408     |    0    |    1    |
|----------|----------------------------|---------|---------|
|    xor   |         rev_fu_402         |    0    |    1    |
|----------|----------------------------|---------|---------|
|          | iterations_read_read_fu_98 |    0    |    0    |
|   read   |       grp_read_fu_112      |    0    |    0    |
|          |       grp_read_fu_135      |    0    |    0    |
|          |       grp_read_fu_142      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      grp_write_fu_104      |    0    |    0    |
|          |      grp_write_fu_118      |    0    |    0    |
|   write  |      grp_write_fu_127      |    0    |    0    |
|          |    stg_156_write_fu_149    |    0    |    0    |
|          |    stg_170_write_fu_157    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        tmp_3_fu_359        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        tmp_s_fu_387        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_1_fu_392        |    0    |    0    |
|          |        tmp_2_fu_431        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   255   |
|----------|----------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      i_1_reg2mem_reg_227     |   32   |
|          i_1_reg_485         |   32   |
|      i_3_reg2mem_reg_251     |   32   |
|       i_reg2mem_reg_313      |   32   |
|           i_reg_528          |   32   |
|          i_s_reg_473         |   32   |
|    iterations_read_reg_436   |   32   |
|   j_1_reg2mem_0_ph_reg_300   |   32   |
|     j_1_reg2mem_1_reg_191    |   32   |
|          j_s_reg_516         |   32   |
|   localEmpty_load_2_reg_495  |    1   |
|    localEmpty_load_reg_460   |    1   |
|      localEmpty_reg_447      |    1   |
|   localFull_load_1_reg_478   |    1   |
|    localFull_load_reg_456    |    1   |
|       localFull_reg_441      |    1   |
|  op2_assign_reg2mem_reg_206  |   32   |
|  p_result_3_reg2mem_reg_262  |    1   |
|      p_result_s_reg_507      |    1   |
|  priorityIn_V_read_1_reg_499 |    4   |
|random_priorities_addr_reg_490|    8   |
|  result_1_reg2mem_1_reg_240  |    1   |
|   result_1_reg2mem_reg_217   |    1   |
|      result_1_s_reg_464      |    1   |
|   result_3_reg2mem_reg_273   |    1   |
|  result_reg2mem_0_ph_reg_286 |    1   |
|   result_reg2mem_1_reg_177   |    1   |
|   result_reg2mem_2_reg_324   |    1   |
|         tmp7_reg_512         |    1   |
+------------------------------+--------+
|             Total            |   380  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_104      |  p2  |   3  |   2  |    6   |
|       grp_write_fu_118      |  p2  |   2  |  32  |   64   ||    32   |
|       grp_write_fu_127      |  p2  |   4  |   4  |   16   ||    4    |
|      grp_access_fu_172      |  p0  |   2  |   8  |   16   ||    8    |
|   result_reg2mem_1_reg_177  |  p0  |   2  |   1  |    2   ||    1    |
|    j_1_reg2mem_1_reg_191    |  p0  |   2  |  32  |   64   ||    32   |
|     i_1_reg2mem_reg_227     |  p0  |   2  |  32  |   64   ||    32   |
| result_reg2mem_0_ph_reg_286 |  p0  |   2  |   1  |    2   ||    1    |
|   j_1_reg2mem_0_ph_reg_300  |  p0  |   2  |  32  |   64   ||    32   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   298  || 13.2505 ||   142   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   255  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   142  |
|  Register |    -   |    -   |   380  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   13   |   380  |   397  |
+-----------+--------+--------+--------+--------+
