#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 24 01:16:14 2022
# Process ID: 17264
# Current directory: C:/Users/yasem/Vivado/cn2/riscv/riscv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20320 C:\Users\yasem\Vivado\cn2\riscv\riscv\riscv.xpr
# Log file: C:/Users/yasem/Vivado/cn2/riscv/riscv/vivado.log
# Journal file: C:/Users/yasem/Vivado/cn2/riscv/riscv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yasem/Vivado/cn2/riscv' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.gen/sources_1', nor could it be found using path 'C:/Users/yasem/Vivado/cn2/riscv/riscv.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.180 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim/code.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/RISC_V_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_IF_ID
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_ID' is not allowed [C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/RISC_V_IF_ID.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sim_1/new/RISC_V_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto 2744a063241448b2b6090420b133e69a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_behav xil_defaultlib.RISC_V_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2744a063241448b2b6090420b133e69a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_behav xil_defaultlib.RISC_V_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.RISC_V_IF_ID
Compiling module xil_defaultlib.RISC_V_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim/xsim.dir/RISC_V_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 24 01:17:00 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_TB_behav -key {Behavioral:sim_1:Functional:RISC_V_TB} -tclbatch {RISC_V_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source RISC_V_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sim_1/new/RISC_V_TB.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1126.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 24 01:30:17 2022...
