<dec f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='54' type='349'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='52'>// RV64IB rotates, directly matching the semantics of the named RISC-V
  // instructions.</doc>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='24874' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenDAGISel.inc' l='24874' u='r' c='_ZN4llvm17RISCVDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1599' u='r' c='_ZL15getRISCVWOpcodej'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2131' c='_ZNK4llvm19RISCVTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2428' c='_ZNK4llvm19RISCVTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4086' c='_ZNK4llvm19RISCVTargetLowering17getTargetNodeNameEj'/>
