Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan 19 15:40:20 2023
| Host         : LAPTOP-QCG3VAHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.345        0.000                      0                  148        0.067        0.000                      0                  148        4.020        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.345        0.000                      0                  148        0.067        0.000                      0                  148        4.020        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 2.239ns (39.584%)  route 3.417ns (60.416%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.708     5.310    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/Q
                         net (fo=4, routed)           0.932     6.698    design_1_i/clk_seg_seven_0/inst/count_reg[25]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.124     6.822 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.636     7.459    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          1.526     9.109    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  design_1_i/clk_seg_seven_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.323     9.556    design_1_i/clk_seg_seven_0/inst/count[4]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.063 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.519    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.967 r  design_1_i/clk_seg_seven_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.967    design_1_i/clk_seg_seven_0/inst/count_reg[28]_i_1_n_6
    SLICE_X5Y106         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y106         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[29]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 2.218ns (39.358%)  route 3.417ns (60.641%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.708     5.310    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/Q
                         net (fo=4, routed)           0.932     6.698    design_1_i/clk_seg_seven_0/inst/count_reg[25]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.124     6.822 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.636     7.459    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          1.526     9.109    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  design_1_i/clk_seg_seven_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.323     9.556    design_1_i/clk_seg_seven_0/inst/count[4]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.063 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.519    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.946 r  design_1_i/clk_seg_seven_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.946    design_1_i/clk_seg_seven_0/inst/count_reg[28]_i_1_n_4
    SLICE_X5Y106         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y106         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[31]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.144ns (38.552%)  route 3.417ns (61.448%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.708     5.310    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/Q
                         net (fo=4, routed)           0.932     6.698    design_1_i/clk_seg_seven_0/inst/count_reg[25]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.124     6.822 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.636     7.459    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          1.526     9.109    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  design_1_i/clk_seg_seven_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.323     9.556    design_1_i/clk_seg_seven_0/inst/count[4]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.063 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.519    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.872 r  design_1_i/clk_seg_seven_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.872    design_1_i/clk_seg_seven_0/inst/count_reg[28]_i_1_n_5
    SLICE_X5Y106         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y106         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[30]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 2.128ns (38.374%)  route 3.417ns (61.626%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.708     5.310    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/Q
                         net (fo=4, routed)           0.932     6.698    design_1_i/clk_seg_seven_0/inst/count_reg[25]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.124     6.822 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.636     7.459    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          1.526     9.109    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  design_1_i/clk_seg_seven_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.323     9.556    design_1_i/clk_seg_seven_0/inst/count[4]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.063 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.519    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.633    design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.856 r  design_1_i/clk_seg_seven_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.856    design_1_i/clk_seg_seven_0/inst/count_reg[28]_i_1_n_7
    SLICE_X5Y106         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y106         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[28]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.239ns (40.476%)  route 3.293ns (59.524%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.709     5.311    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y102         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  design_1_i/clk_seg_seven_0/inst/count_reg[13]/Q
                         net (fo=4, routed)           1.300     7.067    design_1_i/clk_seg_seven_0/inst/count_reg[13]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_9/O
                         net (fo=1, routed)           0.520     7.711    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_9_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.835 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_5/O
                         net (fo=64, routed)          0.904     8.739    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_5_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.863 r  design_1_i/clk_seg_seven_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.569     9.431    design_1_i/clk_seg_seven_0/inst/count[0]_i_4_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.938 r  design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.939    design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.395    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.509    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.843 r  design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.843    design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1_n_6
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.218ns (40.249%)  route 3.293ns (59.751%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.709     5.311    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y102         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  design_1_i/clk_seg_seven_0/inst/count_reg[13]/Q
                         net (fo=4, routed)           1.300     7.067    design_1_i/clk_seg_seven_0/inst/count_reg[13]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_9/O
                         net (fo=1, routed)           0.520     7.711    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_9_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.835 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_5/O
                         net (fo=64, routed)          0.904     8.739    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_5_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.863 r  design_1_i/clk_seg_seven_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.569     9.431    design_1_i/clk_seg_seven_0/inst/count[0]_i_4_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.938 r  design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.939    design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.395    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.509    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.822 r  design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.822    design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1_n_4
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[27]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 2.144ns (39.436%)  route 3.293ns (60.564%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.709     5.311    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y102         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  design_1_i/clk_seg_seven_0/inst/count_reg[13]/Q
                         net (fo=4, routed)           1.300     7.067    design_1_i/clk_seg_seven_0/inst/count_reg[13]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_9/O
                         net (fo=1, routed)           0.520     7.711    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_9_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.835 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_5/O
                         net (fo=64, routed)          0.904     8.739    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_5_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.863 r  design_1_i/clk_seg_seven_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.569     9.431    design_1_i/clk_seg_seven_0/inst/count[0]_i_4_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.938 r  design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.939    design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.395    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.509    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.748 r  design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.748    design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1_n_5
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[26]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.011ns (37.046%)  route 3.417ns (62.954%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.708     5.310    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/Q
                         net (fo=4, routed)           0.932     6.698    design_1_i/clk_seg_seven_0/inst/count_reg[25]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.124     6.822 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.636     7.459    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          1.526     9.109    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  design_1_i/clk_seg_seven_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.323     9.556    design_1_i/clk_seg_seven_0/inst/count[4]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.063 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.739 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.739    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_6
    SLICE_X5Y104         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y104         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[21]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 2.128ns (39.257%)  route 3.293ns (60.743%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.709     5.311    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y102         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  design_1_i/clk_seg_seven_0/inst/count_reg[13]/Q
                         net (fo=4, routed)           1.300     7.067    design_1_i/clk_seg_seven_0/inst/count_reg[13]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_9/O
                         net (fo=1, routed)           0.520     7.711    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_9_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     7.835 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_5/O
                         net (fo=64, routed)          0.904     8.739    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_5_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.863 r  design_1_i/clk_seg_seven_0/inst/count[0]_i_4/O
                         net (fo=1, routed)           0.569     9.431    design_1_i/clk_seg_seven_0/inst/count[0]_i_4_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.938 r  design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.939    design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.395    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.509    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.732 r  design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.732    design_1_i/clk_seg_seven_0/inst/count_reg[24]_i_1_n_7
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[24]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.990ns (36.802%)  route 3.417ns (63.198%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.708     5.310    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y105         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  design_1_i/clk_seg_seven_0/inst/count_reg[25]/Q
                         net (fo=4, routed)           0.932     6.698    design_1_i/clk_seg_seven_0/inst/count_reg[25]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.124     6.822 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6/O
                         net (fo=1, routed)           0.636     7.459    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_6_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2/O
                         net (fo=64, routed)          1.526     9.109    design_1_i/clk_seg_seven_0/inst/out_signal_INST_0_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  design_1_i/clk_seg_seven_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.323     9.556    design_1_i/clk_seg_seven_0/inst/count[4]_i_4_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.063 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    design_1_i/clk_seg_seven_0/inst/count_reg[8]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/clk_seg_seven_0/inst/count_reg[12]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.405    design_1_i/clk_seg_seven_0/inst/count_reg[16]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.718 r  design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.718    design_1_i/clk_seg_seven_0/inst/count_reg[20]_i_1_n_4
    SLICE_X5Y104         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000    10.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.587    15.009    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y104         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[23]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.062    15.312    design_1_i/clk_seg_seven_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter6_reg_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X3Y101         FDRE                                         r  design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_reg[0]/Q
                         net (fo=1, routed)           0.056     1.715    design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_reg_n_0_[0]
    SLICE_X2Y101         SRL16E                                       r  design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter6_reg_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.872     2.037    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y101         SRL16E                                       r  design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter6_reg_reg[0]_srl6/CLK
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.648    design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter6_reg_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter8_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.323%)  route 0.297ns (58.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter8_reg/Q
                         net (fo=15, routed)          0.297     1.979    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_enable_reg_pp0_iter8
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.024 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0[4]_i_1/O
                         net (fo=1, routed)           0.000     2.024    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0[4]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.878     2.043    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X2Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[4]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     1.918    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_pp0_iter4_reg_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.604     1.523    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_reg[0]/Q
                         net (fo=1, routed)           0.102     1.766    design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_reg_n_0_[0]
    SLICE_X2Y95          SRL16E                                       r  design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_pp0_iter4_reg_reg[0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.877     2.042    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y95          SRL16E                                       r  design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_pp0_iter4_reg_reg[0]_srl4/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.648    design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_pp0_iter4_reg_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/output_V_172_reg_4228_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/output_V_155_reg_4266_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.605     1.524    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X3Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_172_reg_4228_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/seven_seg_0/inst/output_V_172_reg_4228_reg[2]/Q
                         net (fo=2, routed)           0.091     1.757    design_1_i/seven_seg_0/inst/p_Result_278_fu_3042_p4[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  design_1_i/seven_seg_0/inst/output_V_155_reg_4266[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    design_1_i/seven_seg_0/inst/output_V_155_reg_4266[2]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_155_reg_4266_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.878     2.043    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_155_reg_4266_reg[2]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     1.658    design_1_i/seven_seg_0/inst/output_V_155_reg_4266_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/output_V_172_reg_4228_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/tmp_116_reg_4256_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.604     1.523    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X7Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_172_reg_4228_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  design_1_i/seven_seg_0/inst/output_V_172_reg_4228_reg[6]/Q
                         net (fo=3, routed)           0.130     1.795    design_1_i/seven_seg_0/inst/output_V_172_reg_4228_reg_n_0_[6]
    SLICE_X3Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/tmp_116_reg_4256_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.878     2.043    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X3Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/tmp_116_reg_4256_reg[0]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.072     1.635    design_1_i/seven_seg_0/inst/tmp_116_reg_4256_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/clk_seg_seven_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_seg_seven_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.355ns (66.096%)  route 0.182ns (33.904%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.604     1.523    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  design_1_i/clk_seg_seven_0/inst/count_reg[3]/Q
                         net (fo=3, routed)           0.181     1.846    design_1_i/clk_seg_seven_0/inst/count_reg[3]
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  design_1_i/clk_seg_seven_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.891    design_1_i/clk_seg_seven_0/inst/count[0]_i_6_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.006 r  design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.006    design_1_i/clk_seg_seven_0/inst/count_reg[0]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.060 r  design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.060    design_1_i/clk_seg_seven_0/inst/count_reg[4]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.868     2.034    design_1_i/clk_seg_seven_0/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  design_1_i/clk_seg_seven_0/inst/count_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    design_1_i/clk_seg_seven_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.246ns (45.696%)  route 0.292ns (54.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y101         FDRE                                         r  design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter7_reg_reg[0]/Q
                         net (fo=21, routed)          0.292     1.959    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/refresh_signal_read_reg_3948_pp0_iter7_reg
    SLICE_X1Y99          LUT6 (Prop_lut6_I3_O)        0.098     2.057 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.057    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1[3]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.878     2.043    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X1Y99          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/output_V_167_reg_4136_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/output_V_169_reg_4173_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.072%)  route 0.115ns (44.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.604     1.523    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X4Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_167_reg_4136_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  design_1_i/seven_seg_0/inst/output_V_167_reg_4136_reg[3]/Q
                         net (fo=5, routed)           0.115     1.779    design_1_i/seven_seg_0/inst/output_V_167_reg_4136[3]
    SLICE_X7Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_169_reg_4173_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.875     2.040    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X7Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_169_reg_4173_reg[4]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.070     1.609    design_1_i/seven_seg_0/inst/output_V_169_reg_4173_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter7_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.443%)  route 0.295ns (54.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y101         FDRE                                         r  design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter7_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  design_1_i/seven_seg_0/inst/refresh_signal_read_reg_3948_pp0_iter7_reg_reg[0]/Q
                         net (fo=21, routed)          0.295     1.962    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/refresh_signal_read_reg_3948_pp0_iter7_reg
    SLICE_X1Y99          LUT6 (Prop_lut6_I4_O)        0.098     2.060 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.060    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1[5]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.878     2.043    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X1Y99          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[5]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_0/inst/output_V_167_reg_4136_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_0/inst/output_V_169_reg_4173_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.604     1.523    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X6Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_167_reg_4136_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  design_1_i/seven_seg_0/inst/output_V_167_reg_4136_reg[4]/Q
                         net (fo=4, routed)           0.059     1.730    design_1_i/seven_seg_0/inst/output_V_167_reg_4136[4]
    SLICE_X7Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_169_reg_4173_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.875     2.040    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X7Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_169_reg_4173_reg[5]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.023     1.559    design_1_i/seven_seg_0/inst/output_V_169_reg_4173_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk_0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y99     design_1_i/clk_seg_seven_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y101    design_1_i/clk_seg_seven_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y101    design_1_i/clk_seg_seven_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y102    design_1_i/clk_seg_seven_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y102    design_1_i/clk_seg_seven_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y102    design_1_i/clk_seg_seven_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y102    design_1_i/clk_seg_seven_0/inst/count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y103    design_1_i/clk_seg_seven_0/inst/count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y103    design_1_i/clk_seg_seven_0/inst/count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y98     design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y98     design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_110_reg_4018_pp0_iter3_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_110_reg_4018_pp0_iter3_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_pp0_iter4_reg_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_pp0_iter4_reg_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_293_reg_3962_pp0_iter6_reg_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_293_reg_3962_pp0_iter6_reg_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y98     design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y98     design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_110_reg_4018_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_110_reg_4018_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_pp0_iter4_reg_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_pp0_iter4_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_293_reg_3962_pp0_iter6_reg_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y95     design_1_i/seven_seg_0/inst/p_Result_293_reg_3962_pp0_iter6_reg_reg[0]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.980ns  (logic 4.270ns (47.555%)  route 4.710ns (52.445%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.710     5.312    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  design_1_i/seven_seg_0/inst/state_reg[2]/Q
                         net (fo=10, routed)          1.357     7.088    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/state[1]
    SLICE_X0Y97          LUT5 (Prop_lut5_I3_O)        0.296     7.384 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[1]_INST_0/O
                         net (fo=1, routed)           3.353    10.737    seg_seven_data_0_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.292 r  seg_seven_data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.292    seg_seven_data_0[1]
    R10                                                               r  seg_seven_data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_enable_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.519ns (52.611%)  route 4.071ns (47.389%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.710     5.312    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  design_1_i/seven_seg_0/inst/state_reg[2]/Q
                         net (fo=10, routed)          0.729     6.461    design_1_i/seven_seg_0/inst/state[2]
    SLICE_X1Y100         LUT3 (Prop_lut3_I0_O)        0.324     6.785 r  design_1_i/seven_seg_0/inst/seg_seven_enable[2]_INST_0/O
                         net (fo=1, routed)           3.341    10.126    seg_seven_enable_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.902 r  seg_seven_enable_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.902    seg_seven_enable_0[2]
    T9                                                                r  seg_seven_enable_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.416ns  (logic 4.292ns (51.001%)  route 4.124ns (48.999%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.710     5.312    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  design_1_i/seven_seg_0/inst/state_reg[2]/Q
                         net (fo=10, routed)          0.946     6.677    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I3_O)        0.296     6.973 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[0]_INST_0/O
                         net (fo=1, routed)           3.178    10.151    seg_seven_data_0_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.728 r  seg_seven_data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.728    seg_seven_data_0[0]
    T10                                                               r  seg_seven_data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.141ns (51.296%)  route 3.932ns (48.704%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.710     5.312    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  design_1_i/seven_seg_0/inst/state_reg[1]/Q
                         net (fo=12, routed)          1.006     6.774    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/state[0]
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.898 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[5]_INST_0/O
                         net (fo=1, routed)           2.926     9.824    seg_seven_data_0_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.385 r  seg_seven_data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.385    seg_seven_data_0[5]
    T11                                                               r  seg_seven_data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.176ns (53.038%)  route 3.697ns (46.962%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.726     5.329    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X2Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[4]/Q
                         net (fo=2, routed)           1.113     6.959    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0[4]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.083 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[4]_INST_0/O
                         net (fo=1, routed)           2.584     9.668    seg_seven_data_0_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.201 r  seg_seven_data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.201    seg_seven_data_0[4]
    P15                                                               r  seg_seven_data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 4.130ns (56.251%)  route 3.212ns (43.749%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.726     5.329    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X1Y99          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[3]/Q
                         net (fo=1, routed)           0.947     6.731    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0[3]
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.124     6.855 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[3]_INST_0/O
                         net (fo=1, routed)           2.266     9.121    seg_seven_data_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.671 r  seg_seven_data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.671    seg_seven_data_0[3]
    K13                                                               r  seg_seven_data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.140ns  (logic 4.117ns (57.663%)  route 3.023ns (42.337%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.710     5.312    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  design_1_i/seven_seg_0/inst/state_reg[1]/Q
                         net (fo=12, routed)          1.007     6.775    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/state[0]
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.899 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[6]_INST_0/O
                         net (fo=1, routed)           2.016     8.915    seg_seven_data_0_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.453 r  seg_seven_data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.453    seg_seven_data_0[6]
    L18                                                               r  seg_seven_data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_enable_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.963ns  (logic 4.267ns (61.279%)  route 2.696ns (38.721%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.710     5.312    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  design_1_i/seven_seg_0/inst/state_reg[2]/Q
                         net (fo=10, routed)          0.649     6.380    design_1_i/seven_seg_0/inst/state[2]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.296     6.676 r  design_1_i/seven_seg_0/inst/seg_seven_enable[3]_INST_0/O
                         net (fo=1, routed)           2.048     8.724    seg_seven_enable_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.276 r  seg_seven_enable_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.276    seg_seven_enable_0[3]
    J14                                                               r  seg_seven_enable_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_enable_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 4.344ns (63.171%)  route 2.532ns (36.829%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.710     5.312    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  design_1_i/seven_seg_0/inst/state_reg[0]/Q
                         net (fo=14, routed)          0.719     6.487    design_1_i/seven_seg_0/inst/seg_seven_enable[0]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.150     6.637 r  design_1_i/seven_seg_0/inst/seg_seven_enable[1]_INST_0/O
                         net (fo=1, routed)           1.813     8.451    seg_seven_enable_0_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    12.188 r  seg_seven_enable_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.188    seg_seven_enable_0[1]
    J18                                                               r  seg_seven_enable_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.828ns  (logic 4.208ns (61.628%)  route 2.620ns (38.372%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.710     5.312    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  design_1_i/seven_seg_0/inst/state_reg[2]/Q
                         net (fo=10, routed)          0.809     6.540    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/state[1]
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.296     6.836 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[2]_INST_0/O
                         net (fo=1, routed)           1.811     8.647    seg_seven_data_0_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.140 r  seg_seven_data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.140    seg_seven_data_0[2]
    K16                                                               r  seg_seven_data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_enable_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.377ns (74.189%)  route 0.479ns (25.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_1_i/seven_seg_0/inst/state_reg[0]/Q
                         net (fo=14, routed)          0.479     2.139    seg_seven_enable_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.375 r  seg_seven_enable_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.375    seg_seven_enable_0[0]
    J17                                                               r  seg_seven_enable_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.424ns (72.559%)  route 0.539ns (27.441%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.605     1.524    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X1Y99          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[6]/Q
                         net (fo=1, routed)           0.059     1.725    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0[6]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.770 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[6]_INST_0/O
                         net (fo=1, routed)           0.479     2.249    seg_seven_data_0_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.487 r  seg_seven_data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.487    seg_seven_data_0[6]
    L18                                                               r  seg_seven_data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.380ns (69.556%)  route 0.604ns (30.444%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_1_i/seven_seg_0/inst/state_reg[1]/Q
                         net (fo=12, routed)          0.211     1.870    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/state[0]
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.915 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[2]_INST_0/O
                         net (fo=1, routed)           0.393     2.309    seg_seven_data_0_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.503 r  seg_seven_data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.503    seg_seven_data_0[2]
    K16                                                               r  seg_seven_data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_enable_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.487ns (71.654%)  route 0.588ns (28.346%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_1_i/seven_seg_0/inst/state_reg[1]/Q
                         net (fo=12, routed)          0.194     1.854    design_1_i/seven_seg_0/inst/state[1]
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.048     1.902 r  design_1_i/seven_seg_0/inst/seg_seven_enable[1]_INST_0/O
                         net (fo=1, routed)           0.394     2.296    seg_seven_enable_0_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.594 r  seg_seven_enable_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.594    seg_seven_enable_0[1]
    J18                                                               r  seg_seven_enable_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_enable_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.439ns (67.751%)  route 0.685ns (32.249%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  design_1_i/seven_seg_0/inst/state_reg[1]/Q
                         net (fo=12, routed)          0.194     1.854    design_1_i/seven_seg_0/inst/state[1]
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.899 r  design_1_i/seven_seg_0/inst/seg_seven_enable[3]_INST_0/O
                         net (fo=1, routed)           0.491     2.389    seg_seven_enable_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.642 r  seg_seven_enable_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.642    seg_seven_enable_0[3]
    J14                                                               r  seg_seven_enable_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.477ns (67.073%)  route 0.725ns (32.927%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.599     1.518    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  design_1_i/seven_seg_0/inst/state_reg[2]/Q
                         net (fo=10, routed)          0.146     1.793    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/state[1]
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.098     1.891 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[3]_INST_0/O
                         net (fo=1, routed)           0.579     2.469    seg_seven_data_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.720 r  seg_seven_data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.720    seg_seven_data_0[3]
    K13                                                               r  seg_seven_data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.443ns (61.107%)  route 0.919ns (38.893%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.605     1.524    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X2Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[4]/Q
                         net (fo=2, routed)           0.138     1.827    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1[4]
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.045     1.872 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[4]_INST_0/O
                         net (fo=1, routed)           0.780     2.652    seg_seven_data_0_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.886 r  seg_seven_data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.886    seg_seven_data_0[4]
    P15                                                               r  seg_seven_data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.447ns (59.930%)  route 0.968ns (40.070%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.605     1.524    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X1Y99          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1_reg[5]/Q
                         net (fo=1, routed)           0.099     1.764    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q1[5]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.809 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[5]_INST_0/O
                         net (fo=1, routed)           0.869     2.678    seg_seven_data_0_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.939 r  seg_seven_data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.939    seg_seven_data_0[5]
    T11                                                               r  seg_seven_data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.442ns (55.257%)  route 1.168ns (44.743%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.605     1.524    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X0Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[1]/Q
                         net (fo=1, routed)           0.118     1.783    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0[1]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[1]_INST_0/O
                         net (fo=1, routed)           1.050     2.878    seg_seven_data_0_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.134 r  seg_seven_data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.134    seg_seven_data_0[1]
    R10                                                               r  seg_seven_data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_seven_data_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.463ns (53.579%)  route 1.268ns (46.421%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.605     1.524    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/ap_clk
    SLICE_X1Y98          FDRE                                         r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.276     1.942    design_1_i/seven_seg_0/inst/seven_segment_code_V_U/q0[0]
    SLICE_X1Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.987 r  design_1_i/seven_seg_0/inst/seven_segment_code_V_U/seg_seven_data[0]_INST_0/O
                         net (fo=1, routed)           0.992     2.978    seg_seven_data_0_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.256 r  seg_seven_data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.256    seg_seven_data_0[0]
    T10                                                               r  seg_seven_data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_0[6]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.646ns (39.886%)  route 2.481ns (60.114%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input_r_0[6] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  input_r_0_IBUF[6]_inst/O
                         net (fo=4, routed)           2.008     3.502    design_1_i/seven_seg_0/inst/input_r[6]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.654 r  design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4_i_1/O
                         net (fo=1, routed)           0.473     4.127    design_1_i/seven_seg_0/inst/output_V_157_fu_487_p3[3]
    SLICE_X2Y95          SRL16E                                       r  design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.605     5.028    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y95          SRL16E                                       r  design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/CLK

Slack:                    inf
  Source:                 input_r_0[6]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.646ns (44.963%)  route 2.015ns (55.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input_r_0[6] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  input_r_0_IBUF[6]_inst/O
                         net (fo=4, routed)           2.015     3.509    design_1_i/seven_seg_0/inst/input_r[6]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.152     3.661 r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968[1]_i_1/O
                         net (fo=1, routed)           0.000     3.661    design_1_i/seven_seg_0/inst/output_V_157_fu_487_p3[1]
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.605     5.028    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[1]/C

Slack:                    inf
  Source:                 input_r_0[6]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.618ns (44.539%)  route 2.015ns (55.461%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input_r_0[6] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  input_r_0_IBUF[6]_inst/O
                         net (fo=4, routed)           2.015     3.509    design_1_i/seven_seg_0/inst/input_r[6]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.124     3.633 r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968[0]_i_1/O
                         net (fo=1, routed)           0.000     3.633    design_1_i/seven_seg_0/inst/output_V_157_fu_487_p3[0]
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.605     5.028    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[0]/C

Slack:                    inf
  Source:                 input_r_0[6]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.626ns  (logic 1.618ns (44.627%)  route 2.008ns (55.373%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  input_r_0[6] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  input_r_0_IBUF[6]_inst/O
                         net (fo=4, routed)           2.008     3.502    design_1_i/seven_seg_0/inst/input_r[6]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.124     3.626 r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968[2]_i_1/O
                         net (fo=1, routed)           0.000     3.626    design_1_i/seven_seg_0/inst/output_V_157_fu_487_p3[2]
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.605     5.028    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_0
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter1_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.111%)  route 1.797ns (54.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ap_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_0
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ap_rst_0_IBUF_inst/O
                         net (fo=9, routed)           1.797     3.273    design_1_i/seven_seg_0/inst/ap_rst
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.590     5.012    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter1_reg/C

Slack:                    inf
  Source:                 ap_rst_0
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.111%)  route 1.797ns (54.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ap_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_0
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ap_rst_0_IBUF_inst/O
                         net (fo=9, routed)           1.797     3.273    design_1_i/seven_seg_0/inst/ap_rst
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.590     5.012    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter2_reg/C

Slack:                    inf
  Source:                 ap_rst_0
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter3_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.111%)  route 1.797ns (54.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ap_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_0
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ap_rst_0_IBUF_inst/O
                         net (fo=9, routed)           1.797     3.273    design_1_i/seven_seg_0/inst/ap_rst
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.590     5.012    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter3_reg/C

Slack:                    inf
  Source:                 ap_rst_0
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter4_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.111%)  route 1.797ns (54.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ap_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_0
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ap_rst_0_IBUF_inst/O
                         net (fo=9, routed)           1.797     3.273    design_1_i/seven_seg_0/inst/ap_rst
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.590     5.012    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter4_reg/C

Slack:                    inf
  Source:                 ap_rst_0
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter5_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.111%)  route 1.797ns (54.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ap_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_0
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ap_rst_0_IBUF_inst/O
                         net (fo=9, routed)           1.797     3.273    design_1_i/seven_seg_0/inst/ap_rst
    SLICE_X2Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.590     5.012    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter5_reg/C

Slack:                    inf
  Source:                 ap_rst_0
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter6_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.111%)  route 1.797ns (54.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ap_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_0
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ap_rst_0_IBUF_inst/O
                         net (fo=9, routed)           1.797     3.273    design_1_i/seven_seg_0/inst/ap_rst
    SLICE_X2Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.590     5.012    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter6_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_0[0]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/p_Result_293_reg_3962_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.245ns (40.955%)  route 0.354ns (59.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  input_r_0[0] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  input_r_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.354     0.599    design_1_i/seven_seg_0/inst/input_r[0]
    SLICE_X0Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_293_reg_3962_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.872     2.037    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X0Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_293_reg_3962_reg[0]/C

Slack:                    inf
  Source:                 input_r_0[1]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.247ns (37.964%)  route 0.404ns (62.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  input_r_0[1] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  input_r_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.404     0.652    design_1_i/seven_seg_0/inst/input_r[1]
    SLICE_X1Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.877     2.042    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_147_reg_4027_reg[0]/C

Slack:                    inf
  Source:                 input_r_0[2]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/p_Result_110_reg_4018_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.253ns (36.647%)  route 0.437ns (63.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  input_r_0[2] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  input_r_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.437     0.690    design_1_i/seven_seg_0/inst/input_r[2]
    SLICE_X1Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_110_reg_4018_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.877     2.042    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X1Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_110_reg_4018_reg[0]/C

Slack:                    inf
  Source:                 input_r_0[7]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.320ns (42.708%)  route 0.430ns (57.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  input_r_0[7] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  input_r_0_IBUF[7]_inst/O
                         net (fo=4, routed)           0.430     0.705    design_1_i/seven_seg_0/inst/input_r[7]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.045     0.750 r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968[0]_i_1/O
                         net (fo=1, routed)           0.000     0.750    design_1_i/seven_seg_0/inst/output_V_157_fu_487_p3[0]
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.877     2.042    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[0]/C

Slack:                    inf
  Source:                 input_r_0[7]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.320ns (42.651%)  route 0.431ns (57.349%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  input_r_0[7] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  input_r_0_IBUF[7]_inst/O
                         net (fo=4, routed)           0.431     0.706    design_1_i/seven_seg_0/inst/input_r[7]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.045     0.751 r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968[2]_i_1/O
                         net (fo=1, routed)           0.000     0.751    design_1_i/seven_seg_0/inst/output_V_157_fu_487_p3[2]
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.877     2.042    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[2]/C

Slack:                    inf
  Source:                 input_r_0[7]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.323ns (42.936%)  route 0.430ns (57.064%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  input_r_0[7] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  input_r_0_IBUF[7]_inst/O
                         net (fo=4, routed)           0.430     0.705    design_1_i/seven_seg_0/inst/input_r[7]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.048     0.753 r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968[1]_i_1/O
                         net (fo=1, routed)           0.000     0.753    design_1_i/seven_seg_0/inst/output_V_157_fu_487_p3[1]
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.877     2.042    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X0Y95          FDRE                                         r  design_1_i/seven_seg_0/inst/output_V_157_reg_3968_reg[1]/C

Slack:                    inf
  Source:                 input_r_0[7]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.324ns (35.285%)  route 0.595ns (64.715%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  input_r_0[7] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  input_r_0_IBUF[7]_inst/O
                         net (fo=4, routed)           0.431     0.706    design_1_i/seven_seg_0/inst/input_r[7]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.049     0.755 r  design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4_i_1/O
                         net (fo=1, routed)           0.164     0.920    design_1_i/seven_seg_0/inst/output_V_157_fu_487_p3[3]
    SLICE_X2Y95          SRL16E                                       r  design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.877     2.042    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X2Y95          SRL16E                                       r  design_1_i/seven_seg_0/inst/output_V_76_reg_4131_reg[5]_srl4/CLK

Slack:                    inf
  Source:                 input_r_0[3]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/p_Result_73_reg_4009_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.245ns (26.126%)  route 0.693ns (73.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  input_r_0[3] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  input_r_0_IBUF[3]_inst/O
                         net (fo=1, routed)           0.693     0.938    design_1_i/seven_seg_0/inst/input_r[3]
    SLICE_X0Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_73_reg_4009_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.878     2.043    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X0Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_73_reg_4009_reg[0]/C

Slack:                    inf
  Source:                 input_r_0[4]
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/p_Result_36_reg_4000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.260ns (27.728%)  route 0.678ns (72.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  input_r_0[4] (IN)
                         net (fo=0)                   0.000     0.000    input_r_0[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  input_r_0_IBUF[4]_inst/O
                         net (fo=1, routed)           0.678     0.939    design_1_i/seven_seg_0/inst/input_r[4]
    SLICE_X5Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_36_reg_4000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.875     2.040    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X5Y97          FDRE                                         r  design_1_i/seven_seg_0/inst/p_Result_36_reg_4000_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_0
                            (input port)
  Destination:            design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter1_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.244ns (25.173%)  route 0.727ns (74.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ap_rst_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_0
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ap_rst_0_IBUF_inst/O
                         net (fo=9, routed)           0.727     0.971    design_1_i/seven_seg_0/inst/ap_rst
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ap_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ap_clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ap_clk_0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ap_clk_0_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.872     2.037    design_1_i/seven_seg_0/inst/ap_clk
    SLICE_X3Y100         FDRE                                         r  design_1_i/seven_seg_0/inst/ap_enable_reg_pp0_iter1_reg/C





