Analysis & Synthesis report for EV22G5
Thu Jun 30 15:56:06 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated
 17. Source assignments for DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated
 18. Source assignments for MIR:inst5|altshift_taps:MIR_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2
 19. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: MIR:inst5
 21. Parameter Settings for User Entity Instance: PROGRAM:program|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: alu:alu
 23. Parameter Settings for User Entity Instance: RB:inst8
 24. Parameter Settings for User Entity Instance: DATA:inst3|altsyncram:altsyncram_component
 25. Parameter Settings for Inferred Entity Instance: MIR:inst5|altshift_taps:MIR_rtl_0
 26. Parameter Settings for Inferred Entity Instance: alu:alu|lpm_divide:Mod0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. altshift_taps Parameter Settings by Entity Instance
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 30 15:56:06 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; EV22G5                                      ;
; Top-level Entity Name              ; EV22G5                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,660                                       ;
;     Total combinational functions  ; 1,557                                       ;
;     Dedicated logic registers      ; 148                                         ;
; Total registers                    ; 148                                         ;
; Total pins                         ; 133                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,320                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; EV22G5             ; EV22G5             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+
; modules/EFF16.v                  ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/EFF16.v                            ;         ;
; modules/elatch.v                 ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/elatch.v                           ;         ;
; modules/shifter.v                ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/shifter.v                          ;         ;
; modules/mux_k.v                  ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/mux_k.v                            ;         ;
; modules/alu.v                    ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/alu.v                              ;         ;
; modules/RB.v                     ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/RB.v                               ;         ;
; modules/EFF32.v                  ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/EFF32.v                            ;         ;
; modules/MIR.v                    ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/MIR.v                              ;         ;
; modules/UCtest.v                 ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/UCtest.v                           ;         ;
; modules/EFF24.v                  ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/EFF24.v                            ;         ;
; modules/pc.v                     ; yes             ; User Verilog HDL File                 ; D:/intelFPGA/Projects/EV22G5/modules/pc.v                               ;         ;
; EV22G5.bdf                       ; yes             ; User Block Diagram/Schematic File     ; D:/intelFPGA/Projects/EV22G5/EV22G5.bdf                                 ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File            ; D:/intelFPGA/Projects/EV22G5/PLL.v                                      ;         ;
; PROGRAM.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/intelFPGA/Projects/EV22G5/PROGRAM.hex                                ;         ;
; PROGRAM.v                        ; yes             ; User Wizard-Generated File            ; D:/intelFPGA/Projects/EV22G5/PROGRAM.v                                  ;         ;
; DATA.v                           ; yes             ; User Wizard-Generated File            ; D:/intelFPGA/Projects/EV22G5/DATA.v                                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_57a1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/altsyncram_57a1.tdf                     ;         ;
; db/altsyncram_2jf1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf                     ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_u4m.tdf            ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/shift_taps_u4m.tdf                      ;         ;
; db/altsyncram_0b81.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/altsyncram_0b81.tdf                     ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/cntr_4pf.tdf                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                          ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_ocm.tdf            ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/lpm_divide_ocm.tdf                      ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/sign_div_unsign_dnh.tdf                 ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/alt_u_div_eaf.tdf                       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/add_sub_7pc.tdf                         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/intelFPGA/Projects/EV22G5/db/add_sub_8pc.tdf                         ;         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 1,660      ;
;                                             ;            ;
; Total combinational functions               ; 1557       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 655        ;
;     -- 3 input functions                    ; 835        ;
;     -- <=2 input functions                  ; 67         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1391       ;
;     -- arithmetic mode                      ; 166        ;
;                                             ;            ;
; Total registers                             ; 148        ;
;     -- Dedicated logic registers            ; 148        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 133        ;
; Total memory bits                           ; 98320      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Total PLLs                                  ; 1          ;
;     -- PLLs                                 ; 1          ;
;                                             ;            ;
; Maximum fan-out node                        ; clk0~input ;
; Maximum fan-out                             ; 176        ;
; Total fan-out                               ; 6161       ;
; Average fan-out                             ; 3.07       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |EV22G5                                   ; 1557 (0)            ; 148 (0)                   ; 98320       ; 0            ; 0       ; 0         ; 133  ; 0            ; |EV22G5                                                                                                                               ; EV22G5              ; work         ;
;    |EFF16:ff1|                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|EFF16:ff1                                                                                                                     ; EFF16               ; work         ;
;    |EFF16:ff2|                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|EFF16:ff2                                                                                                                     ; EFF16               ; work         ;
;    |EFF16:inst|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|EFF16:inst                                                                                                                    ; EFF16               ; work         ;
;    |EFF24:InstReg|                        ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|EFF24:InstReg                                                                                                                 ; EFF24               ; work         ;
;    |EFF32:OperandStage|                   ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|EFF32:OperandStage                                                                                                            ; EFF32               ; work         ;
;    |EFF32:ffalu|                          ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|EFF32:ffalu                                                                                                                   ; EFF32               ; work         ;
;    |MIR:inst5|                            ; 83 (82)             ; 15 (14)                   ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|MIR:inst5                                                                                                                     ; MIR                 ; work         ;
;       |altshift_taps:MIR_rtl_0|           ; 1 (0)               ; 1 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|MIR:inst5|altshift_taps:MIR_rtl_0                                                                                             ; altshift_taps       ; work         ;
;          |shift_taps_u4m:auto_generated|  ; 1 (0)               ; 1 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|MIR:inst5|altshift_taps:MIR_rtl_0|shift_taps_u4m:auto_generated                                                               ; shift_taps_u4m      ; work         ;
;             |altsyncram_0b81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|MIR:inst5|altshift_taps:MIR_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2                                   ; altsyncram_0b81     ; work         ;
;             |cntr_4pf:cntr1|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|MIR:inst5|altshift_taps:MIR_rtl_0|shift_taps_u4m:auto_generated|cntr_4pf:cntr1                                                ; cntr_4pf            ; work         ;
;    |PLL:pll|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|PLL:pll                                                                                                                       ; PLL                 ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|PLL:pll|altpll:altpll_component                                                                                               ; altpll              ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                                                     ; PLL_altpll          ; work         ;
;    |PROGRAM:program|                      ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|PROGRAM:program                                                                                                               ; PROGRAM             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|PROGRAM:program|altsyncram:altsyncram_component                                                                               ; altsyncram          ; work         ;
;          |altsyncram_57a1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated                                                ; altsyncram_57a1     ; work         ;
;    |RB:inst8|                             ; 1005 (1005)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|RB:inst8                                                                                                                      ; RB                  ; work         ;
;    |alu:alu|                              ; 380 (83)            ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|alu:alu                                                                                                                       ; alu                 ; work         ;
;       |lpm_divide:Mod0|                   ; 297 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|alu:alu|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_ocm:auto_generated|  ; 297 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|alu:alu|lpm_divide:Mod0|lpm_divide_ocm:auto_generated                                                                         ; lpm_divide_ocm      ; work         ;
;             |sign_div_unsign_dnh:divider| ; 297 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|alu:alu|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                                             ; sign_div_unsign_dnh ; work         ;
;                |alt_u_div_eaf:divider|    ; 297 (296)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|alu:alu|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                       ; alt_u_div_eaf       ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|alu:alu|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;    |mux_k:muxK|                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|mux_k:muxK                                                                                                                    ; mux_k               ; work         ;
;    |pc:pc|                                ; 73 (73)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EV22G5|pc:pc                                                                                                                         ; pc                  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; MIR:inst5|altshift_taps:MIR_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 8            ; 2            ; 8            ; 16    ; None        ;
; PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 4096         ; 24           ; --           ; --           ; 98304 ; PROGRAM.hex ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |EV22G5|DATA:inst3      ; DATA.v          ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |EV22G5|PLL:pll         ; PLL.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |EV22G5|PROGRAM:program ; PROGRAM.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+------------------------------------------------------+--------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal      ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------+------------------------+
; RB:inst8|A[15]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[14]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[13]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[12]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[11]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[10]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[9]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[8]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[7]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[6]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[5]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[4]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[3]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[2]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[1]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|A[0]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[15]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[14]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[13]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[12]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[11]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[10]                                       ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[9]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[8]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[7]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[6]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[5]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[4]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[3]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[2]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[1]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|B[0]                                        ; RB:inst8|always1         ; yes                    ;
; RB:inst8|PO0[15]                                     ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[14]                                     ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[13]                                     ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[12]                                     ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[11]                                     ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[10]                                     ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[9]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[8]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[7]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[6]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[5]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[4]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[3]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[2]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[1]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|PO0[0]                                      ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[15]                               ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[14]                               ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[13]                               ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[12]                               ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[11]                               ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[10]                               ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[9]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[8]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[7]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[6]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[5]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[4]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[3]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[2]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[1]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|WRcurrent[0]                                ; RB:inst8|Equal0          ; yes                    ;
; RB:inst8|Register[10][15]                            ; RB:inst8|Register[10][0] ; yes                    ;
; RB:inst8|Register[9][15]                             ; RB:inst8|Register[9][0]  ; yes                    ;
; RB:inst8|Register[8][15]                             ; RB:inst8|Register[8][0]  ; yes                    ;
; RB:inst8|Register[11][15]                            ; RB:inst8|Register[11][0] ; yes                    ;
; RB:inst8|Register[5][15]                             ; RB:inst8|Register[5][0]  ; yes                    ;
; RB:inst8|Register[6][15]                             ; RB:inst8|Register[6][0]  ; yes                    ;
; RB:inst8|Register[4][15]                             ; RB:inst8|Register[4][0]  ; yes                    ;
; RB:inst8|Register[7][15]                             ; RB:inst8|Register[7][0]  ; yes                    ;
; RB:inst8|Register[2][15]                             ; RB:inst8|Register[2][0]  ; yes                    ;
; RB:inst8|Register[1][15]                             ; RB:inst8|Register[1][0]  ; yes                    ;
; RB:inst8|Register[0][15]                             ; RB:inst8|Register[0][0]  ; yes                    ;
; RB:inst8|Register[3][15]                             ; RB:inst8|Register[3][0]  ; yes                    ;
; RB:inst8|Register[13][15]                            ; RB:inst8|Register[13][0] ; yes                    ;
; RB:inst8|Register[14][15]                            ; RB:inst8|Register[14][0] ; yes                    ;
; RB:inst8|Register[12][15]                            ; RB:inst8|Register[12][0] ; yes                    ;
; RB:inst8|Register[15][15]                            ; RB:inst8|Register[15][0] ; yes                    ;
; RB:inst8|Register[22][15]                            ; RB:inst8|Register[22][0] ; yes                    ;
; RB:inst8|Register[26][15]                            ; RB:inst8|Register[26][0] ; yes                    ;
; RB:inst8|Register[18][15]                            ; RB:inst8|Register[18][0] ; yes                    ;
; RB:inst8|Register[30][15]                            ; RB:inst8|Register[30][0] ; yes                    ;
; RB:inst8|Register[25][15]                            ; RB:inst8|Register[25][0] ; yes                    ;
; RB:inst8|Register[21][15]                            ; RB:inst8|Register[21][0] ; yes                    ;
; RB:inst8|Register[17][15]                            ; RB:inst8|Register[17][0] ; yes                    ;
; RB:inst8|Register[29][15]                            ; RB:inst8|Register[29][0] ; yes                    ;
; RB:inst8|Register[20][15]                            ; RB:inst8|Register[20][0] ; yes                    ;
; RB:inst8|Register[24][15]                            ; RB:inst8|Register[24][0] ; yes                    ;
; RB:inst8|Register[16][15]                            ; RB:inst8|Register[16][0] ; yes                    ;
; RB:inst8|Register[28][15]                            ; RB:inst8|Register[28][0] ; yes                    ;
; RB:inst8|Register[27][15]                            ; RB:inst8|Register[27][0] ; yes                    ;
; RB:inst8|Register[23][15]                            ; RB:inst8|Register[23][0] ; yes                    ;
; RB:inst8|Register[19][15]                            ; RB:inst8|Register[19][0] ; yes                    ;
; RB:inst8|Register[31][15]                            ; RB:inst8|Register[31][0] ; yes                    ;
; RB:inst8|Register[6][14]                             ; RB:inst8|Register[6][0]  ; yes                    ;
; RB:inst8|Register[5][14]                             ; RB:inst8|Register[5][0]  ; yes                    ;
; RB:inst8|Register[4][14]                             ; RB:inst8|Register[4][0]  ; yes                    ;
; RB:inst8|Register[7][14]                             ; RB:inst8|Register[7][0]  ; yes                    ;
; Number of user-specified and inferred latches = 592  ;                          ;                        ;
+------------------------------------------------------+--------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; EFF32:OperandStage|Q[24]               ; Lost fanout                            ;
; MIR:inst5|MIR[24]                      ; Lost fanout                            ;
; alu:alu|CCR[0]                         ; Stuck at GND due to stuck port data_in ;
; UCtest:uctest|hold                     ; Stuck at VCC due to stuck port data_in ;
; MIR:inst5|MIR[20..22,27,28]            ; Stuck at GND due to stuck port data_in ;
; EFF32:OperandStage|Q[20..22,27,28]     ; Stuck at GND due to stuck port data_in ;
; EFF32:ffalu|Q[27,28]                   ; Stuck at GND due to stuck port data_in ;
; MIR:inst5|MIR[19]                      ; Merged with MIR:inst5|MIR[23]          ;
; EFF32:OperandStage|Q[19]               ; Merged with EFF32:OperandStage|Q[23]   ;
; alu:alu|CCR[3]                         ; Merged with EFF16:inst|Q[15]           ;
; Total Number of Removed Registers = 19 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------+
; UCtest:uctest|hold       ; Stuck at VCC              ; EFF32:OperandStage|Q[28], EFF32:OperandStage|Q[27], EFF32:OperandStage|Q[22], ;
;                          ; due to stuck port data_in ; EFF32:OperandStage|Q[21], EFF32:OperandStage|Q[20], EFF32:ffalu|Q[28],        ;
;                          ;                           ; EFF32:ffalu|Q[27]                                                             ;
; EFF32:OperandStage|Q[24] ; Lost Fanouts              ; MIR:inst5|MIR[24]                                                             ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 148   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                        ;
+----------------------------------+---------------------+------------+
; Register Name                    ; Megafunction        ; Type       ;
+----------------------------------+---------------------+------------+
; EFF32:RetireStage|Q[6,8,12..17]  ; MIR:inst5|MIR_rtl_0 ; SHIFT_TAPS ;
; EFF32:exeStage|Q[6,8,12..17]     ; MIR:inst5|MIR_rtl_0 ; SHIFT_TAPS ;
; EFF32:OperandStage|Q[6,8,12..17] ; MIR:inst5|MIR_rtl_0 ; SHIFT_TAPS ;
; MIR:inst5|MIR[6,8,12..17]        ; MIR:inst5|MIR_rtl_0 ; SHIFT_TAPS ;
+----------------------------------+---------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 16:1               ; 16 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |EV22G5|alu:alu|c_out[15]    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |EV22G5|MIR:inst5|MIR[3]     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |EV22G5|MIR:inst5|MIR[29]    ;
; 12:1               ; 12 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |EV22G5|pc:pc|pc_output[7]   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |EV22G5|RB:inst8|Mux13       ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |EV22G5|RB:inst8|Mux22       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |EV22G5|MIR:inst5|Selector23 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIR:inst5|altshift_taps:MIR_rtl_0|shift_taps_u4m:auto_generated|altsyncram_0b81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 10000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 100                   ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 100                   ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 100                   ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 100                   ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 750000                ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 500000                ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 250000                ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIR:inst5      ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; ROM0index      ; 100000000000000000000000 ; Unsigned Binary ;
; ROM1index      ; 010000000000000000000000 ; Unsigned Binary ;
; ROM2index      ; 001000000000000000000000 ; Unsigned Binary ;
; ROM3index      ; 000100000000000000000000 ; Unsigned Binary ;
; ROM4index      ; 000010000000000000000000 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROGRAM:program|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; PROGRAM.hex          ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_57a1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; nop_a          ; 0000  ; Unsigned Binary             ;
; nop_b          ; 0001  ; Unsigned Binary             ;
; not_a          ; 0010  ; Unsigned Binary             ;
; op_and         ; 0011  ; Unsigned Binary             ;
; op_or          ; 0100  ; Unsigned Binary             ;
; op_xor         ; 0101  ; Unsigned Binary             ;
; op_add         ; 0110  ; Unsigned Binary             ;
; op_sub         ; 0111  ; Unsigned Binary             ;
; op_mul         ; 1000  ; Unsigned Binary             ;
; op_div         ; 1001  ; Unsigned Binary             ;
; op_mod         ; 1010  ; Unsigned Binary             ;
; clr_c          ; 1011  ; Unsigned Binary             ;
; set_c          ; 1100  ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: RB:inst8 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WR             ; 34    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_2jf1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIR:inst5|altshift_taps:MIR_rtl_0 ;
+----------------+----------------+--------------------------------------------------+
; Parameter Name ; Value          ; Type                                             ;
+----------------+----------------+--------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                          ;
; TAP_DISTANCE   ; 4              ; Untyped                                          ;
; WIDTH          ; 8              ; Untyped                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                          ;
; CBXI_PARAMETER ; shift_taps_u4m ; Untyped                                          ;
+----------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                        ;
; LPM_WIDTHD             ; 16             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; PROGRAM:program|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 24                                              ;
;     -- NUMWORDS_A                         ; 4096                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; DATA:inst3|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 16                                              ;
;     -- NUMWORDS_A                         ; 4096                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance            ;
+----------------------------+-----------------------------------+
; Name                       ; Value                             ;
+----------------------------+-----------------------------------+
; Number of entity instances ; 1                                 ;
; Entity Instance            ; MIR:inst5|altshift_taps:MIR_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                 ;
;     -- TAP_DISTANCE        ; 4                                 ;
;     -- WIDTH               ; 8                                 ;
+----------------------------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 133                         ;
; cycloneiii_ff         ; 148                         ;
;     ENA               ; 40                          ;
;     plain             ; 108                         ;
; cycloneiii_lcell_comb ; 1558                        ;
;     arith             ; 166                         ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 144                         ;
;     normal            ; 1392                        ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 691                         ;
;         4 data inputs ; 655                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 49.90                       ;
; Average LUT depth     ; 13.01                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 30 15:55:51 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/ucregisters.v
    Info (12023): Found entity 1: UCregisters File: D:/intelFPGA/Projects/EV22G5/modules/UCregisters.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/eff16.v
    Info (12023): Found entity 1: EFF16 File: D:/intelFPGA/Projects/EV22G5/modules/EFF16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/elatch.v
    Info (12023): Found entity 1: elatch16 File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/shifter.v
    Info (12023): Found entity 1: shifter File: D:/intelFPGA/Projects/EV22G5/modules/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux_k.v
    Info (12023): Found entity 1: mux_k File: D:/intelFPGA/Projects/EV22G5/modules/mux_k.v Line: 1
Warning (12090): Entity "mux" obtained from "modules/mux.v" instead of from Quartus Prime megafunction library File: D:/intelFPGA/Projects/EV22G5/modules/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux.v
    Info (12023): Found entity 1: mux File: D:/intelFPGA/Projects/EV22G5/modules/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/latch.v
    Info (12023): Found entity 1: latch16 File: D:/intelFPGA/Projects/EV22G5/modules/latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/alu.v
    Info (12023): Found entity 1: alu File: D:/intelFPGA/Projects/EV22G5/modules/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rb.v
    Info (12023): Found entity 1: RB File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/eff32.v
    Info (12023): Found entity 1: EFF32 File: D:/intelFPGA/Projects/EV22G5/modules/EFF32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/mir.v
    Info (12023): Found entity 1: MIR File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/uctest.v
    Info (12023): Found entity 1: UCtest File: D:/intelFPGA/Projects/EV22G5/modules/UCtest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/eff24.v
    Info (12023): Found entity 1: EFF24 File: D:/intelFPGA/Projects/EV22G5/modules/EFF24.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/pc.v
    Info (12023): Found entity 1: pc File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ev22g5.bdf
    Info (12023): Found entity 1: EV22G5
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: D:/intelFPGA/Projects/EV22G5/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file program.v
    Info (12023): Found entity 1: PROGRAM File: D:/intelFPGA/Projects/EV22G5/PROGRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: DATA File: D:/intelFPGA/Projects/EV22G5/DATA.v Line: 40
Info (12127): Elaborating entity "EV22G5" for the top level hierarchy
Warning (275011): Block or symbol "EFF24" of instance "InstReg" overlaps another block or symbol
Warning (275011): Block or symbol "elatch16" of instance "LATCHB" overlaps another block or symbol
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: D:/intelFPGA/Projects/EV22G5/PLL.v Line: 116
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: D:/intelFPGA/Projects/EV22G5/PLL.v Line: 116
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: D:/intelFPGA/Projects/EV22G5/PLL.v Line: 116
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "100"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "250000"
    Info (12134): Parameter "clk2_divide_by" = "100"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "500000"
    Info (12134): Parameter "clk3_divide_by" = "100"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "750000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "EFF32" for hierarchy "EFF32:OperandStage"
Info (12128): Elaborating entity "UCtest" for hierarchy "UCtest:uctest"
Info (12128): Elaborating entity "MIR" for hierarchy "MIR:inst5"
Info (10264): Verilog HDL Case Statement information at MIR.v(95): all case item expressions in this case statement are onehot File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 95
Warning (10030): Net "ROM0.data_a" at MIR.v(9) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 9
Warning (10030): Net "ROM0.waddr_a" at MIR.v(9) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 9
Warning (10030): Net "ROM1.data_a" at MIR.v(10) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 10
Warning (10030): Net "ROM1.waddr_a" at MIR.v(10) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 10
Warning (10030): Net "ROM2.data_a" at MIR.v(11) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 11
Warning (10030): Net "ROM2.waddr_a" at MIR.v(11) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 11
Warning (10030): Net "ROM3.data_a" at MIR.v(12) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 12
Warning (10030): Net "ROM3.waddr_a" at MIR.v(12) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 12
Warning (10030): Net "ROM4.data_a" at MIR.v(13) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 13
Warning (10030): Net "ROM4.waddr_a" at MIR.v(13) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 13
Warning (10030): Net "ROM0.we_a" at MIR.v(9) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 9
Warning (10030): Net "ROM1.we_a" at MIR.v(10) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 10
Warning (10030): Net "ROM2.we_a" at MIR.v(11) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 11
Warning (10030): Net "ROM3.we_a" at MIR.v(12) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 12
Warning (10030): Net "ROM4.we_a" at MIR.v(13) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 13
Info (12128): Elaborating entity "EFF24" for hierarchy "EFF24:InstReg"
Info (12128): Elaborating entity "PROGRAM" for hierarchy "PROGRAM:program"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PROGRAM:program|altsyncram:altsyncram_component" File: D:/intelFPGA/Projects/EV22G5/PROGRAM.v Line: 82
Info (12130): Elaborated megafunction instantiation "PROGRAM:program|altsyncram:altsyncram_component" File: D:/intelFPGA/Projects/EV22G5/PROGRAM.v Line: 82
Info (12133): Instantiated megafunction "PROGRAM:program|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA/Projects/EV22G5/PROGRAM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "PROGRAM.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_57a1.tdf
    Info (12023): Found entity 1: altsyncram_57a1 File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_57a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_57a1" for hierarchy "PROGRAM:program|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc"
Warning (10230): Verilog HDL assignment warning at pc.v(24): truncated value with size 32 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 24
Warning (10230): Verilog HDL assignment warning at pc.v(25): truncated value with size 24 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 25
Warning (10230): Verilog HDL assignment warning at pc.v(29): truncated value with size 24 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 29
Warning (10230): Verilog HDL assignment warning at pc.v(31): truncated value with size 32 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 31
Warning (10230): Verilog HDL assignment warning at pc.v(41): truncated value with size 24 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 41
Warning (10230): Verilog HDL assignment warning at pc.v(43): truncated value with size 32 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 43
Warning (10230): Verilog HDL assignment warning at pc.v(53): truncated value with size 24 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 53
Warning (10230): Verilog HDL assignment warning at pc.v(55): truncated value with size 32 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 55
Warning (10230): Verilog HDL assignment warning at pc.v(64): truncated value with size 24 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 64
Warning (10230): Verilog HDL assignment warning at pc.v(66): truncated value with size 32 to match size of target (12) File: D:/intelFPGA/Projects/EV22G5/modules/pc.v Line: 66
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu"
Info (12128): Elaborating entity "elatch16" for hierarchy "elatch16:LATCHA"
Warning (10240): Verilog HDL Always Construct warning at elatch.v(6): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[0]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[1]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[2]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[3]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[4]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[5]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[6]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[7]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[8]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[9]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[10]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[11]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[12]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[13]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[14]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (10041): Inferred latch for "Q[15]" at elatch.v(6) File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Info (12128): Elaborating entity "mux_k" for hierarchy "mux_k:muxK"
Info (12128): Elaborating entity "RB" for hierarchy "RB:inst8"
Warning (10855): Verilog HDL warning at RB.v(44): initial value for variable Register should be constant File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at RB.v(62): variable "busC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at RB.v(63): variable "busC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at RB.v(65): variable "dataC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at RB.v(65): variable "busC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at RB.v(67): variable "busC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at RB.v(69): variable "dataC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at RB.v(69): variable "busC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at RB.v(53): inferring latch(es) for variable "WRcurrent", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at RB.v(53): inferring latch(es) for variable "AUXreg", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at RB.v(53): inferring latch(es) for variable "PO0", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at RB.v(53): inferring latch(es) for variable "PO1", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at RB.v(84): variable "busB" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at RB.v(85): variable "busA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 85
Warning (10027): Verilog HDL or VHDL warning at the RB.v(85): index expression is not wide enough to address all of the elements in the array File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 85
Warning (10240): Verilog HDL Always Construct warning at RB.v(81): inferring latch(es) for variable "B", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at RB.v(81): inferring latch(es) for variable "A", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Warning (10034): Output port "WRdata" at RB.v(29) has no driver File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 29
Info (10041): Inferred latch for "A[0]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[1]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[2]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[3]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[4]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[5]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[6]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[7]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[8]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[9]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[10]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[11]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[12]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[13]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[14]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "A[15]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[0]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[1]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[2]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[3]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[4]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[5]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[6]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[7]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[8]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[9]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[10]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[11]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[12]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[13]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[14]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "B[15]" at RB.v(81) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 81
Info (10041): Inferred latch for "PO1[0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO1[15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "PO0[15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "AUXreg[15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "WRcurrent[15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[35][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[34][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[33][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[32][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[31][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[30][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[29][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[28][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[27][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[26][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[25][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[24][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[23][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[22][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[21][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[20][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[19][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[18][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[17][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[16][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[15][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[14][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[13][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[12][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[11][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[10][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[9][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[8][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[7][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[6][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[5][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[4][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[3][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[2][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[1][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][0]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][1]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][2]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][3]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][4]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][5]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][6]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][7]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][8]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][9]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][10]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][11]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][12]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][13]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][14]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (10041): Inferred latch for "Register[0][15]" at RB.v(53) File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (12128): Elaborating entity "EFF16" for hierarchy "EFF16:inst"
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shifter"
Info (12128): Elaborating entity "DATA" for hierarchy "DATA:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATA:inst3|altsyncram:altsyncram_component" File: D:/intelFPGA/Projects/EV22G5/DATA.v Line: 86
Info (12130): Elaborated megafunction instantiation "DATA:inst3|altsyncram:altsyncram_component" File: D:/intelFPGA/Projects/EV22G5/DATA.v Line: 86
Info (12133): Instantiated megafunction "DATA:inst3|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA/Projects/EV22G5/DATA.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf
    Info (12023): Found entity 1: altsyncram_2jf1 File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2jf1" for hierarchy "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[1]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[2]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[3]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[4]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[5]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[6]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[7]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[8]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[9]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[10]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[11]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[12]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[13]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[14]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[15]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHB|Q[0]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[1]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[2]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[3]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[4]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[5]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[6]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[7]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[8]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[9]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[10]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[11]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[12]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[13]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[14]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[15]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14026): LATCH primitive "elatch16:LATCHA|Q[0]" is permanently enabled File: D:/intelFPGA/Projects/EV22G5/modules/elatch.v Line: 6
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[0]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 37
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[1]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 60
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[2]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 83
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[3]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 106
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[4]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 129
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[5]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 152
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[6]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 175
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[7]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 198
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[8]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 221
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[9]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 244
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[10]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 267
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[11]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 290
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[12]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 313
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[13]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 336
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[14]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 359
        Warning (14320): Synthesized away node "DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|q_a[15]" File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf Line: 382
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "MIR:inst5|ROM0" is uninferred due to inappropriate RAM size File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 9
    Info (276004): RAM logic "MIR:inst5|ROM1" is uninferred due to inappropriate RAM size File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 10
    Info (276004): RAM logic "MIR:inst5|ROM2" is uninferred due to inappropriate RAM size File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 11
    Info (276004): RAM logic "MIR:inst5|ROM3" is uninferred due to inappropriate RAM size File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 12
    Info (276004): RAM logic "MIR:inst5|ROM4" is uninferred due to inappropriate RAM size File: D:/intelFPGA/Projects/EV22G5/modules/MIR.v Line: 13
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram0_MIR_6c8de232.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram1_MIR_6c8de232.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (14025): LATCH primitive "RB:inst8|Register[35][15]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][14]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][13]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][12]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][11]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][10]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][9]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][8]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][7]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][6]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][5]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][4]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][3]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][2]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][1]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Warning (14025): LATCH primitive "RB:inst8|Register[35][0]" is permanently disabled File: D:/intelFPGA/Projects/EV22G5/modules/RB.v Line: 53
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "MIR:inst5|MIR_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:alu|Mod0" File: D:/intelFPGA/Projects/EV22G5/modules/alu.v Line: 43
Info (12130): Elaborated megafunction instantiation "MIR:inst5|altshift_taps:MIR_rtl_0"
Info (12133): Instantiated megafunction "MIR:inst5|altshift_taps:MIR_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_u4m.tdf
    Info (12023): Found entity 1: shift_taps_u4m File: D:/intelFPGA/Projects/EV22G5/db/shift_taps_u4m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b81.tdf
    Info (12023): Found entity 1: altsyncram_0b81 File: D:/intelFPGA/Projects/EV22G5/db/altsyncram_0b81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: D:/intelFPGA/Projects/EV22G5/db/cntr_4pf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "alu:alu|lpm_divide:Mod0" File: D:/intelFPGA/Projects/EV22G5/modules/alu.v Line: 43
Info (12133): Instantiated megafunction "alu:alu|lpm_divide:Mod0" with the following parameter: File: D:/intelFPGA/Projects/EV22G5/modules/alu.v Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm File: D:/intelFPGA/Projects/EV22G5/db/lpm_divide_ocm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: D:/intelFPGA/Projects/EV22G5/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: D:/intelFPGA/Projects/EV22G5/db/alt_u_div_eaf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/intelFPGA/Projects/EV22G5/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/intelFPGA/Projects/EV22G5/db/add_sub_8pc.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "busBout[4]" is stuck at GND
    Warning (13410): Pin "busBout[3]" is stuck at GND
    Warning (13410): Pin "busBout[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v Line: 51
Info (21057): Implemented 1826 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 130 output pins
    Info (21061): Implemented 1660 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings
    Info: Peak virtual memory: 4759 megabytes
    Info: Processing ended: Thu Jun 30 15:56:06 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg.


