
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -stack 10000 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu19eg-ffvb1517-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu19eg-ffvb1517-2-i
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5626.738 ; gain = 10.988 ; free physical = 93229 ; free virtual = 118773
INFO: [Netlist 29-17] Analyzing 7067 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 8327.398 ; gain = 1582.941 ; free physical = 88473 ; free virtual = 115665
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 88721 ; free virtual = 115685
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 172 instances

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:12 . Memory (MB): peak = 9801.301 ; gain = 5282.125 ; free physical = 88673 ; free virtual = 115637
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 88030 ; free virtual = 114995

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 62 inverter(s) to 114480 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 392260e4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 85700 ; free virtual = 112681
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 411 cells
INFO: [Opt 31-1021] In phase Retarget, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b6655424

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 85516 ; free virtual = 112498
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 96 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_BUFG_inst, Net: design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]
Phase 3 BUFG optimization | Checksum: 2c54ee21

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 84917 ; free virtual = 111898
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 2c54ee21

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 84856 ; free virtual = 111837
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 38dd1913

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 84130 ; free virtual = 111112
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 38dd1913

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 83657 ; free virtual = 110639
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 38dd1913

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 83484 ; free virtual = 110466
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Remap
Phase 8 Remap | Checksum: 79cac686

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 77856 ; free virtual = 104859
INFO: [Opt 31-389] Phase Remap created 64724 cells and removed 63735 cells
INFO: [Opt 31-1021] In phase Remap, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: e100540b

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 78144 ; free virtual = 105147
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |             411  |                                             40  |
|  Constant propagation         |               0  |              96  |                                             55  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              76  |                                             76  |
|  Constant propagation         |               0  |               0  |                                             55  |
|  Sweep                        |               0  |               0  |                                             76  |
|  Remap                        |           64724  |           63735  |                                             11  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 77045 ; free virtual = 104048
Ending Logic Optimization Task | Checksum: de248139

Time (s): cpu = 00:01:27 ; elapsed = 00:01:08 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 77038 ; free virtual = 104041

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de248139

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 76624 ; free virtual = 103627

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 76605 ; free virtual = 103608
Ending Netlist Obfuscation Task | Checksum: de248139

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 76598 ; free virtual = 103601
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 9801.301 ; gain = 0.000 ; free physical = 76593 ; free virtual = 103596
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:14 ; elapsed = 00:00:44 . Memory (MB): peak = 9888.496 ; gain = 87.195 ; free physical = 77257 ; free virtual = 104423
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:20 ; elapsed = 00:00:41 . Memory (MB): peak = 11124.645 ; gain = 1236.148 ; free physical = 72351 ; free virtual = 100054
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11124.645 ; gain = 0.000 ; free physical = 72029 ; free virtual = 99710
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 59c2eb56

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 11124.645 ; gain = 0.000 ; free physical = 72028 ; free virtual = 99709
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11124.645 ; gain = 0.000 ; free physical = 71984 ; free virtual = 99665

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 55be2e57

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 11124.645 ; gain = 0.000 ; free physical = 71542 ; free virtual = 99211

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c2c14dd9

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 12228.211 ; gain = 1103.566 ; free physical = 69256 ; free virtual = 97409

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c2c14dd9

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 12228.211 ; gain = 1103.566 ; free physical = 69271 ; free virtual = 97459
Phase 1 Placer Initialization | Checksum: c2c14dd9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:41 . Memory (MB): peak = 12228.211 ; gain = 1103.566 ; free physical = 69197 ; free virtual = 97444

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 150c3864e

Time (s): cpu = 00:11:55 ; elapsed = 00:04:51 . Memory (MB): peak = 12809.227 ; gain = 1684.582 ; free physical = 59297 ; free virtual = 88740

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: c1d91376

Time (s): cpu = 00:11:59 ; elapsed = 00:04:56 . Memory (MB): peak = 12809.227 ; gain = 1684.582 ; free physical = 58979 ; free virtual = 88422

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: c1d91376

Time (s): cpu = 00:12:02 ; elapsed = 00:04:57 . Memory (MB): peak = 13137.320 ; gain = 2012.676 ; free physical = 58898 ; free virtual = 88341

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: bc3679b8

Time (s): cpu = 00:12:19 ; elapsed = 00:05:04 . Memory (MB): peak = 13137.320 ; gain = 2012.676 ; free physical = 58792 ; free virtual = 88235

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: bc3679b8

Time (s): cpu = 00:12:19 ; elapsed = 00:05:04 . Memory (MB): peak = 13137.320 ; gain = 2012.676 ; free physical = 58790 ; free virtual = 88233
Phase 2.1.1 Partition Driven Placement | Checksum: bc3679b8

Time (s): cpu = 00:12:19 ; elapsed = 00:05:04 . Memory (MB): peak = 13137.320 ; gain = 2012.676 ; free physical = 59085 ; free virtual = 88528
Phase 2.1 Floorplanning | Checksum: bc3679b8

Time (s): cpu = 00:12:20 ; elapsed = 00:05:04 . Memory (MB): peak = 13137.320 ; gain = 2012.676 ; free physical = 59084 ; free virtual = 88527

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: bc3679b8

Time (s): cpu = 00:12:20 ; elapsed = 00:05:04 . Memory (MB): peak = 13137.320 ; gain = 2012.676 ; free physical = 59081 ; free virtual = 88524

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26015 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 6036 nets or cells. Created 0 new cell, deleted 6036 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 709 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 110 nets.  Re-placed 628 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 110 nets or cells. Created 0 new cell, deleted 11 existing cells and moved 628 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.88 . Memory (MB): peak = 13505.078 ; gain = 0.000 ; free physical = 69672 ; free virtual = 97485
INFO: [Physopt 32-76] Pass 1. Identified 32 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/p_0_in17_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/Q[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/p_0_in17_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/Q[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/Q[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 32 nets. Created 234 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 234 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 13505.078 ; gain = 0.000 ; free physical = 66555 ; free virtual = 94354
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13505.078 ; gain = 0.000 ; free physical = 66558 ; free virtual = 94355

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           6036  |                  6036  |           0  |           1  |  00:00:13  |
|  Equivalent Driver Rewiring                       |            0  |             11  |                   110  |           0  |           1  |  00:00:29  |
|  Very High Fanout                                 |          234  |              0  |                    32  |           0  |           1  |  00:01:04  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          234  |           6047  |                  6178  |           0  |          10  |  00:01:47  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1df65d245

Time (s): cpu = 00:25:21 ; elapsed = 00:11:48 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 67828 ; free virtual = 95622
Phase 2.3 Global Placement Core | Checksum: 21cbf9c19

Time (s): cpu = 00:26:53 ; elapsed = 00:12:25 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 67336 ; free virtual = 95116
Phase 2 Global Placement | Checksum: 21cbf9c19

Time (s): cpu = 00:26:53 ; elapsed = 00:12:25 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 67790 ; free virtual = 95570

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21f97c592

Time (s): cpu = 00:27:22 ; elapsed = 00:12:37 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 67469 ; free virtual = 95245

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10e327f77

Time (s): cpu = 00:27:47 ; elapsed = 00:12:48 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 67737 ; free virtual = 95506

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 18783504f

Time (s): cpu = 00:30:04 ; elapsed = 00:14:07 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 61219 ; free virtual = 89706

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 18fe12484

Time (s): cpu = 00:30:07 ; elapsed = 00:14:09 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 61179 ; free virtual = 89666

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: fd091621

Time (s): cpu = 00:30:59 ; elapsed = 00:14:45 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 61556 ; free virtual = 90043
Phase 3.3 Small Shape DP | Checksum: 1c8ff8036

Time (s): cpu = 00:32:02 ; elapsed = 00:15:06 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 61465 ; free virtual = 90077

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 25e0abe38

Time (s): cpu = 00:32:15 ; elapsed = 00:15:19 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 59444 ; free virtual = 88101

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1c8cf3c4a

Time (s): cpu = 00:32:16 ; elapsed = 00:15:21 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 59146 ; free virtual = 87809

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f814036d

Time (s): cpu = 00:34:58 ; elapsed = 00:16:39 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 58956 ; free virtual = 87608
Phase 3 Detail Placement | Checksum: 1f814036d

Time (s): cpu = 00:35:00 ; elapsed = 00:16:40 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 58945 ; free virtual = 87597

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ee2c07e7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.211 | TNS=-5269.982 |
Phase 1 Physical Synthesis Initialization | Checksum: 15fa06f3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 13505.078 ; gain = 0.000 ; free physical = 57767 ; free virtual = 86421
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1967c7787

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 13505.078 ; gain = 0.000 ; free physical = 57806 ; free virtual = 86461
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ee2c07e7

Time (s): cpu = 00:36:59 ; elapsed = 00:17:18 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 57793 ; free virtual = 86447
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.810. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:38:16 ; elapsed = 00:18:11 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 58404 ; free virtual = 87059
Phase 4.1 Post Commit Optimization | Checksum: 26252cb35

Time (s): cpu = 00:38:17 ; elapsed = 00:18:12 . Memory (MB): peak = 13505.078 ; gain = 2380.434 ; free physical = 58079 ; free virtual = 86734
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 58333 ; free virtual = 86988

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2cb13e8b3

Time (s): cpu = 00:38:26 ; elapsed = 00:18:19 . Memory (MB): peak = 13589.078 ; gain = 2464.434 ; free physical = 57751 ; free virtual = 86406

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              32x32|                8x8|
|___________|___________________|___________________|___________________|
|      South|                4x4|              32x32|                4x4|
|___________|___________________|___________________|___________________|
|       East|                4x4|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       West|                4x4|                8x8|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2cb13e8b3

Time (s): cpu = 00:38:27 ; elapsed = 00:18:21 . Memory (MB): peak = 13589.078 ; gain = 2464.434 ; free physical = 57700 ; free virtual = 86355
Phase 4.3 Placer Reporting | Checksum: 2cb13e8b3

Time (s): cpu = 00:38:29 ; elapsed = 00:18:23 . Memory (MB): peak = 13589.078 ; gain = 2464.434 ; free physical = 57838 ; free virtual = 86493

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 57854 ; free virtual = 86509

Time (s): cpu = 00:38:30 ; elapsed = 00:18:23 . Memory (MB): peak = 13589.078 ; gain = 2464.434 ; free physical = 57854 ; free virtual = 86509
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29ef4e1db

Time (s): cpu = 00:38:31 ; elapsed = 00:18:24 . Memory (MB): peak = 13589.078 ; gain = 2464.434 ; free physical = 57726 ; free virtual = 86381
Ending Placer Task | Checksum: 1a0fe6f4c

Time (s): cpu = 00:38:31 ; elapsed = 00:18:24 . Memory (MB): peak = 13589.078 ; gain = 2464.434 ; free physical = 57617 ; free virtual = 86272
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:38:43 ; elapsed = 00:18:31 . Memory (MB): peak = 13589.078 ; gain = 2464.434 ; free physical = 58587 ; free virtual = 87242
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 57374 ; free virtual = 86643
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:20 ; elapsed = 00:00:46 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 55622 ; free virtual = 84437
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.24 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 55599 ; free virtual = 84415
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.42 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 55514 ; free virtual = 84331
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 55237 ; free virtual = 84054

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.810 | TNS=-3679.568 |
Phase 1 Physical Synthesis Initialization | Checksum: a6e2786c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 54700 ; free virtual = 83517

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: a6e2786c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 54603 ; free virtual = 83420
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.810 | TNS=-3679.568 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 91 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/cycle[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[17]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cycle[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/stage4_fold_reg_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].mux_top_buf/D[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__11_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16]_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].mux_top_buf/D[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 18 nets. Created 31 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 31 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-3659.673 |
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 54975 ; free virtual = 83792
Phase 3 Fanout Optimization | Checksum: 172d017ed

Time (s): cpu = 00:02:48 ; elapsed = 00:00:51 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 54921 ; free virtual = 83738

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[16]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_5/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_5_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_5__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_1__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__7_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_23__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_5.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_40__7_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_40__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[24].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_34__7_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_34__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_45__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_45__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8/O_n_6.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_5.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx3_reg[17].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_550__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_nan_r/dina[26].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_92__7
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_19__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[2]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[13].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[13]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1507__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_5.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n_4.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_116__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_116__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_618__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_618__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[22].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[22]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411__2_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411__2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_24__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__5_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_3.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[22].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__5_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_49__5_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_49__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n_6.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_250__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_250__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_997__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_997__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_5__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1647__1_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1647__1
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/conf0_reg[96].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1144
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/ex3passr1_reg[7].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1627__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1150_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_1150
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/conf3_reg[99]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_864
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/spu3/oc001_in[7].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1396__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/stage4_lmea0sfma.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/i_0_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1269__1_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1269__1
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1755__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1755__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg_n_0_[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1425__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1425__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1441__1_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1441__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/q_reg[2][0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1620__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/tx3_reg[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_519__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/conf3[44].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/conf3_reg[44]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/i_1/O_n.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_183_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_183
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_803_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_803
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/dina[161].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpga_bram128_i_77__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_22.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1220__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1362__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1362__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_114__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_114__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_611__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_611__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/s_i_25__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/s_i_2__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/spu3/p_0_in1_in[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1631__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_4__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___200_i_1__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[17]_0_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_20_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3[2].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_4.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_33_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_14/O_n_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_14_LOPT_REMAP_1
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_187_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_187
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_819_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_819
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP_1
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP_1
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/cycle_reg[1]_1[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___133_i_3__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_3__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_4__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[19]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_6__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_24
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/s_i_8__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/s_i_26__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_4__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[13].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[13]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__41
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_19__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__11_n_0_repN.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__11_replica
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_24__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_5.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[11].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[11]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_29__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_29__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_16.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[23].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_49__4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_49__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1614__5_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_5.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9_LOPT_REMAP_5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__11_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0_reg[17].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1098__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_nan_r/dina[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_nan_r/fpga_bram128_i_284__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_8/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_8_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/tx3_reg[32].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_518__4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/cycle_reg[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpga_bram128_i_320__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpga_bram128_i_517__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_fold_reg_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpga_bram128_i_398__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/D[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue_reg[0][4]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_9__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_25__0
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__1_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__1
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[2]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_fold_reg_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpga_bram128_i_1133__13
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_18.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/fpga_bram128_i_1155__11_2.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr[344]_i_3__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/ftag__0[9].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/fpga_bram128_i_1786__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__0
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/lmring_ful1_i_5__11.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/lmring_ful1_i_3__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/conf1_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_7/O_n.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_7_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/dina[80].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_53
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/tx3_reg[56].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_424
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/fpga_bram128_i_1566__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/fpga_bram128_i_1566__5
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/i_3/O_n.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/i_3_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/mm0[20].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/i_0_LOPT_REMAP_1
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/tr[342]_i_2__11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring_ful1_i_5__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[29].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_1__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[61].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_18
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/dina[27].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_220__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_35__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_35__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_738__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_738__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__8
INFO: [Physopt 32-661] Optimized 126 nets.  Re-placed 126 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 126 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 126 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-3612.331 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 64538 ; free virtual = 93271
Phase 4 Single Cell Placement Optimization | Checksum: b91c1f12

Time (s): cpu = 00:04:48 ; elapsed = 00:01:15 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 64535 ; free virtual = 93268

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__35/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__17/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__8/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__62/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__35/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__8/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__53_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__53/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_25/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___200_i_1__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_12/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/ftag__0[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr[342]_i_122__3/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue_reg[0][0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/tr[22]_i_2__8/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/stage4_fold_reg_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/queue[0][232]_i_2__3/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9_LOPT_REMAP_6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx3_reg[19].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_546__7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpga_bram128_i_1136__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpga_bram128_i_1136__3/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_fold_reg_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/queue[0][339]_i_2__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/ftag[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr[342]_i_123__1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/lmring_ful1_i_5__4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/lmring_ful1_i_3__4/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpga_bram128_i_1136__1_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpga_bram128_i_1136__1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/d_0[11].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_1__107/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_15__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf0_reg[45].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/i___88_i_3__17/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__2/O
INFO: [Physopt 32-661] Optimized 13 nets.  Re-placed 35 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 35 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-3587.772 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 62487 ; free virtual = 91220
Phase 5 Multi Cell Placement Optimization | Checksum: f148db0a

Time (s): cpu = 00:09:11 ; elapsed = 00:01:59 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 62485 ; free virtual = 91218

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 177 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_11. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/FSM_onehot_cmd_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__9_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[23] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_49__9_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__9_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0_repN. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1 to 7 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[11] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_11. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128_i_1489__1_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128_i_1435__1_n_4 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[5]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_8/O_n_12 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_12. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3[6] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1399__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3[6] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue_reg[0][0]_4. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/fpga_bram128_i_1320__11_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/FSM_onehot_cmd_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_6. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1342__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_5/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[21] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/EMAX6_UNIT[9].unit/lmring/lmrangew_ok1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpga_bram128_i_1137__11_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/stage4_fold_reg_6 to 9 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_147. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[863]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_3 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/i___196_i_2__13 to 10 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1405__4_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__4_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__6_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[13] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55__6_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_6. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__11_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[15] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55__11_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__11_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/fpga_bram128_i_1316__11_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/EMAX6_UNIT[12].unit/lmranger_ok[6] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/fpga_bram128_i_1316__11_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpga_bram128_i_1136__13_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_fold_reg_0 to 9 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpga_bram128_i_1137__9_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_fold_reg_7 to 9 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[0][22]_0[88]. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[2][174]_1 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1397__4_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__4_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/tr[342]_i_2__8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128_i_1454__2_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128_i_1394__2_n_4 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_34__3_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[23] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_45__3_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_34__3_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_40__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_6. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/lmranger_ok1. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/p_1_in5_in_4 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/EMAX6_UNIT[12].unit/lmranger_ok[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___64_i_6__9_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_49__4_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_35__4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_5. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/tr[342]_i_2__13. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[8]_0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/q_reg[0]_33. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/q_reg[0]_96[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].mux_top_buf/queue_reg[0][0]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[5]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_8/O_n_12 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_12. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/EMAX6_UNIT[9].unit/lmranger_ok[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/EMAX6_UNIT[12].unit/lmranger_ok[4]. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue_reg[0][0]_3 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_11. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]_0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_18. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_7/O_n to 9 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/EMAX6_UNIT[9].unit/lmranger_ok[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_11. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_5. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__8_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_12. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1448__1_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_1394__4_n_4 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 47 nets. Created 15 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 47 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 61686 ; free virtual = 90419
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-3522.255 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 61686 ; free virtual = 90419
Phase 6 Rewire | Checksum: ae17928b

Time (s): cpu = 00:10:30 ; elapsed = 00:02:32 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 61692 ; free virtual = 90426

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__35_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/conf0_reg_n_0_[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpga_bram128_i_396__8_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i___837_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/stage4_fold_reg_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/regv_ear2_reg[132]. Replicated 3 times.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/regv_ear2_reg[189][2]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr[342]_i_138__3 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex1_reg[53]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue_reg[0][0]_1. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/fpga_bram128_i_1179__8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[20]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__9_n_0. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.730 | TNS=-3488.152 |
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 62123 ; free virtual = 90857
Phase 7 Critical Cell Optimization | Checksum: 12e16761e

Time (s): cpu = 00:12:39 ; elapsed = 00:03:05 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 62134 ; free virtual = 90868

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 17 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cycle[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].mux_top_buf/D[4]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].mux_top_buf/D[5]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/ex2_reg[22]_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[19]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[20]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/ex2_reg[29]_0. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 12 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.730 | TNS=-3496.530 |
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 66880 ; free virtual = 95614
Phase 8 Fanout Optimization | Checksum: 104ad446b

Time (s): cpu = 00:13:29 ; elapsed = 00:03:21 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 67130 ; free virtual = 95864

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__44_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__44
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_3[0].  Did not re-place instance design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg[0][5]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_5__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_4__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/ea0d_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_951__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__7_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[21]_i_2__20_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_20
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_183_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_183
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_803_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_803
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___133_i_3__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_3__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_5/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_5_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/s_i_4__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_25
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_11__16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_11__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_40__16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_40__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/s_i_7__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf2_reg[45].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_24__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_23__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_4__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_4__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__41
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_23.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_8__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[23].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_2__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_823_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_823
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/s_i_25__4_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/d_0[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_1__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_9__19_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_9__19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[58].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[32].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_1__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_14__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_14__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_4__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_4__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_26__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1358__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1358__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1507__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_136__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_1__31
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_5__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_5__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_9__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_9__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_11/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_11_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_604__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128_i_604__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/s_i_5__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_10/O_n_11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_10_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/s_i_5__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1399__1_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1399__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_7__12
INFO: [Physopt 32-661] Optimized 94 nets.  Re-placed 94 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 94 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 94 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.714 | TNS=-3387.624 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 66311 ; free virtual = 95139
Phase 9 Single Cell Placement Optimization | Checksum: da0f1682

Time (s): cpu = 00:16:07 ; elapsed = 00:03:58 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 66311 ; free virtual = 95139

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___133_i_3__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_5/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_5_LOPT_REMAP_14/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__41/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1614_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_26__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_1__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/fpga_bram128_i_1155__11_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/tr[344]_i_3__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/ftag__0[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/fpga_bram128_i_1790__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue_reg[0][0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/tr[22]_i_2__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb_reg_n_0_[977].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb_reg[977]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_25__0/O
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 39 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 39 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.714 | TNS=-3379.761 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 65971 ; free virtual = 94901
Phase 10 Multi Cell Placement Optimization | Checksum: 16bc5955c

Time (s): cpu = 00:20:29 ; elapsed = 00:04:49 . Memory (MB): peak = 13589.078 ; gain = 0.000 ; free physical = 65972 ; free virtual = 94902

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 98 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_fold_reg_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/cycle_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/stage4_fold_reg_3. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/cycle_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1342__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/regv_ear0[190]_i_3__3_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/i_2/O_n to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/fpga_bram128_i_1308__8_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/EMAX6_UNIT[9].unit/lmranger_ok[6] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/fpga_bram128_i_1308__8_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/fpga_bram128_i_1308__8_n_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpga_bram128_i_1137__11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/FSM_onehot_cmd_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/FSM_onehot_cmd_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/stage4_fold_reg_3. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0_repN to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/cycle_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/EMAX6_UNIT[9].unit/lmring/lmrangew_ok1. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/fpga_bram128_i_1143__8_0 to 7 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1399__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1401__4_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__4_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/conf1_reg[27]. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___63_i_4__8_2 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex3_reg[55]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[23]_2 to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_147. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_fold_reg_3. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/cycle_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__14_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_16. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_15/O_n_14 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex3_reg[50]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[18] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_fold_reg_8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__0_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[23] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_49__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1405__0_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__0_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411__3_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]_0[0] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/FSM_onehot_cmd_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_4. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_11 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_19. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_5/O_n_4 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_49__3_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_35__3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55__6_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_5. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/q_reg[0]_33. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/q_reg[0]_96[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]_0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_18. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_7/O_n to 9 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[8]_0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55__9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/ex2_reg[22]_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_3 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_49__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n. Rewiring did not optimize the net.
INFO: [Common 17-14] Message 'Physopt 32-134' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55__3_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 25 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.47 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 65954 ; free virtual = 94908
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.714 | TNS=-3239.427 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 65954 ; free virtual = 94907
Phase 11 Rewire | Checksum: e6934e86

Time (s): cpu = 00:21:56 ; elapsed = 00:05:24 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 65954 ; free virtual = 94908

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[1]_repN. Replicated 4 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_29_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/stage4_fold_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__24_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/ftag__0[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/fpga_bram128_i_1166__11_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128_i_1155__11. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[12].mux_top_buf/queue_reg[0][0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[0]_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 15 nets. Created 25 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 25 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.702 | TNS=-3211.446 |
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 65836 ; free virtual = 94822
Phase 12 Critical Cell Optimization | Checksum: bfd11913

Time (s): cpu = 00:25:18 ; elapsed = 00:06:13 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 65835 ; free virtual = 94821

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: bfd11913

Time (s): cpu = 00:25:18 ; elapsed = 00:06:13 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 65834 ; free virtual = 94820

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__0_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[14].mux_top_buf/D[4]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[14].mux_top_buf/D[5]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf2_reg[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/stage4_fold_reg_3_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_fold_reg_3_repN. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.702 | TNS=-3209.896 |
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 65486 ; free virtual = 94479
Phase 14 Fanout Optimization | Checksum: 172d84015

Time (s): cpu = 00:25:49 ; elapsed = 00:06:23 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 65513 ; free virtual = 94506

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_5__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[1]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_4__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__41
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_8__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_26__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_25__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/d_0[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_1__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_57__1_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_57__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[63].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_8/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_8_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/tx3_reg[32].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_515__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[0]_3[0].  Did not re-place instance design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_7__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf2_reg[45]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_4__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/s_i_4__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_25
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_11__16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_11__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_40__16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_40__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_67__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_67__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/d_0[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_1__71
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_9__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_9__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[58].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_25__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/s_i_7__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_26__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_8__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1365__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_18.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_20
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_3__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[30].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_70__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[10].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_1__59
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_15__17_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_15__17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[5]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_11/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_11_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_8_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_113__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_113__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[1]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg[1]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[6]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_14/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_14_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_3__41_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1342__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1342__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/d_0[11].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_1__107
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_15__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_111__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128_i_111__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[8].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i___92_0[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i__0__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]_1[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_s_r/q[25]_i_1__118
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i__0__5_0[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i__1__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/q_reg[7]_0[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i___201
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cycle[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___200_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___590_i_8__9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___590_i_8__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i__0__5_0[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/i__1__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/spu3/nc1[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128_i_1599__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128_i_1547__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128_i_1547__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/s_i_25__11_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_5/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_5_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/ex1_reg[55]_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage1_inst/q[31]_i_5__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/d_0[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_7__47_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_22__35
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[63].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/FSM_onehot_cmd_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpga_bram128_i_315__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/addra[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpga_bram128_i_45__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_fold_reg_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/queue[0][339]_i_2__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/stage4_fold_reg_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpga_bram128_i_1133__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/fpga_bram128_i_1155__9_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/tr[344]_i_3__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/fpga_bram128_i_1568__9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/fpga_bram128_i_1568__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/i_1/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_3__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_3__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_7__17_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_7__17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[36].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[20].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/s_i_5__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128_i_1543__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128_i_1543__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__95
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_14/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_14_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__23
INFO: [Physopt 32-661] Optimized 90 nets.  Re-placed 90 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 90 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 90 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.702 | TNS=-2946.286 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 65775 ; free virtual = 94790
Phase 15 Single Cell Placement Optimization | Checksum: 1300276de

Time (s): cpu = 00:28:21 ; elapsed = 00:06:55 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 65774 ; free virtual = 94789

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[1]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_15__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__47/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__41/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_26__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[10].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_1__59/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_15__17_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_15__17/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__29/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf2_reg[45]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_4__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[1]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/ex1_reg[54]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/q[30]_i_4__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/d_0[30].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_1__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[0]_i_7__11_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_14__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[30]_i_14__8/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_14/O_n_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_14_LOPT_REMAP_6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_25/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_67__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_67__7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[11].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_1__53/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_15__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_15__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__23/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_9__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___200_i_1__2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_29/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2_LOPT_REMAP_1/O
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 16 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 16 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.702 | TNS=-2945.923 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 65621 ; free virtual = 94664
Phase 16 Multi Cell Placement Optimization | Checksum: 1c9665789

Time (s): cpu = 00:32:32 ; elapsed = 00:07:40 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 65632 ; free virtual = 94675

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 80 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[0][22]_0[153]. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[2][239]_1 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]_0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_18. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_7/O_n to 9 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_38__9_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[24] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_fold_reg_3. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_34__5_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[22] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_45__5_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[22] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/queue_reg[0][0]_4. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/fpga_bram128_i_1312__8_n_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/lmranger_ok1. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/p_1_in5_in to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/stage4_fold_reg_3. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1399__5_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__11_n_0_repN to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[3]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_4 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1401__8_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__8_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/regv_ear0[190]_i_3__3_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/i_1/O_n to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/EMAX6_UNIT[10].unit/lmranger_ok[7]. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/queue_reg[0][0]_3 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_fold_reg_3. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/FSM_onehot_cmd_reg[0]_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpga_bram128_i_1137__13_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/stage4_fold_reg_1 to 9 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__14_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[13] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_37__4_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3[6] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/EMAX6_UNIT[5].unit/lmranger_ok[4]. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue_reg[0][0]_3 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]_18. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_7/O_n to 9 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55__5_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_3 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55__4_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/conf1_reg[27]. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___63_i_4__0_2 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[8]_0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_55__7_n_0. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_39__7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_11. Rewired (signal push) design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__1_n_0 to 1 loads. Replicated 0 times.
INFO: [Common 17-14] Message 'Physopt 32-242' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 31 nets. Created 14 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 65820 ; free virtual = 94843
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.702 | TNS=-2855.030 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 65818 ; free virtual = 94842
Phase 17 Rewire | Checksum: 3c5160fe

Time (s): cpu = 00:33:50 ; elapsed = 00:08:12 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 65818 ; free virtual = 94841

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf2_reg[45]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[45]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__5_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__11_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[1]_repN_2. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 15 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.690 | TNS=-2851.806 |
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 73743 ; free virtual = 100650
Phase 18 Critical Cell Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:47 ; elapsed = 00:08:54 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73702 ; free virtual = 100608

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:47 ; elapsed = 00:08:54 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73642 ; free virtual = 100548

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:47 ; elapsed = 00:08:54 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73623 ; free virtual = 100530

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:47 ; elapsed = 00:08:54 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73620 ; free virtual = 100527

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:48 ; elapsed = 00:08:55 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73841 ; free virtual = 100748

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:48 ; elapsed = 00:08:55 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73820 ; free virtual = 100727

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:48 ; elapsed = 00:08:55 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73828 ; free virtual = 100735

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:48 ; elapsed = 00:08:56 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73841 ; free virtual = 100747

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:36:48 ; elapsed = 00:08:56 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73838 ; free virtual = 100745

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 32 nets.  Swapped 1203 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1203 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.681 | TNS=-2732.600 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 73710 ; free virtual = 100617
Phase 27 Critical Pin Optimization | Checksum: 10b8010a8

Time (s): cpu = 00:37:08 ; elapsed = 00:09:02 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73684 ; free virtual = 100591

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/unit1_fold_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/unit1_fold_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/unit1_fold_reg[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_axi_rready. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/dmrb_top_buf/qn_reg[1]_0[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/unit1_fold_reg[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/unit1_fold_reg[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 14 nets. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.681 | TNS=-2699.861 |
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.60 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 73310 ; free virtual = 100217
Phase 28 Very High Fanout Optimization | Checksum: fc80f0b3

Time (s): cpu = 00:37:58 ; elapsed = 00:09:18 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 73328 ; free virtual = 100234

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_5__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[53].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_4__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[49].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_8__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_26__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_7__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_3__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_3__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_3__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_7__17_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_7__17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[36].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_9__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[51].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_6__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_4__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_6/O_n_9.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_6_LOPT_REMAP_9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_3__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__27_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__48
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__55_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__55
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/d_0[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__111
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__27_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_15__27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__55_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__55
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__27_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__7_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_19__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_26__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_1__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_14__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_14__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_4__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_4__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1411__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[1]_repN_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[1]_replica_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__9_rewire
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram128_i_667__9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram128_i_667__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/s_i_25__13_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1370__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/q[15]_i_127__13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/q[15]_i_127__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/d_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__111
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_10__13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_10__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_5__27_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_5__27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[17]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/s_i_8__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_25
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_11__16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_11__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_40__16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_40__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_67__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_67__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/stage4_fold_reg_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/qn[1]_i_3__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/EMAX6_UNIT[9].unit/lmranger_ok[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/tr[348]_i_2__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/lmring_ful1_i_5__8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/lmring_ful1_i_3__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[2]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/tr[342]_i_78__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/lmring/lmring_br/tr[342]_i_78__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/queue_reg[0][29][0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr[342]_i_79__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1406__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/DSP_OUTPUT_INST.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___41_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1614__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_23.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_8/O_n_21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_8_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_9/O_n_21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_9_LOPT_REMAP_21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s__0_i_11__12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s__0_i_11__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_15/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_15_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP_rewire
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_986__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_986__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_1__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_14__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_14__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_4__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_4__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_9__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_9__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[58].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___133_i_3__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[7]_i_25__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[22].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/s_i_3__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_10__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_5/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_5_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_3/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_3_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_3__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[50].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/DSP_OUTPUT_INST.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___41_i_1__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___141_i_1__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_1__31
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_13__16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_13__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_5__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_5__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_9__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_9__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/d_0[9].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_1__69
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_4__34_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_4__34
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_9__20_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_9__20
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram128_i_1155__9.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/tr[348]_i_3__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/queue_reg[0][0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/tr[22]_i_3__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/fpga_bram128_i_1569__9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/fpga_bram128_i_1569__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[6]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_11__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[55].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_2__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf2_reg[45]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_4__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_31__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/d[24].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_26
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_22__12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_22__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_29__12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_29__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_11__12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_11__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[43]_i_3__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[43]_i_3__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_11__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[24].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__5_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP_1
INFO: [Physopt 32-661] Optimized 91 nets.  Re-placed 91 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 91 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 91 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.645 | TNS=-2634.365 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 72649 ; free virtual = 99556
Phase 29 Single Cell Placement Optimization | Checksum: 18f4bb954

Time (s): cpu = 00:40:14 ; elapsed = 00:09:48 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 72635 ; free virtual = 99542

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_4__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[1]_repN_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[1]_replica_6/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_26__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_2__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[2]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[6]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[6]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/i___175_i_1__8_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__17/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_104__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_104__8/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_52__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[23]_i_52__8/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__8/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf3[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf3_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_28/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_15/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_15_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_628_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_628/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__7_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___200_i_5__3/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_1__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_14__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_14__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_4__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_4__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__15/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_3__5_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_12/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_30__7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_1614__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx3_reg[19].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram128_i_546__7/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___200_i_4__2/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/d_0[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_1__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_14__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_14__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_4__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_4__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_9__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_1__5/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_5_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf2_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle[1]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/cycle_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_1__23/O
INFO: [Physopt 32-661] Optimized 16 nets.  Re-placed 40 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 40 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.645 | TNS=-2632.420 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13632.645 ; gain = 0.000 ; free physical = 70952 ; free virtual = 97859
Phase 30 Multi Cell Placement Optimization | Checksum: 181c9da17

Time (s): cpu = 00:46:47 ; elapsed = 00:10:54 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 70952 ; free virtual = 97859

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 181c9da17

Time (s): cpu = 00:46:47 ; elapsed = 00:10:54 . Memory (MB): peak = 13632.645 ; gain = 43.566 ; free physical = 70950 ; free virtual = 97857

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.645 | TNS=-2632.420 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica/Q
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11_LOPT_REMAP_10/O
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9/O_n_10. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_9_LOPT_REMAP_10_comp.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i_11/O_n_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.623 | TNS=-2632.395 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.620 | TNS=-2630.548 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.617 | TNS=-2630.733 |
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.612 | TNS=-2630.594 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[2]_i_3__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[2]_i_8__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[2]_i_8__11
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[2]_i_8__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11/O
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[4]_i_16__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.604 | TNS=-2630.355 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.604 | TNS=-2624.369 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-2624.081 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/conf2[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-2623.822 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-2623.613 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/cycle[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/cycle[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.602 | TNS=-2622.328 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.602 | TNS=-2622.072 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-2621.306 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg_n_0_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-2621.218 |
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[28].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/axi_busy. Replicated 5 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/axi_busy. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-2610.351 |
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/axi_busy. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/axi_busy. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-2496.091 |
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/fsm/axi_busy was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/axi_busy. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-2439.548 |
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/fsm/axi_busy was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/fsm/axi_busy.  Did not re-place instance design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/fsm/axi_busy. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_147. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_147. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-2391.507 |
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_147 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_147.  Did not re-place instance design_1_i/emax6_0/inst/fsm/i__i_2__24
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23_repN. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/fsm/ex3d_r/q[31]_i_2__7_replica_comp.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_147. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-2391.732 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle_reg[0]/Q
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[3]_i_3__35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.600 | TNS=-2391.663 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.600 | TNS=-2391.031 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/cycle[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_11/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i_2/O_n_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.600 | TNS=-2391.010 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.599 | TNS=-2391.004 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.598 | TNS=-2385.235 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica/Q
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_9__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_15__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_ALU.ALU_OUT<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_M_DATA.V_DATA<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_MULTIPLIER.V<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_PREADD_DATA.B2B1<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_5__12
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_A_B_DATA.B2_DATA<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.598 | TNS=-2385.235 |
Phase 32 Critical Path Optimization | Checksum: 17fe98c35

Time (s): cpu = 00:52:45 ; elapsed = 00:12:20 . Memory (MB): peak = 13724.414 ; gain = 135.336 ; free physical = 67463 ; free virtual = 94371

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.598 | TNS=-2385.235 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica/Q
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23/O
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[14]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__47_comp.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_4__23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.597 | TNS=-2385.170 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/cycle_reg[1]_1[0]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/cycle_reg[1]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.597 | TNS=-2385.149 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/cycle[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/cycle[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-2383.695 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-2383.582 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/cycle[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/cycle[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-2383.501 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[4]_replica/Q
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128_i_815_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-2383.379 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/spu2/sfma_so_r/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-2382.655 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle_reg[0]/Q
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__35
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__35/O
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/d_0[11]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_1__80_comp.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-2382.548 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.593 | TNS=-2382.174 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23/O
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[13]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__47_comp.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_4__23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-2382.170 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/ex1_reg[63]_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.591 | TNS=-2376.556 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_exp_r/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.591 | TNS=-2375.710 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.590 | TNS=-2375.623 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[4]_replica/Q
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_9__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.590 | TNS=-2375.610 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cycle[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/cycle[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__47/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_4__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__23/O
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_9__23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.590 | TNS=-2375.555 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_3__83_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-2375.505 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-2374.969 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/conf2[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-2374.124 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_4__35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_12__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_41__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[8]_i_15__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[15].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__41/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/d_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_ALU.ALU_OUT<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_M_DATA.V_DATA<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_MULTIPLIER.V<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_PREADD_DATA.B2B1<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_5__12
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_25__5/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___88_i_1__11/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___88_i_2__11/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___200_i_6__5_replica/O
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/DSP_A_B_DATA.B2_DATA<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-2374.124 |
Phase 33 Critical Path Optimization | Checksum: 1e4c1721d

Time (s): cpu = 00:56:00 ; elapsed = 00:13:00 . Memory (MB): peak = 13846.898 ; gain = 257.820 ; free physical = 67654 ; free virtual = 94563

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1e4c1721d

Time (s): cpu = 00:56:00 ; elapsed = 00:13:01 . Memory (MB): peak = 13846.898 ; gain = 257.820 ; free physical = 67644 ; free virtual = 94552

Phase 35 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.588 | TNS=-2374.124 | WHS=-0.159 | THS=-48.981 |
INFO: [Physopt 32-66] No high hold slack nets found for hold slack optimization.
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-0.588 | TNS=-2374.124 | WHS=-0.159 | THS=-48.981 |
Phase 35 Hold Fix Optimization | Checksum: 1e4c1721d

Time (s): cpu = 00:57:02 ; elapsed = 00:13:10 . Memory (MB): peak = 13846.898 ; gain = 257.820 ; free physical = 68635 ; free virtual = 95544
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 13846.898 ; gain = 0.000 ; free physical = 68625 ; free virtual = 95533
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13846.898 ; gain = 0.000 ; free physical = 68595 ; free virtual = 95504
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.588 | TNS=-2374.124 | WHS=-0.159 | THS=-48.981 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.011  |         13.067  |           62  |              0  |                    33  |           0  |           3  |  00:00:57  |
|  Single Cell Placement   |          0.103  |        485.353  |            0  |              0  |                   401  |           0  |           4  |  00:02:04  |
|  Multi Cell Placement    |          0.000  |         34.731  |            0  |              0  |                    54  |           0  |           4  |  00:03:25  |
|  Rewire                  |          0.000  |        296.744  |           41  |              0  |                   103  |           0  |           3  |  00:01:39  |
|  Critical Cell           |          0.042  |         65.307  |           59  |              0  |                    39  |           0  |           3  |  00:02:01  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
|  Critical Pin            |          0.009  |        119.207  |            0  |              0  |                    32  |           0  |           1  |  00:00:07  |
|  Very High Fanout        |          0.000  |         32.738  |           26  |              0  |                    14  |           0  |           1  |  00:00:15  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.057  |        258.297  |           27  |              0  |                    41  |           0  |           2  |  00:02:06  |
|  Total                   |          0.222  |       1305.444  |          215  |              0  |                   717  |           0  |          33  |  00:12:35  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 13846.898 ; gain = 0.000 ; free physical = 68567 ; free virtual = 95475
Ending Physical Synthesis Task | Checksum: 22bb2c548

Time (s): cpu = 00:57:06 ; elapsed = 00:13:13 . Memory (MB): peak = 13846.898 ; gain = 257.820 ; free physical = 68573 ; free virtual = 95481
INFO: [Common 17-83] Releasing license: Implementation
1784 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:58:49 ; elapsed = 00:13:40 . Memory (MB): peak = 13846.898 ; gain = 257.820 ; free physical = 69195 ; free virtual = 96104
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 13846.898 ; gain = 0.000 ; free physical = 71014 ; free virtual = 98528
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 13846.898 ; gain = 0.000 ; free physical = 71512 ; free virtual = 98581
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e4aefb9d ConstDB: 0 ShapeSum: 1558eb0f RouteDB: 6eb28ae1

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.46 . Memory (MB): peak = 14094.305 ; gain = 0.000 ; free physical = 71306 ; free virtual = 98376
Phase 1 Build RT Design | Checksum: b2d89a4b

Time (s): cpu = 00:02:15 ; elapsed = 00:00:29 . Memory (MB): peak = 14094.305 ; gain = 0.000 ; free physical = 71202 ; free virtual = 98271
Post Restoration Checksum: NetGraph: 1314d14f NumContArr: 4815e3c8 Constraints: ffcefadc Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15af9aff3

Time (s): cpu = 00:02:19 ; elapsed = 00:00:32 . Memory (MB): peak = 14094.305 ; gain = 0.000 ; free physical = 70931 ; free virtual = 98000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15af9aff3

Time (s): cpu = 00:02:19 ; elapsed = 00:00:32 . Memory (MB): peak = 14094.305 ; gain = 0.000 ; free physical = 71064 ; free virtual = 98133

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b5564e1c

Time (s): cpu = 00:02:34 ; elapsed = 00:00:40 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 70492 ; free virtual = 97561

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2585dab76

Time (s): cpu = 00:04:03 ; elapsed = 00:01:10 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69917 ; free virtual = 96986
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.452 | TNS=-179.333| WHS=-0.088 | THS=-24.046|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2b60f2e98

Time (s): cpu = 00:08:04 ; elapsed = 00:02:12 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69699 ; free virtual = 96769
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.452 | TNS=-941.910| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 29d7763a2

Time (s): cpu = 00:08:04 ; elapsed = 00:02:13 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69685 ; free virtual = 96754
Phase 2 Router Initialization | Checksum: 2cfcbc0c8

Time (s): cpu = 00:08:05 ; elapsed = 00:02:14 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69685 ; free virtual = 96754

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 479936
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 189050
  Number of Partially Routed Nets     = 290886
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2cfcbc0c8

Time (s): cpu = 00:08:17 ; elapsed = 00:02:18 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69692 ; free virtual = 96762
Phase 3 Initial Routing | Checksum: 2808cd5b8

Time (s): cpu = 00:13:30 ; elapsed = 00:04:02 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 68735 ; free virtual = 95804

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|     10.39|   64x64|     19.03|   16x16|      6.88|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      5.95|   64x64|     14.08|   16x16|      3.94|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.76|     4x4|      0.87|   16x16|      4.33|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.67|     8x8|      0.88|   16x16|      3.36|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X16Y77->INT_X47Y140 (CLEM_X16Y77->DSP_X47Y140)
	NULL_X121Y162->INT_X38Y187 (NULL_X121Y162->CLEL_R_X38Y187)
	NULL_X121Y161->INT_X38Y186 (NULL_X121Y161->CLEL_R_X38Y186)
	NULL_X131Y162->INT_X39Y187 (NULL_X131Y162->CLEL_R_X39Y187)
	NULL_X131Y161->INT_X39Y186 (NULL_X131Y161->CLEL_R_X39Y186)
SOUTH
	INT_X37Y106->INT_X52Y137 (CLEL_L_X37Y106->CLEL_R_X52Y137)
	INT_X36Y113->INT_X51Y128 (CLEL_L_X36Y113->CLEL_R_X51Y128)
	INT_X36Y110->INT_X51Y125 (CLEL_L_X36Y110->CLEL_R_X51Y125)
	INT_X36Y109->INT_X51Y124 (CLEL_L_X36Y109->CLEL_R_X51Y124)
	INT_X36Y108->INT_X51Y123 (CLEL_L_X36Y108->CLEL_R_X51Y123)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X15Y79->INT_X46Y206 (PSS_ALTO_X0Y0->CLEL_R_X46Y206)
	NULL_X97Y127->INT_X64Y185 (NULL_X97Y127->GTH_QUAD_RIGHT_X64Y180)
	NULL_X100Y127->INT_X64Y185 (NULL_X100Y127->GTH_QUAD_RIGHT_X64Y180)
	NULL_X109Y128->INT_X64Y186 (NULL_X109Y128->GTH_QUAD_RIGHT_X64Y180)
SOUTH
	INT_X25Y83->INT_X56Y178 (CLEM_X25Y83->INT_X56Y178)
	INT_X32Y116->INT_X63Y147 (CLEM_X32Y116->CLEL_R_X63Y147)
	INT_X32Y115->INT_X63Y146 (CLEM_X32Y115->CLEL_R_X63Y146)
	INT_X32Y114->INT_X63Y145 (CLEM_X32Y114->CLEL_R_X63Y145)
	INT_X32Y113->INT_X63Y144 (CLEM_X32Y113->CLEL_R_X63Y144)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X4Y518->INT_X11Y557 (CLEM_X4Y518->CLEL_R_X11Y557)
	INT_X16Y524->INT_X23Y531 (CLEM_X16Y524->CLEL_R_X23Y531)
	INT_X16Y523->INT_X23Y530 (CLEM_X16Y523->CLEL_R_X23Y530)
	INT_X16Y522->INT_X23Y529 (CLEM_X16Y522->CLEL_R_X23Y529)
	INT_X16Y525->INT_X23Y532 (CLEM_X16Y525->CLEL_R_X23Y532)
SOUTH
	INT_X36Y580->INT_X43Y611 (CLEL_L_X36Y580->CLEL_R_X43Y611)
	INT_X48Y556->INT_X55Y563 (CLEM_X48Y556->CLEL_R_X55Y563)
	INT_X48Y548->INT_X55Y555 (CLEM_X48Y548->CLEL_R_X55Y555)
	INT_X48Y204->INT_X55Y211 (CLEM_X48Y204->CLEL_R_X55Y211)
	INT_X48Y196->INT_X55Y203 (CLEM_X48Y196->CLEL_R_X55Y203)
EAST
	INT_X34Y107->INT_X41Y122 (CLEL_L_X34Y107->CLEL_R_X41Y122)
	INT_X48Y612->INT_X55Y619 (CLEM_X48Y612->CLEL_R_X55Y619)
	INT_X64Y596->INT_X64Y603 (CLEL_L_X64Y596->GTH_QUAD_RIGHT_X64Y600)
	INT_X64Y524->INT_X64Y531 (CLEL_L_X64Y524->GTH_QUAD_RIGHT_X64Y480)
	INT_X64Y516->INT_X64Y523 (CLEL_L_X64Y516->GTH_QUAD_RIGHT_X64Y480)
WEST
	INT_X24Y631->INT_X39Y646 (CLEM_X24Y631->CLEL_R_X39Y646)
	INT_X20Y634->INT_X35Y649 (CLEM_X20Y634->CLEL_R_X35Y649)
	INT_X20Y633->INT_X35Y648 (CLEM_X20Y633->CLEL_R_X35Y648)
	INT_X20Y632->INT_X35Y647 (CLEM_X20Y632->CLEL_R_X35Y647)
	INT_X21Y628->INT_X36Y643 (CLEM_X21Y628->CLEL_R_X36Y643)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out2_design_1_clk_wiz_0_0 |clk_out2_design_1_clk_wiz_0_0 |                                     design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/ex4o_reg[35]/D|
| clk_out2_design_1_clk_wiz_0_0 |clk_out2_design_1_clk_wiz_0_0 |                                      design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[264]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2fb45541f

Time (s): cpu = 00:14:29 ; elapsed = 00:04:21 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 68657 ; free virtual = 95727
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 30f1367b4

Time (s): cpu = 00:16:12 ; elapsed = 00:04:46 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 68729 ; free virtual = 95798

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 493159
 Number of Nodes with overlaps = 85436
 Number of Nodes with overlaps = 17027
 Number of Nodes with overlaps = 3563
 Number of Nodes with overlaps = 837
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.312 | TNS=-8067.858| WHS=-0.024 | THS=-0.224 |

Phase 4.2 Global Iteration 1 | Checksum: 1ef23eed1

Time (s): cpu = 00:52:21 ; elapsed = 00:21:23 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 57862 ; free virtual = 85782

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.090 | TNS=-7771.595| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f8d75b5b

Time (s): cpu = 00:57:59 ; elapsed = 00:26:00 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 56964 ; free virtual = 84884

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.918 | TNS=-7455.736| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 221a88a7b

Time (s): cpu = 01:03:12 ; elapsed = 00:30:07 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 54732 ; free virtual = 82652

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.869 | TNS=-7156.709| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1d50a4222

Time (s): cpu = 01:06:37 ; elapsed = 00:32:19 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 54623 ; free virtual = 82543

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.818 | TNS=-6913.376| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 2cae8a2e6

Time (s): cpu = 01:10:32 ; elapsed = 00:35:18 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 54407 ; free virtual = 82328

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.756 | TNS=-6647.605| WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 2bdbd61cc

Time (s): cpu = 01:16:54 ; elapsed = 00:40:13 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 55199 ; free virtual = 83522

Phase 4.8 Global Iteration 7
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.744 | TNS=-6458.465| WHS=N/A    | THS=N/A    |

Phase 4.8 Global Iteration 7 | Checksum: 24175e387

Time (s): cpu = 01:19:40 ; elapsed = 00:42:00 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 57380 ; free virtual = 85705

Phase 4.9 Global Iteration 8
 Number of Nodes with overlaps = 211
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-6305.941| WHS=N/A    | THS=N/A    |

Phase 4.9 Global Iteration 8 | Checksum: 2ebb45ff8

Time (s): cpu = 01:22:43 ; elapsed = 00:44:23 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 56747 ; free virtual = 85072

Phase 4.10 Global Iteration 9
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.735 | TNS=-6048.483| WHS=N/A    | THS=N/A    |

Phase 4.10 Global Iteration 9 | Checksum: 29f091031

Time (s): cpu = 01:26:30 ; elapsed = 00:47:24 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 53404 ; free virtual = 81745
Phase 4 Rip-up And Reroute | Checksum: 29f091031

Time (s): cpu = 01:26:32 ; elapsed = 00:47:26 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 53407 ; free virtual = 81747

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 2903a392c

Time (s): cpu = 01:27:46 ; elapsed = 00:47:52 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 54426 ; free virtual = 82766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-6305.941| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 36173702b

Time (s): cpu = 01:29:14 ; elapsed = 00:48:24 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 53950 ; free virtual = 82290
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-5691.625| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 29939e875

Time (s): cpu = 01:30:35 ; elapsed = 00:48:51 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 55375 ; free virtual = 83709
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-5372.224| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1f438fdf1

Time (s): cpu = 01:31:43 ; elapsed = 00:49:12 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 54015 ; free virtual = 82350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-5196.281| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 2dc2d288a

Time (s): cpu = 01:33:03 ; elapsed = 00:49:35 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 53338 ; free virtual = 81673
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-5150.823| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 2553ac127

Time (s): cpu = 01:34:33 ; elapsed = 00:50:02 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 52491 ; free virtual = 80826
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-5085.929| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 28b06fb46

Time (s): cpu = 01:36:00 ; elapsed = 00:50:28 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 52389 ; free virtual = 80724
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-5041.140| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 283850eaa

Time (s): cpu = 01:37:26 ; elapsed = 00:50:51 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 53126 ; free virtual = 81461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-5029.967| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 31d2625cd

Time (s): cpu = 01:39:00 ; elapsed = 00:51:18 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 51005 ; free virtual = 79340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-4981.513| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 3193a58ba

Time (s): cpu = 01:40:36 ; elapsed = 00:51:51 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 49160 ; free virtual = 77496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-4939.817| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 1ee8e9964

Time (s): cpu = 01:41:06 ; elapsed = 00:51:59 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69442 ; free virtual = 97476
Phase 5.1 TNS Cleanup | Checksum: 1ee8e9964

Time (s): cpu = 01:41:07 ; elapsed = 00:52:01 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 71039 ; free virtual = 99073

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ee8e9964

Time (s): cpu = 01:41:09 ; elapsed = 00:52:02 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 70847 ; free virtual = 98881
Phase 5 Delay and Skew Optimization | Checksum: 1ee8e9964

Time (s): cpu = 01:41:10 ; elapsed = 00:52:04 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 70790 ; free virtual = 98824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a7e97f10

Time (s): cpu = 01:42:07 ; elapsed = 00:52:25 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69587 ; free virtual = 97621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-4907.186| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a7f37a47

Time (s): cpu = 01:42:09 ; elapsed = 00:52:27 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69389 ; free virtual = 97423
Phase 6 Post Hold Fix | Checksum: 2a7f37a47

Time (s): cpu = 01:42:11 ; elapsed = 00:52:29 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 69281 ; free virtual = 97315

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 25ff393e1

Time (s): cpu = 01:44:52 ; elapsed = 00:53:12 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 66284 ; free virtual = 94318
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.711 | TNS=-4907.186| WHS=0.010  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 25ff393e1

Time (s): cpu = 01:44:54 ; elapsed = 00:53:14 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 66335 ; free virtual = 94369

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 38.8144 %
  Global Horizontal Routing Utilization  = 27.1973 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 16x16 Area, Max Cong = 85.8356%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   NULL_X148Y170 -> INT_X27Y179
   NULL_X148Y169 -> INT_X27Y178
   NULL_X148Y168 -> INT_X27Y177
   NULL_X148Y167 -> INT_X27Y176
   NULL_X148Y166 -> INT_X27Y175
South Dir 1x1 Area, Max Cong = 93.3649%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X41Y609 -> INT_X41Y609
   INT_X44Y608 -> INT_X44Y608
   INT_X42Y607 -> INT_X42Y607
   INT_X42Y601 -> INT_X42Y601
   INT_X40Y593 -> INT_X40Y593
East Dir 1x1 Area, Max Cong = 96.1538%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X14Y182 -> INT_X14Y182
   INT_X13Y181 -> INT_X13Y181
   INT_X14Y181 -> INT_X14Y181
   INT_X14Y180 -> INT_X14Y180
West Dir 1x1 Area, Max Cong = 88.4615%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X39Y638 -> INT_X39Y638
   INT_X34Y636 -> INT_X34Y636
   INT_X34Y625 -> INT_X34Y625
   INT_X54Y532 -> INT_X54Y532

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.375 Sparse Ratio: 1.3125
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 25ff393e1

Time (s): cpu = 01:45:01 ; elapsed = 00:53:17 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 66193 ; free virtual = 94227

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25ff393e1

Time (s): cpu = 01:45:02 ; elapsed = 00:53:18 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 66087 ; free virtual = 94121

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25ff393e1

Time (s): cpu = 01:45:27 ; elapsed = 00:53:36 . Memory (MB): peak = 14102.328 ; gain = 8.023 ; free physical = 66385 ; free virtual = 94419

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 14102.328 ; gain = 0.000 ; free physical = 65689 ; free virtual = 93723
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.630. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 14304.742 ; gain = 0.000 ; free physical = 62384 ; free virtual = 90418
Ending IncrPlace Task | Checksum: 12db3098c

Time (s): cpu = 00:03:21 ; elapsed = 00:01:40 . Memory (MB): peak = 14304.742 ; gain = 202.414 ; free physical = 63467 ; free virtual = 91501
Phase 11 Incr Placement Change | Checksum: 25ff393e1

Time (s): cpu = 01:49:15 ; elapsed = 00:55:25 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 63467 ; free virtual = 91501

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: b997df11

Time (s): cpu = 01:51:11 ; elapsed = 00:55:46 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 64502 ; free virtual = 92536
Post Restoration Checksum: NetGraph: e890b5b6 NumContArr: 5443a15f Constraints: ae581fce Timing: 0

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 1eb2c76e3

Time (s): cpu = 01:51:24 ; elapsed = 00:56:00 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 72435 ; free virtual = 99494

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1bed813cb

Time (s): cpu = 01:51:27 ; elapsed = 00:56:02 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 72430 ; free virtual = 99488

Phase 13.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 13.3 Global Clock Net Routing | Checksum: 22833f906

Time (s): cpu = 01:51:47 ; elapsed = 00:56:10 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 72903 ; free virtual = 99961

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 247e69c86

Time (s): cpu = 01:53:40 ; elapsed = 00:56:51 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 73346 ; free virtual = 100404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.635 | TNS=-4464.561| WHS=-0.088 | THS=-17.928|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 29c41d060

Time (s): cpu = 01:56:55 ; elapsed = 00:57:43 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 73203 ; free virtual = 100261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.635 | TNS=-4328.158| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 245039733

Time (s): cpu = 01:56:56 ; elapsed = 00:57:45 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 73205 ; free virtual = 100263
Phase 13 Router Initialization | Checksum: 2551f34b7

Time (s): cpu = 01:56:59 ; elapsed = 00:57:48 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 73293 ; free virtual = 100351

Router Utilization Summary
  Global Vertical Routing Utilization    = 38.7851 %
  Global Horizontal Routing Utilization  = 27.1687 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1357
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 223
  Number of Partially Routed Nets     = 1134
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 2551f34b7

Time (s): cpu = 01:57:12 ; elapsed = 00:57:52 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 73344 ; free virtual = 100402
Phase 14 Initial Routing | Checksum: 1ed640992

Time (s): cpu = 01:57:31 ; elapsed = 00:58:02 . Memory (MB): peak = 14304.742 ; gain = 210.438 ; free physical = 73274 ; free virtual = 100333

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.04|   32x32|      8.31|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     8x8|      4.47|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     4x4|      0.14|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.10|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X20Y87->INT_X51Y182 (CLEM_X20Y87->CLEL_R_X51Y182)
	NULL_X136Y153->INT_X40Y179 (NULL_X136Y153->CLEL_R_X40Y179)
	NULL_X136Y152->INT_X40Y178 (NULL_X136Y152->CLEL_R_X40Y178)
	NULL_X136Y151->INT_X40Y177 (NULL_X136Y151->CLEL_R_X40Y177)
	NULL_X136Y150->INT_X40Y176 (NULL_X136Y150->CLEL_R_X40Y176)

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 28 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out2_design_1_clk_wiz_0_0 |clk_out2_design_1_clk_wiz_0_0 |                                     design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/ex4o_reg[58]/D|
| clk_out2_design_1_clk_wiz_0_0 |clk_out2_design_1_clk_wiz_0_0 |                                     design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/ex4o_reg[62]/D|
| clk_out2_design_1_clk_wiz_0_0 |clk_out2_design_1_clk_wiz_0_0 |                                     design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/ex4o_reg[56]/D|
| clk_out2_design_1_clk_wiz_0_0 |clk_out2_design_1_clk_wiz_0_0 |                                     design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/ex4o_reg[49]/D|
| clk_out2_design_1_clk_wiz_0_0 |clk_out2_design_1_clk_wiz_0_0 |                                     design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage1_inst/ea1b_reg[9]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 8043
 Number of Nodes with overlaps = 1563
 Number of Nodes with overlaps = 414
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.684 | TNS=-4741.428| WHS=-0.003 | THS=-0.003 |

Phase 15.1 Global Iteration 0 | Checksum: 2520f33a3

Time (s): cpu = 02:05:50 ; elapsed = 01:02:21 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 73124 ; free virtual = 100183

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.672 | TNS=-4614.436| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1d9a5341d

Time (s): cpu = 02:09:36 ; elapsed = 01:05:26 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 73114 ; free virtual = 100172

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.655 | TNS=-4474.882| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 2427f89f3

Time (s): cpu = 02:12:31 ; elapsed = 01:07:49 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 73075 ; free virtual = 100133

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.673 | TNS=-4336.548| WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 2ae3a7a63

Time (s): cpu = 02:16:15 ; elapsed = 01:11:01 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 73064 ; free virtual = 100122
Phase 15 Rip-up And Reroute | Checksum: 2ae3a7a63

Time (s): cpu = 02:16:17 ; elapsed = 01:11:02 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 73062 ; free virtual = 100120

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 2e8fb2627

Time (s): cpu = 02:17:36 ; elapsed = 01:11:29 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72887 ; free virtual = 99946
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.655 | TNS=-4474.882| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 1d716847f

Time (s): cpu = 02:18:39 ; elapsed = 01:11:47 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72856 ; free virtual = 99915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4462.646| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 214a50c52

Time (s): cpu = 02:19:38 ; elapsed = 01:12:06 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72791 ; free virtual = 99850
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4462.709| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 28e157a4b

Time (s): cpu = 02:20:38 ; elapsed = 01:12:25 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72749 ; free virtual = 99808
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4462.101| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: 22f8b8649

Time (s): cpu = 02:21:41 ; elapsed = 01:12:47 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72743 ; free virtual = 99801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4459.584| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: 2922e251e

Time (s): cpu = 02:22:51 ; elapsed = 01:13:09 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72762 ; free virtual = 99821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4458.190| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 280696bc9

Time (s): cpu = 02:23:55 ; elapsed = 01:13:29 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72723 ; free virtual = 99781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4456.460| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: 1ecfa4500

Time (s): cpu = 02:24:53 ; elapsed = 01:13:47 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72722 ; free virtual = 99780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4456.157| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: 229f61967

Time (s): cpu = 02:25:53 ; elapsed = 01:14:06 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72735 ; free virtual = 99793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4455.675| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.10 Update Timing
Phase 16.1.1.10 Update Timing | Checksum: 3230044b6

Time (s): cpu = 02:26:50 ; elapsed = 01:14:24 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72725 ; free virtual = 99783
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4455.584| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: 2d08b8281

Time (s): cpu = 02:26:59 ; elapsed = 01:14:28 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72816 ; free virtual = 99875
Phase 16.1 TNS Cleanup | Checksum: 2d08b8281

Time (s): cpu = 02:27:01 ; elapsed = 01:14:29 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72813 ; free virtual = 99871

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 2d08b8281

Time (s): cpu = 02:27:02 ; elapsed = 01:14:30 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72816 ; free virtual = 99875
Phase 16 Delay and Skew Optimization | Checksum: 2d08b8281

Time (s): cpu = 02:27:03 ; elapsed = 01:14:31 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72800 ; free virtual = 99859

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 2eace130f

Time (s): cpu = 02:28:00 ; elapsed = 01:14:52 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72870 ; free virtual = 99929
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4455.543| WHS=0.010  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 31b3b33ed

Time (s): cpu = 02:28:02 ; elapsed = 01:14:54 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72820 ; free virtual = 99879
Phase 17 Post Hold Fix | Checksum: 31b3b33ed

Time (s): cpu = 02:28:03 ; elapsed = 01:14:55 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72832 ; free virtual = 99890

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 2944154c5

Time (s): cpu = 02:30:29 ; elapsed = 01:15:33 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72813 ; free virtual = 99872
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-4455.543| WHS=0.010  | THS=0.000  |

Phase 18 Timing Verification | Checksum: 2944154c5

Time (s): cpu = 02:30:31 ; elapsed = 01:15:36 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72882 ; free virtual = 99941

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 38.77 %
  Global Horizontal Routing Utilization  = 27.2419 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 16x16 Area, Max Cong = 85.4493%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   NULL_X148Y170 -> INT_X27Y179
   NULL_X148Y169 -> INT_X27Y178
South Dir 1x1 Area, Max Cong = 91.9431%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X41Y609 -> INT_X41Y609
   INT_X44Y608 -> INT_X44Y608
   INT_X42Y607 -> INT_X42Y607
   INT_X42Y601 -> INT_X42Y601
   INT_X40Y593 -> INT_X40Y593
East Dir 1x1 Area, Max Cong = 92.3077%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X13Y181 -> INT_X13Y181
   INT_X14Y181 -> INT_X14Y181
   INT_X13Y180 -> INT_X13Y180
   INT_X14Y180 -> INT_X14Y180
West Dir 1x1 Area, Max Cong = 88.4615%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X39Y638 -> INT_X39Y638
   INT_X34Y636 -> INT_X34Y636
   INT_X34Y625 -> INT_X34Y625

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.375 Sparse Ratio: 1.1875
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 19 Route finalize | Checksum: 2944154c5

Time (s): cpu = 02:30:38 ; elapsed = 01:15:38 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72916 ; free virtual = 99974

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 2944154c5

Time (s): cpu = 02:30:40 ; elapsed = 01:15:40 . Memory (MB): peak = 15034.020 ; gain = 939.715 ; free physical = 72924 ; free virtual = 99982

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 2944154c5

Time (s): cpu = 02:31:03 ; elapsed = 01:15:57 . Memory (MB): peak = 15287.020 ; gain = 1192.715 ; free physical = 72912 ; free virtual = 99971

Phase 22 Leaf Clock Prog Delay Opt

Phase 22.1 Delay CleanUp

Phase 22.1.1 Update Timing
Phase 22.1.1 Update Timing | Checksum: 18018258a

Time (s): cpu = 02:39:41 ; elapsed = 01:19:40 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72139 ; free virtual = 99198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3726.289| WHS=0.006  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 22.1.2 Update Timing
Phase 22.1.2 Update Timing | Checksum: 19823cca0

Time (s): cpu = 02:40:36 ; elapsed = 01:19:57 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72115 ; free virtual = 99173
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.738| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.3 Update Timing
Phase 22.1.3 Update Timing | Checksum: 15e9ef5ad

Time (s): cpu = 02:41:36 ; elapsed = 01:20:15 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 71948 ; free virtual = 99007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.685| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.4 Update Timing
Phase 22.1.4 Update Timing | Checksum: 214aa8bd7

Time (s): cpu = 02:42:35 ; elapsed = 01:20:32 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72223 ; free virtual = 99281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.685| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.5 Update Timing
Phase 22.1.5 Update Timing | Checksum: d1ac9eb7

Time (s): cpu = 02:43:40 ; elapsed = 01:20:52 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72266 ; free virtual = 99325
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.669| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.6 Update Timing
Phase 22.1.6 Update Timing | Checksum: eea68967

Time (s): cpu = 02:44:32 ; elapsed = 01:21:08 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72251 ; free virtual = 99309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.669| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.7 Update Timing
Phase 22.1.7 Update Timing | Checksum: cf4593c2

Time (s): cpu = 02:45:26 ; elapsed = 01:21:24 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72241 ; free virtual = 99299
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.669| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.8 Update Timing
Phase 22.1.8 Update Timing | Checksum: c2117935

Time (s): cpu = 02:46:20 ; elapsed = 01:21:41 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 71930 ; free virtual = 98989
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.669| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.9 Update Timing
Phase 22.1.9 Update Timing | Checksum: 19c8989a5

Time (s): cpu = 02:47:27 ; elapsed = 01:22:01 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72200 ; free virtual = 99259
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.280| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 22.1.10 Update Timing
Phase 22.1.10 Update Timing | Checksum: 20e814d6b

Time (s): cpu = 02:48:22 ; elapsed = 01:22:18 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 71376 ; free virtual = 98434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.448 | TNS=-3724.280| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 22.1 Delay CleanUp | Checksum: 1a1777c1d

Time (s): cpu = 02:48:30 ; elapsed = 01:22:22 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 71470 ; free virtual = 98529

Phase 22.2 Hold Fix Iter

Phase 22.2.1 Update Timing
Phase 22.2.1 Update Timing | Checksum: 25513aae9

Time (s): cpu = 02:50:19 ; elapsed = 01:23:01 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72281 ; free virtual = 99340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.421 | TNS=-3723.396| WHS=0.006  | THS=0.000  |

Phase 22.2 Hold Fix Iter | Checksum: 23dd97942

Time (s): cpu = 02:50:21 ; elapsed = 01:23:03 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 72315 ; free virtual = 99373
Phase 22 Leaf Clock Prog Delay Opt | Checksum: 19c91b08f

Time (s): cpu = 02:52:16 ; elapsed = 01:23:44 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 73122 ; free virtual = 100180

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 19c91b08f

Time (s): cpu = 02:52:40 ; elapsed = 01:24:02 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 73403 ; free virtual = 100462

Phase 24 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.462 | TNS=-3605.363| WHS=0.006  | THS=0.000  |

Phase 24 Post Router Timing | Checksum: 1f8796a61

Time (s): cpu = 02:54:46 ; elapsed = 01:24:32 . Memory (MB): peak = 19393.098 ; gain = 5298.793 ; free physical = 73318 ; free virtual = 100376
Time taken to check if laguna hold fix is required (in secs): 0

Phase 25 Physical Synthesis in Router

Phase 25.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.462 | TNS=-3605.363 | WHS=0.006 | THS=0.000 |
Phase 25.1 Physical Synthesis Initialization | Checksum: 1f8796a61

Time (s): cpu = 02:55:40 ; elapsed = 01:24:54 . Memory (MB): peak = 19979.059 ; gain = 5884.754 ; free physical = 72665 ; free virtual = 99724

Phase 25.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.462 | TNS=-3605.363 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.448. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue_reg[0][341]_0[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpga_bram128_i_395__14_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.448 | TNS=-3600.910 | WHS=0.006 | THS=0.000 |
Phase 25.2 Critical Path Optimization | Checksum: 12fc7224c

Time (s): cpu = 02:56:53 ; elapsed = 01:25:28 . Memory (MB): peak = 19979.059 ; gain = 5884.754 ; free physical = 72817 ; free virtual = 99875
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 19979.059 ; gain = 0.000 ; free physical = 72819 ; free virtual = 99877
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.448 | TNS=-3600.910 | WHS=0.006 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 19979.059 ; gain = 0.000 ; free physical = 72819 ; free virtual = 99877
Phase 25 Physical Synthesis in Router | Checksum: 217cff9e2

Time (s): cpu = 02:57:01 ; elapsed = 01:25:34 . Memory (MB): peak = 19979.059 ; gain = 5884.754 ; free physical = 73361 ; free virtual = 100419

Phase 26 Route finalize
Phase 26 Route finalize | Checksum: 217cff9e2

Time (s): cpu = 02:57:02 ; elapsed = 01:25:35 . Memory (MB): peak = 19979.059 ; gain = 5884.754 ; free physical = 73361 ; free virtual = 100419
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+-----------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS   |    TNS    |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+--------+-----------+-------+-------+--------+--------------+-------------------+
|  1   | -0.711 | -4907.186 | 0.010 | 0.000 |  Pass  |   00:53:08   |                   |
+------+--------+-----------+-------+-------+--------+--------------+-------------------+
|  2   | -0.647 | -4455.543 | 0.010 | 0.000 |  Pass  |   00:20:02   |         x         |
+------+--------+-----------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:57:02 ; elapsed = 01:25:36 . Memory (MB): peak = 19979.059 ; gain = 5884.754 ; free physical = 74515 ; free virtual = 101574
INFO: [Common 17-83] Releasing license: Implementation
1870 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:58:09 ; elapsed = 01:26:03 . Memory (MB): peak = 19979.059 ; gain = 6132.160 ; free physical = 74515 ; free virtual = 101574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 19979.059 ; gain = 0.000 ; free physical = 73581 ; free virtual = 101510
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:14 ; elapsed = 00:00:44 . Memory (MB): peak = 19979.059 ; gain = 0.000 ; free physical = 74281 ; free virtual = 101567
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:14 ; elapsed = 00:00:18 . Memory (MB): peak = 20076.719 ; gain = 97.660 ; free physical = 73429 ; free virtual = 100715
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:02 ; elapsed = 00:00:27 . Memory (MB): peak = 20076.719 ; gain = 0.000 ; free physical = 74301 ; free virtual = 101589
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1882 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:06 ; elapsed = 00:01:24 . Memory (MB): peak = 20272.039 ; gain = 195.320 ; free physical = 74051 ; free virtual = 101350
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 73979 ; free virtual = 101280
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 73732 ; free virtual = 101033
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 73740 ; free virtual = 101041

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.448 | TNS=-3600.910 | WHS=0.006 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16722a593

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 73161 ; free virtual = 100462

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.448 | TNS=-3600.910 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0].
Nodegraph reading from file.  Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.46 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72994 ; free virtual = 100295
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue_reg[0][341]_0[4].
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/addra[2]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpga_bram128_i_43__14_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.417. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpga_bram128_i_395__14_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.417. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[495].
INFO: [Physopt 32-952] Improved path group WNS = -0.416. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.415. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.414. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[486].
INFO: [Physopt 32-952] Improved path group WNS = -0.413. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[510].
INFO: [Physopt 32-952] Improved path group WNS = -0.413. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.412. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.411. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.411. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.409. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[32].
INFO: [Physopt 32-952] Improved path group WNS = -0.409. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.409. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[130].
INFO: [Physopt 32-952] Improved path group WNS = -0.409. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf3[162].
INFO: [Physopt 32-952] Improved path group WNS = -0.409. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[316].
INFO: [Physopt 32-952] Improved path group WNS = -0.409. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.408. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[22].
INFO: [Physopt 32-952] Improved path group WNS = -0.408. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[32].
INFO: [Physopt 32-952] Improved path group WNS = -0.408. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[800].
INFO: [Physopt 32-952] Improved path group WNS = -0.408. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.407. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.407. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.407. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[21].
INFO: [Physopt 32-952] Improved path group WNS = -0.407. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb_reg_n_0_[345].
INFO: [Physopt 32-952] Improved path group WNS = -0.407. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].
INFO: [Physopt 32-952] Improved path group WNS = -0.406. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[508].
INFO: [Physopt 32-952] Improved path group WNS = -0.406. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.406. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].
INFO: [Physopt 32-952] Improved path group WNS = -0.406. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[27].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[10].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[292].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/fsm/axring_bot_buf/axring_bot_bout[226].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[290].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.405. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].
INFO: [Physopt 32-952] Improved path group WNS = -0.404. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.404. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.404. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.404. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.404. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/D[232].
INFO: [Physopt 32-952] Improved path group WNS = -0.404. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf0_reg_n_0_[228].
INFO: [Physopt 32-952] Improved path group WNS = -0.403. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].
INFO: [Physopt 32-952] Improved path group WNS = -0.403. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.403. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx1_reg[63]_0[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.403. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.403. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf0_reg_n_0_[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[317].
INFO: [Physopt 32-952] Improved path group WNS = -0.401. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.401. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.401. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage1_inst/ea1o_reg[48]_0[29].
INFO: [Physopt 32-952] Improved path group WNS = -0.401. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.401. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf0_reg_n_0_[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.401. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[62].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/queue_reg_n_0_[1][107].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/queue_reg_n_0_[1][279].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[37].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[184].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.399. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[135].
INFO: [Physopt 32-952] Improved path group WNS = -0.399. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf3[19].
INFO: [Physopt 32-952] Improved path group WNS = -0.399. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].
INFO: [Physopt 32-952] Improved path group WNS = -0.399. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.399. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf2[18].
INFO: [Physopt 32-952] Improved path group WNS = -0.399. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb_reg_n_0_[902].
INFO: [Physopt 32-952] Improved path group WNS = -0.399. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf3[173].
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[133].
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[209].
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf3[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[40].
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[36].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[6].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/D[313].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/tx2_reg[63]_0[44].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf3[175].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.397. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.396. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.396. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[62].
INFO: [Physopt 32-952] Improved path group WNS = -0.396. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.396. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/D[230].
INFO: [Physopt 32-952] Improved path group WNS = -0.396. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1[19].
INFO: [Common 17-14] Message 'Physopt 32-952' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf3[5].
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 71941 ; free virtual = 99242
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[0][341]_0[3].
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/addra[1]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpga_bram128_i_44__12_comp.
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72134 ; free virtual = 99436
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/fsm/axi_busy.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 71857 ; free virtual = 99158
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/Q[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/fsm/axring_bot_buf/qn_reg_n_0_[0].
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72102 ; free virtual = 99403
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg_n_0_[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn_reg[0]
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___139_i_6__3_0[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][341]_0[227].
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72100 ; free virtual = 99401
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/qn_reg[1]_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/axring_b_ful_en.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/axring_b_ful_en. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_0_LOPT_REMAP_comp.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[14].
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72022 ; free virtual = 99323
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/Q[2].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[2]
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/fsm/axring_bot_buf/qn_reg_n_0_[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn_reg[1]_rep__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/fsm/axring_top_buf/queue_reg[0][341]_0[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/A[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/axring_b_ful_en.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/i_1/O_n.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_design_1_clk_wiz_0_0. Processed net: design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__16_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.385 | TNS=-3387.400 | WHS=0.004 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 16722a593

Time (s): cpu = 00:15:26 ; elapsed = 00:08:55 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 71838 ; free virtual = 99139

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.385 | TNS=-3387.400 | WHS=0.004 | THS=0.000 |
INFO: [Physopt 32-45] Identified 1 candidate net for hold slack optimization.
INFO: [Physopt 32-234] Optimized 1 net. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 1 buffer.

INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.385 | TNS=-3387.400 | WHS=0.004 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 16722a593

Time (s): cpu = 00:15:40 ; elapsed = 00:09:05 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72085 ; free virtual = 99386
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72086 ; free virtual = 99387
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.385 | TNS=-3387.400 | WHS=0.004 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.063  |        213.510  |            0  |              0  |                   203  |           0  |           1  |  00:08:25  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           1  |          0  |               1  |           0  |           1  |  00:00:10  |
|  Total                      |          0.000  |          0.000  |           1  |          0  |               1  |           0  |           1  |  00:00:10  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72076 ; free virtual = 99377
Ending Physical Synthesis Task | Checksum: 1828ef05d

Time (s): cpu = 00:15:45 ; elapsed = 00:09:08 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72127 ; free virtual = 99428
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:16:21 ; elapsed = 00:09:35 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 73312 ; free virtual = 100613
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 72354 ; free virtual = 100524
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:15 ; elapsed = 00:00:45 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 73081 ; free virtual = 100610
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:00 ; elapsed = 00:00:12 . Memory (MB): peak = 20272.039 ; gain = 0.000 ; free physical = 73395 ; free virtual = 100925
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/p_0_in17_in.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 257 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Mar 30 12:03:02 2023. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 230 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:59 ; elapsed = 00:01:21 . Memory (MB): peak = 20467.359 ; gain = 195.320 ; free physical = 73281 ; free virtual = 100847
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 12:03:03 2023...
