FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LO_STAR_OUT_P";
2"LO_STAR_OUT_N";
3"GND\G";
4"MTCD_LO*";
5"DGT_P";
6"DGT_N";
%"TESTPOINT_L"
"1","(250,4025)","0","misc","I1";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"5;
%"INPORT"
"1","(-500,4025)","0","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"OUTPORT"
"1","(1275,3275)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"TESTPOINT_L"
"1","(250,3925)","0","misc","I2";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"6;
%"TESTPOINT_L"
"1","(250,3700)","0","misc","I3";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"1;
%"TESTPOINT_L"
"1","(250,3600)","0","misc","I4";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"2;
%"TESTPOINT_L"
"1","(250,3275)","2","misc","I5";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"4;
%"TESTPOINT_L"
"1","(250,3175)","2","misc","I6";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"3;
%"INPORT"
"1","(-500,3600)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-500,3700)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"INPORT"
"1","(-500,3925)","0","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
END.
