m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Workspace/SDRAM/simulation/modelsim
valtera_avalon_sc_fifo
!s110 1616748507
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IejDJk`0Y6Oj^PMk^hAje?1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1614854400
8D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_sc_fifo.v
FD:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_sc_fifo.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
!s108 1616748507.000000
!s107 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_sc_fifo.v|-work|fifo|
!i113 1
o-work fifo
tCvgOpt 0
