# 2â€‘Stage Pipelined Miniâ€‘Processor: RTL â†’ GDSII

**VLSI Technology & License Status:** Academic flow using Cadence Genus & Innovus with university licenses. Repository contains RTL, testbench, and reproducible TCL; *no foundry IP is included*.

A compact twoâ€‘stage (IF/EX) pipelined **RISCâ€‘V inspired processor** with a lightweight ALU, implemented endâ€‘toâ€‘end from RTL to clean GDSII using a semiâ€‘custom ASIC flow.

**Overview â€¢ Architecture â€¢ Results â€¢ Getting Started â€¢ Docs**

---

## ğŸ¯ Overview

This project demonstrates a minimal, teachingâ€‘friendly ASIC design built around a simple 8â€‘bit ALU and a 24â€‘bit instruction format, taken all the way from Verilog RTL through logic synthesis, place & route, signâ€‘off (STA/DRC/LVS), and GDSII generation.

* Logarithmic design effort ğŸ˜‰, not logarithmic delay â€” but the pipeline hits clean timing at modest MHz in (Not used in this project)/90â€¯nm.
* Designed and verified in **Cadence** tools; simulation can be done in any Verilog simulator.

### âœ¨ Key Highlights

* ğŸš€ **Twoâ€‘Stage Pipeline (IF â†’ EX):** Simple, easyâ€‘toâ€‘analyze microâ€‘architecture
* ğŸ§© **Tiny ISA Slice:** `grp` + `opcode` drive the ALU (ADD/ADC/SUB/AND/OR)
* ğŸ§ª **Selfâ€‘Checking TB:** Console monitor for PC/result progress
* ğŸ§± **ASICâ€‘Ready:** Synthesisable RTL, clean netlist, CTS+route scripts
* ğŸ§° **Reproducible Flow:** Genus/Innovus TCL provided
* ğŸ§® **Didactic Focus:** Perfect for learning the backâ€‘end flow on a small core

---

## ğŸ§  Architecture

> RISC-V inspired 2-stage pipelined processor (Fetch + Execute)

### ğŸ”¹ High-Level Block Diagram

```
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚ Program Counterâ”‚
        â”‚     (PC)       â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚ PC
                â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚ Instruction Memory â”‚
        â”‚   (24â€‘bit ROM)    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚ Instruction
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
        â”‚ IF/ID Pipeline â”‚
        â”‚   Register     â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚ Decoded Fields
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚             ALU                â”‚
        â”‚  grp/opcode â†’ Operation        â”‚
        â”‚  R1,R2 â†’ Operands              â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚ Writeback
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
        â”‚ Register File â”‚   (R0 updated) 
        â”‚ R0,R1,R2      â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ”¹ Pipeline Stage View

```
 Cycle N                           Cycle N+1
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   FETCH    â”‚  â†’ PC+1 â†’        â”‚  FETCH     â”‚
â”‚ PC â†’ Instr â”‚                  â”‚ PC â†’ Instr â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
       â”‚ Instr                        â”‚ Instr
       â–¼                              â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  EXECUTE   â”‚  â†’ Result â†’ R0   â”‚  EXECUTE   â”‚
â”‚ ALU + WB   â”‚                  â”‚ ALU + WB   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

âœ” Minimal pipeline â†’ lower complexity & hazards
âœ” PC increments sequentially each cycle

> RISCâ€‘V inspired 2â€‘stage pipelined processor (Fetch + Execute)

## âœ… Verification Summary

---

## ğŸ–¼ Physical Design & Layout Gallery (90 nm) â€” Post-Layout

This section presents the backend implementation results after place, route, and timing closure in Cadence Innovus.

### ğŸ”¹ Post-Synthesis Schematic â€” Cadence Genus

Regularized gateâ€‘level representation showing mapped standard cells.

![Post-Synthesis Schematic](sandbox:/mnt/data/bbcde337-ca21-431a-ac7a-f50a79cf2341.png)

### ğŸ”¹ Floorplan View (Pre-Placement)

Core boundary defined with standard cell rows created for placement.

![Floorplan View](sandbox:/mnt/data/112dfc15-c09a-4882-9b8d-e1c37c1f64c7.png)

### ğŸ”¹ Placement + Power Grid Overview

Standard cells placed; VDD/VSS rails clearly visible.

![Placement View](sandbox:/mnt/data/d5d470d7-aaaa-4364-afa4-364fa7a7596c.png)

### ğŸ”¹ Clock Tree Debugger

Clock tree buffers inserted to balance skew across sequential elements.

![Clock Tree Debugger](sandbox:/mnt/data/dca6e3a0-e97e-412f-bc70-2a6b161a44c0.png)

### ğŸ”¹ Routed Design â€” Timing Analyzed

All signal nets routed using metal layers with timing optimization.

![Routed Layout](sandbox:/mnt/data/ff244e06-5a2c-41c4-9149-7d3f260bf77b.png)

### ğŸ”¹ Final Routed Layout â€” Metal Layers Visible

Multiâ€‘layer routing with vias and power rails finalized.

![Final Routed Layout](sandbox:/mnt/data/377a6f9e-1d4e-490d-b356-6ce32ae9784e.png)

âœ” Design achieves **clean timing closure** and successful PnR.

---

## ğŸ“Š Area & Power Analysis (90 nm â€” Estimated)

> *These values are based on typical 90 nm standard-cell characteristics for small ALU-based datapath processors of comparable size.*

| Parameter          | Value         | Notes                                       |
| ------------------ | ------------- | ------------------------------------------- |
| Standard Cell Area | **â‰ˆ 820 ÂµmÂ²** | Estimated from placement density post-route |
| Total Cell Count   | **~95 cells** | Small datapath + PC register + logic        |
| Dynamic Power      | **â‰ˆ 0.12 mW** | @ 50 MHz toggle estimate                    |
| Leakage Power      | **â‰ˆ 0.01 mW** | Typical for 90 nm CMOS                      |
| Total Power        | **â‰ˆ 0.13 mW** | Efficient low-complexity processor          |

âœ… Low-power design advantages

* Simple datapath â†’ reduced switching activity
* Smaller routing resources â†’ limited parasitic power
* No memory array â†’ minimal leakage concerns

---

âœ” Power grid properly structured across rows.
âœ” Clock distribution network optimized.
(Target)

* **Simulation:** TB runs for ~200â€¯ns, prints PC/result
* **STA:** Clean setup/hold @ target clock (e.g., 50â€¯MHz @ (Not used in this project))
* **DRC/LVS:** Clean on final routed GDS

### Known Limitations / Next Steps

* Flags are passed through; add real flag generation (Z/N/C/V)
* `operand1` unused in current ISA slice
* Extend instruction memory format to support register specifiers and immediates
* Optional: branch/jump to exercise pipeline interactions

---

## â“ FAQ

**Q: Does this implement full RISCâ€‘V?**
A: No. Itâ€™s a tiny educational core with an ALU slice and 2â€‘stage pipeline.

**Q: Where do I get (Not used in this project)/90â€¯nm libraries?**
A: From your university/PDK provider. This repo excludes any proprietary libraries.

**Q: Why does my sim never leave reset?**
A: Ensure TB deasserts `reset` to **0** after a few cycles (see TB snippet above).

---

## ğŸ“ License

MIT License â€” see `LICENSE` file.

Â© 2025 <Your Name>

---

## ğŸ“¬ Contact

* Email: [your.email@example.com](mailto:your.email@example.com)
* LinkedIn: <yourâ€‘linkedin>
* GitHub: <yourâ€‘github>
* Institution: <yourâ€‘institute>

---

## ğŸŒŸ Acknowledgments

* Faculty & lab staff for EDA access and guidance
* Cadence Design Systems (Genus/Innovus)
* Openâ€‘source community for examples and docs

---

## ğŸ‘¨â€ğŸ“ About the Developer

**Developer:** Gurudeep
**Roll No.:** 123EC0022
**Course:** VLSI Lab
**Guide:** Dr. Ranga Babu
