#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Sun Sep 29 17:09:55 2019
# Process ID: 18520
# Current directory: C:/fft-parallel4/verilog/viejos/BF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16892 C:\fft-parallel4\verilog\viejos\BF\BF.xpr
# Log file: C:/fft-parallel4/verilog/viejos/BF/vivado.log
# Journal file: C:/fft-parallel4/verilog/viejos/BF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/viejos/BF/BF.xpr
INFO: [Project 1-313] Project file moved from 'C:/fft/BF' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sources_1/new/a.v', nor could it be found using path 'C:/fft/BF/BF.srcs/sources_1/new/a.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/fft-parallel4/verilog/viejos/BF/BF.ip_user_files', nor could it be found using path 'C:/fft/BF/BF.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 681.004 ; gain = 61.168
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sources_1/new/def.v] -no_script -reset -force -quiet
remove_files  C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sources_1/new/def.v
export_ip_user_files -of_objects  [get_files C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sources_1/new/BFj.v] -no_script -reset -force -quiet
remove_files  C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sources_1/new/BFj.v
file mkdir C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new/tb_BF.v w ]
add_files -fileset sim_1 C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new/tb_BF.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new/tb_BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim'
"xelab -wto 1d9fb9b90431428ca8fd56519d93f6c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BF_behav xil_defaultlib.tb_BF xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1d9fb9b90431428ca8fd56519d93f6c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BF_behav xil_defaultlib.tb_BF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 22 for port 'BFOut_up' [C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new/tb_BF.v:37]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 22 for port 'BFOut_down' [C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new/tb_BF.v:38]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 20 for port 'BFIn_up' [C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new/tb_BF.v:39]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 20 for port 'BFIn_down' [C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new/tb_BF.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.tb_BF
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BF_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim/xsim.dir/tb_BF_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim/xsim.dir/tb_BF_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep 29 17:21:53 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 29 17:21:53 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 725.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_BF_behav -key {Behavioral:sim_1:Functional:tb_BF} -tclbatch {tb_BF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_BF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_BF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 770.809 ; gain = 44.898
save_wave_config {C:/fft-parallel4/verilog/viejos/BF/tb_BF_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/fft-parallel4/verilog/viejos/BF/tb_BF_behav.wcfg
set_property xsim.view C:/fft-parallel4/verilog/viejos/BF/tb_BF_behav.wcfg [get_filesets sim_1]
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 770.809 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_BF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_BF_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/viejos/BF/BF.srcs/sim_1/new/tb_BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BF
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/viejos/BF/BF.sim/sim_1/behav/xsim'
"xelab -wto 1d9fb9b90431428ca8fd56519d93f6c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BF_behav xil_defaultlib.tb_BF xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1d9fb9b90431428ca8fd56519d93f6c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_BF_behav xil_defaultlib.tb_BF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BF(NBITS=11)
Compiling module xil_defaultlib.tb_BF
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_BF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 770.809 ; gain = 0.000
